   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "Subsystem_OutputData.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global __aeabi_dmul
  20              	 .global __aeabi_dcmplt
  21              	 .global __aeabi_d2uiz
  22              	 .global __aeabi_dadd
  23              	 .global __aeabi_dcmple
  24              	 .global __aeabi_ui2d
  25              	 .global __aeabi_dcmpgt
  26              	 .section .text.FUNC_OutputData,"ax",%progbits
  27              	 .align 2
  28              	 .global FUNC_OutputData
  29              	 .thumb
  30              	 .thumb_func
  32              	FUNC_OutputData:
  33              	.LFB175:
  34              	 .file 1 "../Simulink/Subsystem_OutputData.c"
   1:../Simulink/Subsystem_OutputData.c **** /* 
   2:../Simulink/Subsystem_OutputData.c ****  * Academic License - for use in teaching, academic research, and meeting
   3:../Simulink/Subsystem_OutputData.c ****  * course requirements at degree granting institutions only.  Not for
   4:../Simulink/Subsystem_OutputData.c ****  * government, commercial, or other organizational use.
   5:../Simulink/Subsystem_OutputData.c ****  * 
   6:../Simulink/Subsystem_OutputData.c ****  * File: Subsystem_OutputData.c
   7:../Simulink/Subsystem_OutputData.c ****  *  
   8:../Simulink/Subsystem_OutputData.c ****  * Code generated for Simulink model : VCU.
   9:../Simulink/Subsystem_OutputData.c ****  * Model version      : 1.300
  10:../Simulink/Subsystem_OutputData.c ****  * Simulink Coder version    : 8.14 (R2018a) 06-Feb-2018
  11:../Simulink/Subsystem_OutputData.c ****  * TLC version       : 8.14 (Feb 22 2018)
  12:../Simulink/Subsystem_OutputData.c ****  * C/C++ source code generated on  : Thu Apr 29 19:26:38 2021
  13:../Simulink/Subsystem_OutputData.c ****  * 
  14:../Simulink/Subsystem_OutputData.c ****  * Target selection: Infineon_XMC_Family.tlc
  15:../Simulink/Subsystem_OutputData.c ****  * Embedded hardware selection: ARM Compatible->ARM Cortex
  16:../Simulink/Subsystem_OutputData.c ****  * Code generation objectives: Unspecified
  17:../Simulink/Subsystem_OutputData.c ****  * Validation result: Not run
  18:../Simulink/Subsystem_OutputData.c ****  */
  19:../Simulink/Subsystem_OutputData.c **** 
  20:../Simulink/Subsystem_OutputData.c **** 
  21:../Simulink/Subsystem_OutputData.c ****     
  22:../Simulink/Subsystem_OutputData.c **** 
  23:../Simulink/Subsystem_OutputData.c ****         #include "Subsystem_OutputData.h"
  24:../Simulink/Subsystem_OutputData.c ****           /* Include model header file for global data */
  25:../Simulink/Subsystem_OutputData.c ****               #include "VCU.h"
  26:../Simulink/Subsystem_OutputData.c **** 
  27:../Simulink/Subsystem_OutputData.c ****             #include "VCU_private.h"
  28:../Simulink/Subsystem_OutputData.c **** 
  29:../Simulink/Subsystem_OutputData.c **** 
  30:../Simulink/Subsystem_OutputData.c **** 
  31:../Simulink/Subsystem_OutputData.c **** 
  32:../Simulink/Subsystem_OutputData.c **** 
  33:../Simulink/Subsystem_OutputData.c ****   
  34:../Simulink/Subsystem_OutputData.c **** 
  35:../Simulink/Subsystem_OutputData.c **** 
  36:../Simulink/Subsystem_OutputData.c ****   
  37:../Simulink/Subsystem_OutputData.c **** 
  38:../Simulink/Subsystem_OutputData.c **** 
  39:../Simulink/Subsystem_OutputData.c ****   
  40:../Simulink/Subsystem_OutputData.c **** 
  41:../Simulink/Subsystem_OutputData.c **** 
  42:../Simulink/Subsystem_OutputData.c ****   
  43:../Simulink/Subsystem_OutputData.c **** 
  44:../Simulink/Subsystem_OutputData.c **** 
  45:../Simulink/Subsystem_OutputData.c ****   
  46:../Simulink/Subsystem_OutputData.c **** 
  47:../Simulink/Subsystem_OutputData.c **** 
  48:../Simulink/Subsystem_OutputData.c ****   
  49:../Simulink/Subsystem_OutputData.c **** 
  50:../Simulink/Subsystem_OutputData.c **** 
  51:../Simulink/Subsystem_OutputData.c ****   
  52:../Simulink/Subsystem_OutputData.c **** 
  53:../Simulink/Subsystem_OutputData.c **** 
  54:../Simulink/Subsystem_OutputData.c ****   
  55:../Simulink/Subsystem_OutputData.c **** 
  56:../Simulink/Subsystem_OutputData.c **** 
  57:../Simulink/Subsystem_OutputData.c ****   
  58:../Simulink/Subsystem_OutputData.c **** 
  59:../Simulink/Subsystem_OutputData.c **** 
  60:../Simulink/Subsystem_OutputData.c ****   
  61:../Simulink/Subsystem_OutputData.c **** 
  62:../Simulink/Subsystem_OutputData.c **** 
  63:../Simulink/Subsystem_OutputData.c ****   
  64:../Simulink/Subsystem_OutputData.c **** 
  65:../Simulink/Subsystem_OutputData.c **** 
  66:../Simulink/Subsystem_OutputData.c ****   
  67:../Simulink/Subsystem_OutputData.c **** 
  68:../Simulink/Subsystem_OutputData.c **** 
  69:../Simulink/Subsystem_OutputData.c ****   
  70:../Simulink/Subsystem_OutputData.c **** 
  71:../Simulink/Subsystem_OutputData.c **** 
  72:../Simulink/Subsystem_OutputData.c ****   
  73:../Simulink/Subsystem_OutputData.c **** 
  74:../Simulink/Subsystem_OutputData.c **** 
  75:../Simulink/Subsystem_OutputData.c ****     
  76:../Simulink/Subsystem_OutputData.c ****        
  77:../Simulink/Subsystem_OutputData.c ****     
  78:../Simulink/Subsystem_OutputData.c ****   
  79:../Simulink/Subsystem_OutputData.c **** 
  80:../Simulink/Subsystem_OutputData.c ****           /* Output and update for atomic system: '<Root>/Output Data' */
  81:../Simulink/Subsystem_OutputData.c ****       
  82:../Simulink/Subsystem_OutputData.c ****               
  83:../Simulink/Subsystem_OutputData.c ****   
  84:../Simulink/Subsystem_OutputData.c ****         void FUNC_OutputData(void)
  85:../Simulink/Subsystem_OutputData.c ****   {
  35              	 .loc 1 85 0
  36              	 .cfi_startproc
  37              	 
  38              	 
  39 0000 2DE9B04F 	 push {r4,r5,r7,r8,r9,r10,fp,lr}
  40              	.LCFI0:
  41              	 .cfi_def_cfa_offset 32
  42              	 .cfi_offset 4,-32
  43              	 .cfi_offset 5,-28
  44              	 .cfi_offset 7,-24
  45              	 .cfi_offset 8,-20
  46              	 .cfi_offset 9,-16
  47              	 .cfi_offset 10,-12
  48              	 .cfi_offset 11,-8
  49              	 .cfi_offset 14,-4
  50 0004 BEB0     	 sub sp,sp,#248
  51              	.LCFI1:
  52              	 .cfi_def_cfa_offset 280
  53 0006 00AF     	 add r7,sp,#0
  54              	.LCFI2:
  55              	 .cfi_def_cfa_register 7
  86:../Simulink/Subsystem_OutputData.c ****   
  87:../Simulink/Subsystem_OutputData.c ****                       
  88:../Simulink/Subsystem_OutputData.c ****       
  89:../Simulink/Subsystem_OutputData.c **** real_T tmp;
  90:../Simulink/Subsystem_OutputData.c **** 
  91:../Simulink/Subsystem_OutputData.c ****       
  92:../Simulink/Subsystem_OutputData.c ****       
  93:../Simulink/Subsystem_OutputData.c ****   
  94:../Simulink/Subsystem_OutputData.c **** 
  95:../Simulink/Subsystem_OutputData.c **** 
  96:../Simulink/Subsystem_OutputData.c **** 
  97:../Simulink/Subsystem_OutputData.c ****                           
  98:../Simulink/Subsystem_OutputData.c ****       
  99:../Simulink/Subsystem_OutputData.c ****   
 100:../Simulink/Subsystem_OutputData.c **** 
 101:../Simulink/Subsystem_OutputData.c **** 
 102:../Simulink/Subsystem_OutputData.c **** 
 103:../Simulink/Subsystem_OutputData.c ****                                 /* Gain: '<S63>/Gain' */
 104:../Simulink/Subsystem_OutputData.c **** /*@>15226*/VCU_B./*@>16f40*/n_wheel_FL_kmh/*@>6e69*/ = /*@>12ace*/3.6/*@>13528*/ * /*@>1522c*/VCU_B
  56              	 .loc 1 104 0
  57 0008 B14B     	 ldr r3,.L292+8
  58 000a 03F59E63 	 add r3,r3,#1264
  59 000e D3E90023 	 ldrd r2,[r3]
  60 0012 1046     	 mov r0,r2
  61 0014 1946     	 mov r1,r3
  62 0016 ACA3     	 adr r3,.L292
  63 0018 D3E90023 	 ldrd r2,[r3]
  64 001c FFF7FEFF 	 bl __aeabi_dmul
  65 0020 0246     	 mov r2,r0
  66 0022 0B46     	 mov r3,r1
  67 0024 1046     	 mov r0,r2
  68 0026 1946     	 mov r1,r3
  69 0028 A94B     	 ldr r3,.L292+8
  70 002a C3E9C201 	 strd r0,[r3,#776]
 105:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S70>/Factor' */
 106:../Simulink/Subsystem_OutputData.c **** /*@>15232*/VCU_B./*@>16f46*/Factor/*@>6e71*/ = /*@>12acf*/10.0/*@>13524*/ * /*@>15238*/VCU_B./*@>16
  71              	 .loc 1 106 0
  72 002e A84B     	 ldr r3,.L292+8
  73 0030 D3E9C223 	 ldrd r2,[r3,#776]
  74 0034 1046     	 mov r0,r2
  75 0036 1946     	 mov r1,r3
  76 0038 4FF00002 	 mov r2,#0
  77 003c A54B     	 ldr r3,.L292+12
  78 003e FFF7FEFF 	 bl __aeabi_dmul
  79 0042 0246     	 mov r2,r0
  80 0044 0B46     	 mov r3,r1
  81 0046 1046     	 mov r0,r2
  82 0048 1946     	 mov r1,r3
  83 004a A14B     	 ldr r3,.L292+8
  84 004c C3E9C401 	 strd r0,[r3,#784]
 107:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S70>/Add1' */
 108:../Simulink/Subsystem_OutputData.c **** /*@>1523e*/VCU_B./*@>16f4c*/Add1_g/*@>985b*/ = /*@>15244*/VCU_B./*@>16f4f*/Factor;
  85              	 .loc 1 108 0
  86 0050 9F4B     	 ldr r3,.L292+8
  87 0052 D3E9C423 	 ldrd r2,[r3,#784]
  88 0056 9E49     	 ldr r1,.L292+8
  89 0058 C1E9C623 	 strd r2,[r1,#792]
 109:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S70>/Data Type Conversion10' */
 110:../Simulink/Subsystem_OutputData.c **** /*@>134df*/tmp/*@>134e1*/ = /*@>14806*/floor(/*@>1524a*/VCU_B./*@>16f52*/Add1_g);
  90              	 .loc 1 110 0
  91 005c 9C4B     	 ldr r3,.L292+8
  92 005e D3E9C623 	 ldrd r2,[r3,#792]
  93 0062 1046     	 mov r0,r2
  94 0064 1946     	 mov r1,r3
  95 0066 FFF7FEFF 	 bl floor
  96 006a C7E93C01 	 strd r0,[r7,#240]
 111:../Simulink/Subsystem_OutputData.c **** /*@>134ff*/if (/*@>14808*/rtIsNaN(/*@>134e3*/tmp)/*@>134ed*/ || /*@>1480a*/rtIsInf(/*@>134e8*/tmp))
  97              	 .loc 1 111 0
  98 006e D7E93C01 	 ldrd r0,[r7,#240]
  99 0072 FFF7FEFF 	 bl rtIsNaN
 100 0076 0346     	 mov r3,r0
 101 0078 002B     	 cmp r3,#0
 102 007a 06D1     	 bne .L2
 103              	 .loc 1 111 0 is_stmt 0 discriminator 1
 104 007c D7E93C01 	 ldrd r0,[r7,#240]
 105 0080 FFF7FEFF 	 bl rtIsInf
 106 0084 0346     	 mov r3,r0
 107 0086 002B     	 cmp r3,#0
 108 0088 06D0     	 beq .L3
 109              	.L2:
 112:../Simulink/Subsystem_OutputData.c ****     /*@>134f0*/tmp/*@>134f2*/ = /*@>134ef*/0.0;
 110              	 .loc 1 112 0 is_stmt 1
 111 008a 4FF00002 	 mov r2,#0
 112 008e 4FF00003 	 mov r3,#0
 113 0092 C7E93C23 	 strd r2,[r7,#240]
 114 0096 08E0     	 b .L4
 115              	.L3:
 113:../Simulink/Subsystem_OutputData.c **** } else {
 114:../Simulink/Subsystem_OutputData.c ****     /*@>134fb*/tmp/*@>134fd*/ = /*@>1480c*/fmod(/*@>134f4*/tmp, /*@>134f8*/65536.0);
 116              	 .loc 1 114 0
 117 0098 D7E93C01 	 ldrd r0,[r7,#240]
 118 009c 4FF00002 	 mov r2,#0
 119 00a0 8D4B     	 ldr r3,.L292+16
 120 00a2 FFF7FEFF 	 bl fmod
 121 00a6 C7E93C01 	 strd r0,[r7,#240]
 122              	.L4:
 115:../Simulink/Subsystem_OutputData.c **** }
 116:../Simulink/Subsystem_OutputData.c **** /*@>15250*/VCU_B./*@>16f55*/DataTypeConversion10/*@>6e79*/ = /*@>1375c*/(uint16_T)(/*@>13506*/tmp/*
 123              	 .loc 1 116 0
 124 00aa D7E93C01 	 ldrd r0,[r7,#240]
 125 00ae 4FF00002 	 mov r2,#0
 126 00b2 4FF00003 	 mov r3,#0
 127 00b6 FFF7FEFF 	 bl __aeabi_dcmplt
 128 00ba 0346     	 mov r3,r0
 129 00bc 002B     	 cmp r3,#0
 130 00be 0ED0     	 beq .L255
 131              	 .loc 1 116 0 is_stmt 0 discriminator 1
 132 00c0 D7F8F040 	 ldr r4,[r7,#240]
 133 00c4 D7F8F430 	 ldr r3,[r7,#244]
 134 00c8 83F00045 	 eor r5,r3,#-2147483648
 135 00cc 2046     	 mov r0,r4
 136 00ce 2946     	 mov r1,r5
 137 00d0 FFF7FEFF 	 bl __aeabi_d2uiz
 138 00d4 0346     	 mov r3,r0
 139 00d6 9BB2     	 uxth r3,r3
 140 00d8 5B42     	 negs r3,r3
 141 00da 9BB2     	 uxth r3,r3
 142 00dc 05E0     	 b .L7
 143              	.L255:
 144              	 .loc 1 116 0 discriminator 2
 145 00de D7E93C01 	 ldrd r0,[r7,#240]
 146 00e2 FFF7FEFF 	 bl __aeabi_d2uiz
 147 00e6 0346     	 mov r3,r0
 148 00e8 9BB2     	 uxth r3,r3
 149              	.L7:
 150              	 .loc 1 116 0 discriminator 4
 151 00ea 794A     	 ldr r2,.L292+8
 152 00ec A2F8F836 	 strh r3,[r2,#1784]
 117:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S70>/Data Type Conversion10' */
 118:../Simulink/Subsystem_OutputData.c **** 
 119:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S64>/Data Store Write' */
 120:../Simulink/Subsystem_OutputData.c **** /*@>158f7*/VCU_DW./*@>17234*/VAR_OUT_n_wheel_FL_kmproh/*@>6e7b*/ = /*@>15256*/VCU_B./*@>16f58*/Data
 153              	 .loc 1 120 0 is_stmt 1 discriminator 4
 154 00f0 774B     	 ldr r3,.L292+8
 155 00f2 B3F8F836 	 ldrh r3,[r3,#1784]
 156 00f6 794A     	 ldr r2,.L292+20
 157 00f8 A2F8C230 	 strh r3,[r2,#194]
 121:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S63>/Gain1' */
 122:../Simulink/Subsystem_OutputData.c **** /*@>1525c*/VCU_B./*@>16f5b*/n_wheel_FR_kmh/*@>6e83*/ = /*@>12ad0*/3.6/*@>134d8*/ * /*@>15262*/VCU_B
 158              	 .loc 1 122 0 discriminator 4
 159 00fc 744B     	 ldr r3,.L292+8
 160 00fe 03F59F63 	 add r3,r3,#1272
 161 0102 D3E90023 	 ldrd r2,[r3]
 162 0106 1046     	 mov r0,r2
 163 0108 1946     	 mov r1,r3
 164 010a 6FA3     	 adr r3,.L292
 165 010c D3E90023 	 ldrd r2,[r3]
 166 0110 FFF7FEFF 	 bl __aeabi_dmul
 167 0114 0246     	 mov r2,r0
 168 0116 0B46     	 mov r3,r1
 169 0118 1046     	 mov r0,r2
 170 011a 1946     	 mov r1,r3
 171 011c 6C4B     	 ldr r3,.L292+8
 172 011e C3E9C801 	 strd r0,[r3,#800]
 123:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S71>/Factor' */
 124:../Simulink/Subsystem_OutputData.c **** /*@>15268*/VCU_B./*@>16f61*/Factor_c/*@>6e8b*/ = /*@>12ad1*/10.0/*@>134d4*/ * /*@>1526e*/VCU_B./*@>
 173              	 .loc 1 124 0 discriminator 4
 174 0122 6B4B     	 ldr r3,.L292+8
 175 0124 D3E9C823 	 ldrd r2,[r3,#800]
 176 0128 1046     	 mov r0,r2
 177 012a 1946     	 mov r1,r3
 178 012c 4FF00002 	 mov r2,#0
 179 0130 684B     	 ldr r3,.L292+12
 180 0132 FFF7FEFF 	 bl __aeabi_dmul
 181 0136 0246     	 mov r2,r0
 182 0138 0B46     	 mov r3,r1
 183 013a 1046     	 mov r0,r2
 184 013c 1946     	 mov r1,r3
 185 013e 644B     	 ldr r3,.L292+8
 186 0140 C3E9CA01 	 strd r0,[r3,#808]
 125:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S71>/Add1' */
 126:../Simulink/Subsystem_OutputData.c **** /*@>15274*/VCU_B./*@>16f67*/Add1_i/*@>9860*/ = /*@>1527a*/VCU_B./*@>16f6a*/Factor_c;
 187              	 .loc 1 126 0 discriminator 4
 188 0144 624B     	 ldr r3,.L292+8
 189 0146 D3E9CA23 	 ldrd r2,[r3,#808]
 190 014a 6149     	 ldr r1,.L292+8
 191 014c C1E9CC23 	 strd r2,[r1,#816]
 127:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S71>/Data Type Conversion10' */
 128:../Simulink/Subsystem_OutputData.c **** /*@>1348f*/tmp/*@>13491*/ = /*@>1480e*/floor(/*@>15280*/VCU_B./*@>16f6d*/Add1_i);
 192              	 .loc 1 128 0 discriminator 4
 193 0150 5F4B     	 ldr r3,.L292+8
 194 0152 D3E9CC23 	 ldrd r2,[r3,#816]
 195 0156 1046     	 mov r0,r2
 196 0158 1946     	 mov r1,r3
 197 015a FFF7FEFF 	 bl floor
 198 015e C7E93C01 	 strd r0,[r7,#240]
 129:../Simulink/Subsystem_OutputData.c **** /*@>134af*/if (/*@>14810*/rtIsNaN(/*@>13493*/tmp)/*@>1349d*/ || /*@>14812*/rtIsInf(/*@>13498*/tmp))
 199              	 .loc 1 129 0 discriminator 4
 200 0162 D7E93C01 	 ldrd r0,[r7,#240]
 201 0166 FFF7FEFF 	 bl rtIsNaN
 202 016a 0346     	 mov r3,r0
 203 016c 002B     	 cmp r3,#0
 204 016e 06D1     	 bne .L8
 205              	 .loc 1 129 0 is_stmt 0 discriminator 1
 206 0170 D7E93C01 	 ldrd r0,[r7,#240]
 207 0174 FFF7FEFF 	 bl rtIsInf
 208 0178 0346     	 mov r3,r0
 209 017a 002B     	 cmp r3,#0
 210 017c 06D0     	 beq .L9
 211              	.L8:
 130:../Simulink/Subsystem_OutputData.c ****     /*@>134a0*/tmp/*@>134a2*/ = /*@>1349f*/0.0;
 212              	 .loc 1 130 0 is_stmt 1
 213 017e 4FF00002 	 mov r2,#0
 214 0182 4FF00003 	 mov r3,#0
 215 0186 C7E93C23 	 strd r2,[r7,#240]
 216 018a 08E0     	 b .L10
 217              	.L9:
 131:../Simulink/Subsystem_OutputData.c **** } else {
 132:../Simulink/Subsystem_OutputData.c ****     /*@>134ab*/tmp/*@>134ad*/ = /*@>14814*/fmod(/*@>134a4*/tmp, /*@>134a8*/65536.0);
 218              	 .loc 1 132 0
 219 018c D7E93C01 	 ldrd r0,[r7,#240]
 220 0190 4FF00002 	 mov r2,#0
 221 0194 504B     	 ldr r3,.L292+16
 222 0196 FFF7FEFF 	 bl fmod
 223 019a C7E93C01 	 strd r0,[r7,#240]
 224              	.L10:
 133:../Simulink/Subsystem_OutputData.c **** }
 134:../Simulink/Subsystem_OutputData.c **** /*@>15286*/VCU_B./*@>16f70*/DataTypeConversion10_b/*@>6e93*/ = /*@>13773*/(uint16_T)(/*@>134b6*/tmp
 225              	 .loc 1 134 0
 226 019e D7E93C01 	 ldrd r0,[r7,#240]
 227 01a2 4FF00002 	 mov r2,#0
 228 01a6 4FF00003 	 mov r3,#0
 229 01aa FFF7FEFF 	 bl __aeabi_dcmplt
 230 01ae 0346     	 mov r3,r0
 231 01b0 002B     	 cmp r3,#0
 232 01b2 0ED0     	 beq .L256
 233              	 .loc 1 134 0 is_stmt 0 discriminator 1
 234 01b4 D7F8F080 	 ldr r8,[r7,#240]
 235 01b8 D7F8F430 	 ldr r3,[r7,#244]
 236 01bc 83F00049 	 eor r9,r3,#-2147483648
 237 01c0 4046     	 mov r0,r8
 238 01c2 4946     	 mov r1,r9
 239 01c4 FFF7FEFF 	 bl __aeabi_d2uiz
 240 01c8 0346     	 mov r3,r0
 241 01ca 9BB2     	 uxth r3,r3
 242 01cc 5B42     	 negs r3,r3
 243 01ce 9BB2     	 uxth r3,r3
 244 01d0 05E0     	 b .L13
 245              	.L256:
 246              	 .loc 1 134 0 discriminator 2
 247 01d2 D7E93C01 	 ldrd r0,[r7,#240]
 248 01d6 FFF7FEFF 	 bl __aeabi_d2uiz
 249 01da 0346     	 mov r3,r0
 250 01dc 9BB2     	 uxth r3,r3
 251              	.L13:
 252              	 .loc 1 134 0 discriminator 4
 253 01de 3C4A     	 ldr r2,.L292+8
 254 01e0 A2F8FA36 	 strh r3,[r2,#1786]
 135:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S71>/Data Type Conversion10' */
 136:../Simulink/Subsystem_OutputData.c **** 
 137:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S64>/Data Store Write1' */
 138:../Simulink/Subsystem_OutputData.c **** /*@>158fd*/VCU_DW./*@>17237*/VAR_OUT_n_wheel_FR_kmproh/*@>6e95*/ = /*@>1528c*/VCU_B./*@>16f73*/Data
 255              	 .loc 1 138 0 is_stmt 1 discriminator 4
 256 01e4 3A4B     	 ldr r3,.L292+8
 257 01e6 B3F8FA36 	 ldrh r3,[r3,#1786]
 258 01ea 3C4A     	 ldr r2,.L292+20
 259 01ec A2F8C430 	 strh r3,[r2,#196]
 139:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S63>/Gain2' */
 140:../Simulink/Subsystem_OutputData.c **** /*@>15292*/VCU_B./*@>16f76*/n_wheel_RL_kmh/*@>6e9d*/ = /*@>12ad2*/3.6/*@>13488*/ * /*@>15298*/VCU_B
 260              	 .loc 1 140 0 discriminator 4
 261 01f0 374B     	 ldr r3,.L292+8
 262 01f2 03F5A263 	 add r3,r3,#1296
 263 01f6 D3E90023 	 ldrd r2,[r3]
 264 01fa 1046     	 mov r0,r2
 265 01fc 1946     	 mov r1,r3
 266 01fe 32A3     	 adr r3,.L292
 267 0200 D3E90023 	 ldrd r2,[r3]
 268 0204 FFF7FEFF 	 bl __aeabi_dmul
 269 0208 0246     	 mov r2,r0
 270 020a 0B46     	 mov r3,r1
 271 020c 1046     	 mov r0,r2
 272 020e 1946     	 mov r1,r3
 273 0210 2F4B     	 ldr r3,.L292+8
 274 0212 C3E9CE01 	 strd r0,[r3,#824]
 141:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S72>/Factor' */
 142:../Simulink/Subsystem_OutputData.c **** /*@>1529e*/VCU_B./*@>16f7c*/Factor_j/*@>6ea5*/ = /*@>12ad3*/10.0/*@>13484*/ * /*@>152a4*/VCU_B./*@>
 275              	 .loc 1 142 0 discriminator 4
 276 0216 2E4B     	 ldr r3,.L292+8
 277 0218 D3E9CE23 	 ldrd r2,[r3,#824]
 278 021c 1046     	 mov r0,r2
 279 021e 1946     	 mov r1,r3
 280 0220 4FF00002 	 mov r2,#0
 281 0224 2B4B     	 ldr r3,.L292+12
 282 0226 FFF7FEFF 	 bl __aeabi_dmul
 283 022a 0246     	 mov r2,r0
 284 022c 0B46     	 mov r3,r1
 285 022e 1046     	 mov r0,r2
 286 0230 1946     	 mov r1,r3
 287 0232 274B     	 ldr r3,.L292+8
 288 0234 C3E9D001 	 strd r0,[r3,#832]
 143:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S72>/Add1' */
 144:../Simulink/Subsystem_OutputData.c **** /*@>152aa*/VCU_B./*@>16f82*/Add1_a/*@>9865*/ = /*@>152b0*/VCU_B./*@>16f85*/Factor_j;
 289              	 .loc 1 144 0 discriminator 4
 290 0238 254B     	 ldr r3,.L292+8
 291 023a D3E9D023 	 ldrd r2,[r3,#832]
 292 023e 2449     	 ldr r1,.L292+8
 293 0240 C1E9D223 	 strd r2,[r1,#840]
 145:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S72>/Data Type Conversion10' */
 146:../Simulink/Subsystem_OutputData.c **** /*@>1343f*/tmp/*@>13441*/ = /*@>14816*/floor(/*@>152b6*/VCU_B./*@>16f88*/Add1_a);
 294              	 .loc 1 146 0 discriminator 4
 295 0244 224B     	 ldr r3,.L292+8
 296 0246 D3E9D223 	 ldrd r2,[r3,#840]
 297 024a 1046     	 mov r0,r2
 298 024c 1946     	 mov r1,r3
 299 024e FFF7FEFF 	 bl floor
 300 0252 C7E93C01 	 strd r0,[r7,#240]
 147:../Simulink/Subsystem_OutputData.c **** /*@>1345f*/if (/*@>14818*/rtIsNaN(/*@>13443*/tmp)/*@>1344d*/ || /*@>1481a*/rtIsInf(/*@>13448*/tmp))
 301              	 .loc 1 147 0 discriminator 4
 302 0256 D7E93C01 	 ldrd r0,[r7,#240]
 303 025a FFF7FEFF 	 bl rtIsNaN
 304 025e 0346     	 mov r3,r0
 305 0260 002B     	 cmp r3,#0
 306 0262 06D1     	 bne .L14
 307              	 .loc 1 147 0 is_stmt 0 discriminator 1
 308 0264 D7E93C01 	 ldrd r0,[r7,#240]
 309 0268 FFF7FEFF 	 bl rtIsInf
 310 026c 0346     	 mov r3,r0
 311 026e 002B     	 cmp r3,#0
 312 0270 06D0     	 beq .L15
 313              	.L14:
 148:../Simulink/Subsystem_OutputData.c ****     /*@>13450*/tmp/*@>13452*/ = /*@>1344f*/0.0;
 314              	 .loc 1 148 0 is_stmt 1
 315 0272 4FF00002 	 mov r2,#0
 316 0276 4FF00003 	 mov r3,#0
 317 027a C7E93C23 	 strd r2,[r7,#240]
 318 027e 08E0     	 b .L16
 319              	.L15:
 149:../Simulink/Subsystem_OutputData.c **** } else {
 150:../Simulink/Subsystem_OutputData.c ****     /*@>1345b*/tmp/*@>1345d*/ = /*@>1481c*/fmod(/*@>13454*/tmp, /*@>13458*/65536.0);
 320              	 .loc 1 150 0
 321 0280 D7E93C01 	 ldrd r0,[r7,#240]
 322 0284 4FF00002 	 mov r2,#0
 323 0288 134B     	 ldr r3,.L292+16
 324 028a FFF7FEFF 	 bl fmod
 325 028e C7E93C01 	 strd r0,[r7,#240]
 326              	.L16:
 151:../Simulink/Subsystem_OutputData.c **** }
 152:../Simulink/Subsystem_OutputData.c **** /*@>152bc*/VCU_B./*@>16f8b*/DataTypeConversion10_be/*@>6ead*/ = /*@>1378a*/(uint16_T)(/*@>13466*/tm
 327              	 .loc 1 152 0
 328 0292 D7E93C01 	 ldrd r0,[r7,#240]
 329 0296 4FF00002 	 mov r2,#0
 330 029a 4FF00003 	 mov r3,#0
 331 029e FFF7FEFF 	 bl __aeabi_dcmplt
 332 02a2 0346     	 mov r3,r0
 333 02a4 002B     	 cmp r3,#0
 334 02a6 1BD0     	 beq .L257
 335              	 .loc 1 152 0 is_stmt 0 discriminator 1
 336 02a8 D7F8F0A0 	 ldr r10,[r7,#240]
 337 02ac D7F8F430 	 ldr r3,[r7,#244]
 338 02b0 83F0004B 	 eor fp,r3,#-2147483648
 339 02b4 5046     	 mov r0,r10
 340 02b6 5946     	 mov r1,fp
 341 02b8 FFF7FEFF 	 bl __aeabi_d2uiz
 342 02bc 0346     	 mov r3,r0
 343 02be 9BB2     	 uxth r3,r3
 344 02c0 5B42     	 negs r3,r3
 345 02c2 9BB2     	 uxth r3,r3
 346 02c4 12E0     	 b .L19
 347              	.L293:
 348 02c6 00BF     	 .align 3
 349              	.L292:
 350 02c8 CDCCCCCC 	 .word -858993459
 351 02cc CCCC0C40 	 .word 1074580684
 352 02d0 00000000 	 .word VCU_B
 353 02d4 00002440 	 .word 1076101120
 354 02d8 0000F040 	 .word 1089470464
 355 02dc 00000000 	 .word VCU_DW
 356              	.L257:
 357              	 .loc 1 152 0 discriminator 2
 358 02e0 D7E93C01 	 ldrd r0,[r7,#240]
 359 02e4 FFF7FEFF 	 bl __aeabi_d2uiz
 360 02e8 0346     	 mov r3,r0
 361 02ea 9BB2     	 uxth r3,r3
 362              	.L19:
 363              	 .loc 1 152 0 discriminator 4
 364 02ec A24A     	 ldr r2,.L294+8
 365 02ee A2F8FC36 	 strh r3,[r2,#1788]
 153:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S72>/Data Type Conversion10' */
 154:../Simulink/Subsystem_OutputData.c **** 
 155:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S64>/Data Store Write2' */
 156:../Simulink/Subsystem_OutputData.c **** /*@>15903*/VCU_DW./*@>1723a*/VAR_OUT_n_wheel_RL_kmproh/*@>6eaf*/ = /*@>152c2*/VCU_B./*@>16f8e*/Data
 366              	 .loc 1 156 0 is_stmt 1 discriminator 4
 367 02f2 A14B     	 ldr r3,.L294+8
 368 02f4 B3F8FC36 	 ldrh r3,[r3,#1788]
 369 02f8 A04A     	 ldr r2,.L294+12
 370 02fa A2F8C630 	 strh r3,[r2,#198]
 157:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S63>/Gain3' */
 158:../Simulink/Subsystem_OutputData.c **** /*@>152c8*/VCU_B./*@>16f91*/n_wheel_RR_kmh/*@>6eb7*/ = /*@>12ad4*/3.6/*@>13438*/ * /*@>152ce*/VCU_B
 371              	 .loc 1 158 0 discriminator 4
 372 02fe 9E4B     	 ldr r3,.L294+8
 373 0300 03F5A363 	 add r3,r3,#1304
 374 0304 D3E90023 	 ldrd r2,[r3]
 375 0308 1046     	 mov r0,r2
 376 030a 1946     	 mov r1,r3
 377 030c 98A3     	 adr r3,.L294
 378 030e D3E90023 	 ldrd r2,[r3]
 379 0312 FFF7FEFF 	 bl __aeabi_dmul
 380 0316 0246     	 mov r2,r0
 381 0318 0B46     	 mov r3,r1
 382 031a 1046     	 mov r0,r2
 383 031c 1946     	 mov r1,r3
 384 031e 964B     	 ldr r3,.L294+8
 385 0320 C3E9D401 	 strd r0,[r3,#848]
 159:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S73>/Factor' */
 160:../Simulink/Subsystem_OutputData.c **** /*@>152d4*/VCU_B./*@>16f97*/Factor_h/*@>6ebf*/ = /*@>12ad5*/10.0/*@>13434*/ * /*@>152da*/VCU_B./*@>
 386              	 .loc 1 160 0 discriminator 4
 387 0324 944B     	 ldr r3,.L294+8
 388 0326 D3E9D423 	 ldrd r2,[r3,#848]
 389 032a 1046     	 mov r0,r2
 390 032c 1946     	 mov r1,r3
 391 032e 4FF00002 	 mov r2,#0
 392 0332 934B     	 ldr r3,.L294+16
 393 0334 FFF7FEFF 	 bl __aeabi_dmul
 394 0338 0246     	 mov r2,r0
 395 033a 0B46     	 mov r3,r1
 396 033c 1046     	 mov r0,r2
 397 033e 1946     	 mov r1,r3
 398 0340 8D4B     	 ldr r3,.L294+8
 399 0342 C3E9D601 	 strd r0,[r3,#856]
 161:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S73>/Add1' */
 162:../Simulink/Subsystem_OutputData.c **** /*@>152e0*/VCU_B./*@>16f9d*/Add1_e/*@>986a*/ = /*@>152e6*/VCU_B./*@>16fa0*/Factor_h;
 400              	 .loc 1 162 0 discriminator 4
 401 0346 8C4B     	 ldr r3,.L294+8
 402 0348 D3E9D623 	 ldrd r2,[r3,#856]
 403 034c 8A49     	 ldr r1,.L294+8
 404 034e C1E9D823 	 strd r2,[r1,#864]
 163:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S73>/Data Type Conversion10' */
 164:../Simulink/Subsystem_OutputData.c **** /*@>133ef*/tmp/*@>133f1*/ = /*@>1481e*/floor(/*@>152ec*/VCU_B./*@>16fa3*/Add1_e);
 405              	 .loc 1 164 0 discriminator 4
 406 0352 894B     	 ldr r3,.L294+8
 407 0354 D3E9D823 	 ldrd r2,[r3,#864]
 408 0358 1046     	 mov r0,r2
 409 035a 1946     	 mov r1,r3
 410 035c FFF7FEFF 	 bl floor
 411 0360 C7E93C01 	 strd r0,[r7,#240]
 165:../Simulink/Subsystem_OutputData.c **** /*@>1340f*/if (/*@>14820*/rtIsNaN(/*@>133f3*/tmp)/*@>133fd*/ || /*@>14822*/rtIsInf(/*@>133f8*/tmp))
 412              	 .loc 1 165 0 discriminator 4
 413 0364 D7E93C01 	 ldrd r0,[r7,#240]
 414 0368 FFF7FEFF 	 bl rtIsNaN
 415 036c 0346     	 mov r3,r0
 416 036e 002B     	 cmp r3,#0
 417 0370 06D1     	 bne .L20
 418              	 .loc 1 165 0 is_stmt 0 discriminator 1
 419 0372 D7E93C01 	 ldrd r0,[r7,#240]
 420 0376 FFF7FEFF 	 bl rtIsInf
 421 037a 0346     	 mov r3,r0
 422 037c 002B     	 cmp r3,#0
 423 037e 06D0     	 beq .L21
 424              	.L20:
 166:../Simulink/Subsystem_OutputData.c ****     /*@>13400*/tmp/*@>13402*/ = /*@>133ff*/0.0;
 425              	 .loc 1 166 0 is_stmt 1
 426 0380 4FF00002 	 mov r2,#0
 427 0384 4FF00003 	 mov r3,#0
 428 0388 C7E93C23 	 strd r2,[r7,#240]
 429 038c 08E0     	 b .L22
 430              	.L21:
 167:../Simulink/Subsystem_OutputData.c **** } else {
 168:../Simulink/Subsystem_OutputData.c ****     /*@>1340b*/tmp/*@>1340d*/ = /*@>14824*/fmod(/*@>13404*/tmp, /*@>13408*/65536.0);
 431              	 .loc 1 168 0
 432 038e D7E93C01 	 ldrd r0,[r7,#240]
 433 0392 4FF00002 	 mov r2,#0
 434 0396 7B4B     	 ldr r3,.L294+20
 435 0398 FFF7FEFF 	 bl fmod
 436 039c C7E93C01 	 strd r0,[r7,#240]
 437              	.L22:
 169:../Simulink/Subsystem_OutputData.c **** }
 170:../Simulink/Subsystem_OutputData.c **** /*@>152f2*/VCU_B./*@>16fa6*/DataTypeConversion10_o/*@>6ec7*/ = /*@>137a1*/(uint16_T)(/*@>13416*/tmp
 438              	 .loc 1 170 0
 439 03a0 D7E93C01 	 ldrd r0,[r7,#240]
 440 03a4 4FF00002 	 mov r2,#0
 441 03a8 4FF00003 	 mov r3,#0
 442 03ac FFF7FEFF 	 bl __aeabi_dcmplt
 443 03b0 0346     	 mov r3,r0
 444 03b2 002B     	 cmp r3,#0
 445 03b4 12D0     	 beq .L258
 446              	 .loc 1 170 0 is_stmt 0 discriminator 1
 447 03b6 D7F8F030 	 ldr r3,[r7,#240]
 448 03ba C7F8E830 	 str r3,[r7,#232]
 449 03be D7F8F430 	 ldr r3,[r7,#244]
 450 03c2 83F00043 	 eor r3,r3,#-2147483648
 451 03c6 C7F8EC30 	 str r3,[r7,#236]
 452 03ca D7E93A01 	 ldrd r0,[r7,#232]
 453 03ce FFF7FEFF 	 bl __aeabi_d2uiz
 454 03d2 0346     	 mov r3,r0
 455 03d4 9BB2     	 uxth r3,r3
 456 03d6 5B42     	 negs r3,r3
 457 03d8 9BB2     	 uxth r3,r3
 458 03da 05E0     	 b .L25
 459              	.L258:
 460              	 .loc 1 170 0 discriminator 2
 461 03dc D7E93C01 	 ldrd r0,[r7,#240]
 462 03e0 FFF7FEFF 	 bl __aeabi_d2uiz
 463 03e4 0346     	 mov r3,r0
 464 03e6 9BB2     	 uxth r3,r3
 465              	.L25:
 466              	 .loc 1 170 0 discriminator 4
 467 03e8 634A     	 ldr r2,.L294+8
 468 03ea A2F8FE36 	 strh r3,[r2,#1790]
 171:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S73>/Data Type Conversion10' */
 172:../Simulink/Subsystem_OutputData.c **** 
 173:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S64>/Data Store Write3' */
 174:../Simulink/Subsystem_OutputData.c **** /*@>15909*/VCU_DW./*@>1723d*/VAR_OUT_n_wheel_RR_kmproh/*@>6ec9*/ = /*@>152f8*/VCU_B./*@>16fa9*/Data
 469              	 .loc 1 174 0 is_stmt 1 discriminator 4
 470 03ee 624B     	 ldr r3,.L294+8
 471 03f0 B3F8FE36 	 ldrh r3,[r3,#1790]
 472 03f4 614A     	 ldr r2,.L294+12
 473 03f6 A2F8C830 	 strh r3,[r2,#200]
 175:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S80>/Add1' */
 176:../Simulink/Subsystem_OutputData.c **** /*@>152fe*/VCU_B./*@>16fac*/Add1_j/*@>986f*/ = /*@>15304*/VCU_B./*@>16faf*/Sensitivity1538mVbar;
 474              	 .loc 1 176 0 discriminator 4
 475 03fa 5F4B     	 ldr r3,.L294+8
 476 03fc 03F5C763 	 add r3,r3,#1592
 477 0400 D3E90023 	 ldrd r2,[r3]
 478 0404 5C49     	 ldr r1,.L294+8
 479 0406 C1E9DA23 	 strd r2,[r1,#872]
 177:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S80>/Data Type Conversion10' */
 178:../Simulink/Subsystem_OutputData.c **** /*@>133a7*/tmp/*@>133a9*/ = /*@>14826*/floor(/*@>1530a*/VCU_B./*@>16fb2*/Add1_j);
 480              	 .loc 1 178 0 discriminator 4
 481 040a 5B4B     	 ldr r3,.L294+8
 482 040c D3E9DA23 	 ldrd r2,[r3,#872]
 483 0410 1046     	 mov r0,r2
 484 0412 1946     	 mov r1,r3
 485 0414 FFF7FEFF 	 bl floor
 486 0418 C7E93C01 	 strd r0,[r7,#240]
 179:../Simulink/Subsystem_OutputData.c **** /*@>133c7*/if (/*@>14828*/rtIsNaN(/*@>133ab*/tmp)/*@>133b5*/ || /*@>1482a*/rtIsInf(/*@>133b0*/tmp))
 487              	 .loc 1 179 0 discriminator 4
 488 041c D7E93C01 	 ldrd r0,[r7,#240]
 489 0420 FFF7FEFF 	 bl rtIsNaN
 490 0424 0346     	 mov r3,r0
 491 0426 002B     	 cmp r3,#0
 492 0428 06D1     	 bne .L26
 493              	 .loc 1 179 0 is_stmt 0 discriminator 1
 494 042a D7E93C01 	 ldrd r0,[r7,#240]
 495 042e FFF7FEFF 	 bl rtIsInf
 496 0432 0346     	 mov r3,r0
 497 0434 002B     	 cmp r3,#0
 498 0436 06D0     	 beq .L27
 499              	.L26:
 180:../Simulink/Subsystem_OutputData.c ****     /*@>133b8*/tmp/*@>133ba*/ = /*@>133b7*/0.0;
 500              	 .loc 1 180 0 is_stmt 1
 501 0438 4FF00002 	 mov r2,#0
 502 043c 4FF00003 	 mov r3,#0
 503 0440 C7E93C23 	 strd r2,[r7,#240]
 504 0444 08E0     	 b .L28
 505              	.L27:
 181:../Simulink/Subsystem_OutputData.c **** } else {
 182:../Simulink/Subsystem_OutputData.c ****     /*@>133c3*/tmp/*@>133c5*/ = /*@>1482c*/fmod(/*@>133bc*/tmp, /*@>133c0*/256.0);
 506              	 .loc 1 182 0
 507 0446 D7E93C01 	 ldrd r0,[r7,#240]
 508 044a 4FF00002 	 mov r2,#0
 509 044e 4E4B     	 ldr r3,.L294+24
 510 0450 FFF7FEFF 	 bl fmod
 511 0454 C7E93C01 	 strd r0,[r7,#240]
 512              	.L28:
 183:../Simulink/Subsystem_OutputData.c **** }
 184:../Simulink/Subsystem_OutputData.c **** /*@>15310*/VCU_B./*@>16fb5*/DataTypeConversion10_ho/*@>6ed1*/ = /*@>137b4*/(uint8_T)(/*@>133ce*/tmp
 513              	 .loc 1 184 0
 514 0458 D7E93C01 	 ldrd r0,[r7,#240]
 515 045c 4FF00002 	 mov r2,#0
 516 0460 4FF00003 	 mov r3,#0
 517 0464 FFF7FEFF 	 bl __aeabi_dcmplt
 518 0468 0346     	 mov r3,r0
 519 046a 002B     	 cmp r3,#0
 520 046c 12D0     	 beq .L259
 521              	 .loc 1 184 0 is_stmt 0 discriminator 1
 522 046e D7F8F030 	 ldr r3,[r7,#240]
 523 0472 C7F8E030 	 str r3,[r7,#224]
 524 0476 D7F8F430 	 ldr r3,[r7,#244]
 525 047a 83F00043 	 eor r3,r3,#-2147483648
 526 047e C7F8E430 	 str r3,[r7,#228]
 527 0482 D7E93801 	 ldrd r0,[r7,#224]
 528 0486 FFF7FEFF 	 bl __aeabi_d2uiz
 529 048a 0346     	 mov r3,r0
 530 048c DBB2     	 uxtb r3,r3
 531 048e 5B42     	 negs r3,r3
 532 0490 DBB2     	 uxtb r3,r3
 533 0492 05E0     	 b .L31
 534              	.L259:
 535              	 .loc 1 184 0 discriminator 2
 536 0494 D7E93C01 	 ldrd r0,[r7,#240]
 537 0498 FFF7FEFF 	 bl __aeabi_d2uiz
 538 049c 0346     	 mov r3,r0
 539 049e DBB2     	 uxtb r3,r3
 540              	.L31:
 541              	 .loc 1 184 0 discriminator 4
 542 04a0 354A     	 ldr r2,.L294+8
 543 04a2 82F84337 	 strb r3,[r2,#1859]
 185:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S80>/Data Type Conversion10' */
 186:../Simulink/Subsystem_OutputData.c **** 
 187:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write' */
 188:../Simulink/Subsystem_OutputData.c **** /*@>1590f*/VCU_DW./*@>17240*/VAR_OUT_p_brake_R/*@>6ed3*/ = /*@>15316*/VCU_B./*@>16fb8*/DataTypeConv
 544              	 .loc 1 188 0 is_stmt 1 discriminator 4
 545 04a6 344B     	 ldr r3,.L294+8
 546 04a8 93F84337 	 ldrb r3,[r3,#1859]
 547 04ac 334A     	 ldr r2,.L294+12
 548 04ae 82F81B31 	 strb r3,[r2,#283]
 189:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S81>/Factor' */
 190:../Simulink/Subsystem_OutputData.c **** /*@>1531c*/VCU_B./*@>16fbb*/Factor_d/*@>6edb*/ = /*@>12ad6*/100.0/*@>133a0*/ * /*@>15322*/VCU_B./*@
 549              	 .loc 1 190 0 discriminator 4
 550 04b2 314B     	 ldr r3,.L294+8
 551 04b4 03F5B163 	 add r3,r3,#1416
 552 04b8 D3E90023 	 ldrd r2,[r3]
 553 04bc 1046     	 mov r0,r2
 554 04be 1946     	 mov r1,r3
 555 04c0 4FF00002 	 mov r2,#0
 556 04c4 314B     	 ldr r3,.L294+28
 557 04c6 FFF7FEFF 	 bl __aeabi_dmul
 558 04ca 0246     	 mov r2,r0
 559 04cc 0B46     	 mov r3,r1
 560 04ce 1046     	 mov r0,r2
 561 04d0 1946     	 mov r1,r3
 562 04d2 294B     	 ldr r3,.L294+8
 563 04d4 C3E9DC01 	 strd r0,[r3,#880]
 191:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S81>/Add1' */
 192:../Simulink/Subsystem_OutputData.c **** /*@>15328*/VCU_B./*@>16fc1*/Add1_l/*@>9874*/ = /*@>1532e*/VCU_B./*@>16fc4*/Factor_d;
 564              	 .loc 1 192 0 discriminator 4
 565 04d8 274B     	 ldr r3,.L294+8
 566 04da D3E9DC23 	 ldrd r2,[r3,#880]
 567 04de 2649     	 ldr r1,.L294+8
 568 04e0 C1E9DE23 	 strd r2,[r1,#888]
 193:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S81>/Data Type Conversion10' */
 194:../Simulink/Subsystem_OutputData.c **** /*@>1335b*/tmp/*@>1335d*/ = /*@>1482e*/floor(/*@>15334*/VCU_B./*@>16fc7*/Add1_l);
 569              	 .loc 1 194 0 discriminator 4
 570 04e4 244B     	 ldr r3,.L294+8
 571 04e6 D3E9DE23 	 ldrd r2,[r3,#888]
 572 04ea 1046     	 mov r0,r2
 573 04ec 1946     	 mov r1,r3
 574 04ee FFF7FEFF 	 bl floor
 575 04f2 C7E93C01 	 strd r0,[r7,#240]
 195:../Simulink/Subsystem_OutputData.c **** /*@>1337b*/if (/*@>14830*/rtIsNaN(/*@>1335f*/tmp)/*@>13369*/ || /*@>14832*/rtIsInf(/*@>13364*/tmp))
 576              	 .loc 1 195 0 discriminator 4
 577 04f6 D7E93C01 	 ldrd r0,[r7,#240]
 578 04fa FFF7FEFF 	 bl rtIsNaN
 579 04fe 0346     	 mov r3,r0
 580 0500 002B     	 cmp r3,#0
 581 0502 06D1     	 bne .L32
 582              	 .loc 1 195 0 is_stmt 0 discriminator 1
 583 0504 D7E93C01 	 ldrd r0,[r7,#240]
 584 0508 FFF7FEFF 	 bl rtIsInf
 585 050c 0346     	 mov r3,r0
 586 050e 002B     	 cmp r3,#0
 587 0510 06D0     	 beq .L33
 588              	.L32:
 196:../Simulink/Subsystem_OutputData.c ****     /*@>1336c*/tmp/*@>1336e*/ = /*@>1336b*/0.0;
 589              	 .loc 1 196 0 is_stmt 1
 590 0512 4FF00002 	 mov r2,#0
 591 0516 4FF00003 	 mov r3,#0
 592 051a C7E93C23 	 strd r2,[r7,#240]
 593 051e 08E0     	 b .L34
 594              	.L33:
 197:../Simulink/Subsystem_OutputData.c **** } else {
 198:../Simulink/Subsystem_OutputData.c ****     /*@>13377*/tmp/*@>13379*/ = /*@>14834*/fmod(/*@>13370*/tmp, /*@>13374*/256.0);
 595              	 .loc 1 198 0
 596 0520 D7E93C01 	 ldrd r0,[r7,#240]
 597 0524 4FF00002 	 mov r2,#0
 598 0528 174B     	 ldr r3,.L294+24
 599 052a FFF7FEFF 	 bl fmod
 600 052e C7E93C01 	 strd r0,[r7,#240]
 601              	.L34:
 199:../Simulink/Subsystem_OutputData.c **** }
 200:../Simulink/Subsystem_OutputData.c **** /*@>1533a*/VCU_B./*@>16fca*/DataTypeConversion10_fx/*@>6ee3*/ = /*@>137c9*/(uint8_T)(/*@>13382*/tmp
 602              	 .loc 1 200 0
 603 0532 D7E93C01 	 ldrd r0,[r7,#240]
 604 0536 4FF00002 	 mov r2,#0
 605 053a 4FF00003 	 mov r3,#0
 606 053e FFF7FEFF 	 bl __aeabi_dcmplt
 607 0542 0346     	 mov r3,r0
 608 0544 002B     	 cmp r3,#0
 609 0546 23D0     	 beq .L260
 610              	 .loc 1 200 0 is_stmt 0 discriminator 1
 611 0548 D7F8F030 	 ldr r3,[r7,#240]
 612 054c C7F8D830 	 str r3,[r7,#216]
 613 0550 D7F8F430 	 ldr r3,[r7,#244]
 614 0554 83F00043 	 eor r3,r3,#-2147483648
 615 0558 C7F8DC30 	 str r3,[r7,#220]
 616 055c D7E93601 	 ldrd r0,[r7,#216]
 617 0560 FFF7FEFF 	 bl __aeabi_d2uiz
 618 0564 0346     	 mov r3,r0
 619 0566 DBB2     	 uxtb r3,r3
 620 0568 5B42     	 negs r3,r3
 621 056a DBB2     	 uxtb r3,r3
 622 056c 16E0     	 b .L37
 623              	.L295:
 624 056e 00BF     	 .align 3
 625              	.L294:
 626 0570 CDCCCCCC 	 .word -858993459
 627 0574 CCCC0C40 	 .word 1074580684
 628 0578 00000000 	 .word VCU_B
 629 057c 00000000 	 .word VCU_DW
 630 0580 00002440 	 .word 1076101120
 631 0584 0000F040 	 .word 1089470464
 632 0588 00007040 	 .word 1081081856
 633 058c 00005940 	 .word 1079574528
 634              	.L260:
 635              	 .loc 1 200 0 discriminator 2
 636 0590 D7E93C01 	 ldrd r0,[r7,#240]
 637 0594 FFF7FEFF 	 bl __aeabi_d2uiz
 638 0598 0346     	 mov r3,r0
 639 059a DBB2     	 uxtb r3,r3
 640              	.L37:
 641              	 .loc 1 200 0 discriminator 4
 642 059c 8E4A     	 ldr r2,.L296
 643 059e 82F84437 	 strb r3,[r2,#1860]
 201:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S81>/Data Type Conversion10' */
 202:../Simulink/Subsystem_OutputData.c **** 
 203:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write1' */
 204:../Simulink/Subsystem_OutputData.c **** /*@>15915*/VCU_DW./*@>17243*/VAR_OUT_STW_mue_tyre/*@>6ee5*/ = /*@>15340*/VCU_B./*@>16fcd*/DataTypeC
 644              	 .loc 1 204 0 is_stmt 1 discriminator 4
 645 05a2 8D4B     	 ldr r3,.L296
 646 05a4 93F84437 	 ldrb r3,[r3,#1860]
 647 05a8 8C4A     	 ldr r2,.L296+4
 648 05aa 82F81C31 	 strb r3,[r2,#284]
 205:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S82>/Factor' */
 206:../Simulink/Subsystem_OutputData.c **** /*@>15346*/VCU_B./*@>16fd0*/Factor_b/*@>6eed*/ = /*@>12ad7*/10.0/*@>13354*/ * /*@>1534c*/VCU_B./*@>
 649              	 .loc 1 206 0 discriminator 4
 650 05ae 8A4B     	 ldr r3,.L296
 651 05b0 D3E91023 	 ldrd r2,[r3,#64]
 652 05b4 1046     	 mov r0,r2
 653 05b6 1946     	 mov r1,r3
 654 05b8 4FF00002 	 mov r2,#0
 655 05bc 884B     	 ldr r3,.L296+8
 656 05be FFF7FEFF 	 bl __aeabi_dmul
 657 05c2 0246     	 mov r2,r0
 658 05c4 0B46     	 mov r3,r1
 659 05c6 1046     	 mov r0,r2
 660 05c8 1946     	 mov r1,r3
 661 05ca 834B     	 ldr r3,.L296
 662 05cc C3E9E001 	 strd r0,[r3,#896]
 207:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S82>/Add1' */
 208:../Simulink/Subsystem_OutputData.c **** /*@>15352*/VCU_B./*@>16fd6*/Add1_ll/*@>9879*/ = /*@>15358*/VCU_B./*@>16fd9*/Factor_b;
 663              	 .loc 1 208 0 discriminator 4
 664 05d0 814B     	 ldr r3,.L296
 665 05d2 D3E9E023 	 ldrd r2,[r3,#896]
 666 05d6 8049     	 ldr r1,.L296
 667 05d8 C1E9E223 	 strd r2,[r1,#904]
 209:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S82>/Data Type Conversion10' */
 210:../Simulink/Subsystem_OutputData.c **** /*@>1330f*/tmp/*@>13311*/ = /*@>14836*/floor(/*@>1535e*/VCU_B./*@>16fdc*/Add1_ll);
 668              	 .loc 1 210 0 discriminator 4
 669 05dc 7E4B     	 ldr r3,.L296
 670 05de D3E9E223 	 ldrd r2,[r3,#904]
 671 05e2 1046     	 mov r0,r2
 672 05e4 1946     	 mov r1,r3
 673 05e6 FFF7FEFF 	 bl floor
 674 05ea C7E93C01 	 strd r0,[r7,#240]
 211:../Simulink/Subsystem_OutputData.c **** /*@>1332f*/if (/*@>14838*/rtIsNaN(/*@>13313*/tmp)/*@>1331d*/ || /*@>1483a*/rtIsInf(/*@>13318*/tmp))
 675              	 .loc 1 211 0 discriminator 4
 676 05ee D7E93C01 	 ldrd r0,[r7,#240]
 677 05f2 FFF7FEFF 	 bl rtIsNaN
 678 05f6 0346     	 mov r3,r0
 679 05f8 002B     	 cmp r3,#0
 680 05fa 06D1     	 bne .L38
 681              	 .loc 1 211 0 is_stmt 0 discriminator 1
 682 05fc D7E93C01 	 ldrd r0,[r7,#240]
 683 0600 FFF7FEFF 	 bl rtIsInf
 684 0604 0346     	 mov r3,r0
 685 0606 002B     	 cmp r3,#0
 686 0608 06D0     	 beq .L39
 687              	.L38:
 212:../Simulink/Subsystem_OutputData.c ****     /*@>13320*/tmp/*@>13322*/ = /*@>1331f*/0.0;
 688              	 .loc 1 212 0 is_stmt 1
 689 060a 4FF00002 	 mov r2,#0
 690 060e 4FF00003 	 mov r3,#0
 691 0612 C7E93C23 	 strd r2,[r7,#240]
 692 0616 08E0     	 b .L40
 693              	.L39:
 213:../Simulink/Subsystem_OutputData.c **** } else {
 214:../Simulink/Subsystem_OutputData.c ****     /*@>1332b*/tmp/*@>1332d*/ = /*@>1483c*/fmod(/*@>13324*/tmp, /*@>13328*/256.0);
 694              	 .loc 1 214 0
 695 0618 D7E93C01 	 ldrd r0,[r7,#240]
 696 061c 4FF00002 	 mov r2,#0
 697 0620 704B     	 ldr r3,.L296+12
 698 0622 FFF7FEFF 	 bl fmod
 699 0626 C7E93C01 	 strd r0,[r7,#240]
 700              	.L40:
 215:../Simulink/Subsystem_OutputData.c **** }
 216:../Simulink/Subsystem_OutputData.c **** /*@>15364*/VCU_B./*@>16fdf*/DataTypeConversion10_ae/*@>6ef5*/ = /*@>137de*/(uint8_T)(/*@>13336*/tmp
 701              	 .loc 1 216 0
 702 062a D7E93C01 	 ldrd r0,[r7,#240]
 703 062e 4FF00002 	 mov r2,#0
 704 0632 4FF00003 	 mov r3,#0
 705 0636 FFF7FEFF 	 bl __aeabi_dcmplt
 706 063a 0346     	 mov r3,r0
 707 063c 002B     	 cmp r3,#0
 708 063e 12D0     	 beq .L261
 709              	 .loc 1 216 0 is_stmt 0 discriminator 1
 710 0640 D7F8F030 	 ldr r3,[r7,#240]
 711 0644 C7F8D030 	 str r3,[r7,#208]
 712 0648 D7F8F430 	 ldr r3,[r7,#244]
 713 064c 83F00043 	 eor r3,r3,#-2147483648
 714 0650 C7F8D430 	 str r3,[r7,#212]
 715 0654 D7E93401 	 ldrd r0,[r7,#208]
 716 0658 FFF7FEFF 	 bl __aeabi_d2uiz
 717 065c 0346     	 mov r3,r0
 718 065e DBB2     	 uxtb r3,r3
 719 0660 5B42     	 negs r3,r3
 720 0662 DBB2     	 uxtb r3,r3
 721 0664 05E0     	 b .L43
 722              	.L261:
 723              	 .loc 1 216 0 discriminator 2
 724 0666 D7E93C01 	 ldrd r0,[r7,#240]
 725 066a FFF7FEFF 	 bl __aeabi_d2uiz
 726 066e 0346     	 mov r3,r0
 727 0670 DBB2     	 uxtb r3,r3
 728              	.L43:
 729              	 .loc 1 216 0 discriminator 4
 730 0672 594A     	 ldr r2,.L296
 731 0674 82F84537 	 strb r3,[r2,#1861]
 217:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S82>/Data Type Conversion10' */
 218:../Simulink/Subsystem_OutputData.c **** 
 219:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write2' */
 220:../Simulink/Subsystem_OutputData.c **** /*@>1591b*/VCU_DW./*@>17246*/VAR_OUT_x_clutch_LC/*@>6ef7*/ = /*@>1536a*/VCU_B./*@>16fe2*/DataTypeCo
 732              	 .loc 1 220 0 is_stmt 1 discriminator 4
 733 0678 574B     	 ldr r3,.L296
 734 067a 93F84537 	 ldrb r3,[r3,#1861]
 735 067e 574A     	 ldr r2,.L296+4
 736 0680 82F81D31 	 strb r3,[r2,#285]
 221:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S115>/Add' */
 222:../Simulink/Subsystem_OutputData.c **** /*@>15370*/VCU_B./*@>16fe5*/Add_p/*@>987e*/ = /*@>15376*/VCU_B./*@>16fe8*/Add1_k/*@>987b*/ + /*@>15
 737              	 .loc 1 222 0 discriminator 4
 738 0684 544B     	 ldr r3,.L296
 739 0686 03F59E63 	 add r3,r3,#1264
 740 068a D3E90001 	 ldrd r0,[r3]
 741 068e 524B     	 ldr r3,.L296
 742 0690 03F59F63 	 add r3,r3,#1272
 743 0694 D3E90023 	 ldrd r2,[r3]
 744 0698 FFF7FEFF 	 bl __aeabi_dadd
 745 069c 0246     	 mov r2,r0
 746 069e 0B46     	 mov r3,r1
 747 06a0 1046     	 mov r0,r2
 748 06a2 1946     	 mov r1,r3
 749 06a4 4C4B     	 ldr r3,.L296
 750 06a6 C3E9E401 	 strd r0,[r3,#912]
 223:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S115>/Gain' */
 224:../Simulink/Subsystem_OutputData.c **** /*@>15382*/VCU_B./*@>16fee*/Gain_g2/*@>6f04*/ = /*@>12ad8*/0.5/*@>13308*/ * /*@>15388*/VCU_B./*@>16
 751              	 .loc 1 224 0 discriminator 4
 752 06aa 4B4B     	 ldr r3,.L296
 753 06ac D3E9E423 	 ldrd r2,[r3,#912]
 754 06b0 1046     	 mov r0,r2
 755 06b2 1946     	 mov r1,r3
 756 06b4 4FF00002 	 mov r2,#0
 757 06b8 4B4B     	 ldr r3,.L296+16
 758 06ba FFF7FEFF 	 bl __aeabi_dmul
 759 06be 0246     	 mov r2,r0
 760 06c0 0B46     	 mov r3,r1
 761 06c2 1046     	 mov r0,r2
 762 06c4 1946     	 mov r1,r3
 763 06c6 444B     	 ldr r3,.L296
 764 06c8 C3E9E601 	 strd r0,[r3,#920]
 225:../Simulink/Subsystem_OutputData.c **** /* RelationalOperator: '<S120>/Compare' incorporates:
 226:../Simulink/Subsystem_OutputData.c ****  *  Constant: '<S120>/Constant'
 227:../Simulink/Subsystem_OutputData.c ****  */
 228:../Simulink/Subsystem_OutputData.c **** /*@>1538e*/VCU_B./*@>16ff4*/Compare_in/*@>6f08*/ = (/*@>15394*/VCU_B./*@>16ff7*/Gain_g2/*@>6f07*/ <
 765              	 .loc 1 228 0 discriminator 4
 766 06cc 424B     	 ldr r3,.L296
 767 06ce D3E9E623 	 ldrd r2,[r3,#920]
 768 06d2 0121     	 movs r1,#1
 769 06d4 0C46     	 mov r4,r1
 770 06d6 1046     	 mov r0,r2
 771 06d8 1946     	 mov r1,r3
 772 06da 4FF00002 	 mov r2,#0
 773 06de 434B     	 ldr r3,.L296+20
 774 06e0 FFF7FEFF 	 bl __aeabi_dcmple
 775 06e4 0346     	 mov r3,r0
 776 06e6 002B     	 cmp r3,#0
 777 06e8 01D1     	 bne .L44
 778 06ea 0023     	 movs r3,#0
 779 06ec 1C46     	 mov r4,r3
 780              	.L44:
 781 06ee E3B2     	 uxtb r3,r4
 782 06f0 394A     	 ldr r2,.L296
 783 06f2 82F80738 	 strb r3,[r2,#2055]
 229:../Simulink/Subsystem_OutputData.c **** /* Product: '<S115>/Product' */
 230:../Simulink/Subsystem_OutputData.c **** /*@>1539a*/VCU_B./*@>16ffa*/Product_o/*@>6f0f*/ = /*@>137ed*/(uint16_T)(/*@>153a0*/VCU_B./*@>16ffd*
 784              	 .loc 1 230 0 discriminator 4
 785 06f6 384B     	 ldr r3,.L296
 786 06f8 93F80F38 	 ldrb r3,[r3,#2063]
 787 06fc 002B     	 cmp r3,#0
 788 06fe 04D0     	 beq .L45
 789              	 .loc 1 230 0 is_stmt 0 discriminator 1
 790 0700 354B     	 ldr r3,.L296
 791 0702 93F80738 	 ldrb r3,[r3,#2055]
 792 0706 9BB2     	 uxth r3,r3
 793 0708 00E0     	 b .L46
 794              	.L45:
 795              	 .loc 1 230 0 discriminator 2
 796 070a 0023     	 movs r3,#0
 797              	.L46:
 798              	 .loc 1 230 0 discriminator 4
 799 070c 324A     	 ldr r2,.L296
 800 070e A2F80037 	 strh r3,[r2,#1792]
 231:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S83>/Factor' */
 232:../Simulink/Subsystem_OutputData.c **** /*@>153ac*/VCU_B./*@>17003*/Factor_ii/*@>6f17*/ = /*@>137f0*/(uint32_T)/*@>153b2*/VCU_B./*@>17006*/
 801              	 .loc 1 232 0 is_stmt 1 discriminator 4
 802 0712 314B     	 ldr r3,.L296
 803 0714 B3F80037 	 ldrh r3,[r3,#1792]
 804 0718 DA03     	 lsls r2,r3,#15
 805 071a 2F4B     	 ldr r3,.L296
 806 071c C3F8F026 	 str r2,[r3,#1776]
 233:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S83>/Add1' */
 234:../Simulink/Subsystem_OutputData.c **** /*@>153b8*/VCU_B./*@>17009*/Add1_b/*@>9885*/ = /*@>137f4*/(real_T)/*@>153be*/VCU_B./*@>1700c*/Facto
 807              	 .loc 1 234 0 discriminator 4
 808 0720 2D4B     	 ldr r3,.L296
 809 0722 D3F8F036 	 ldr r3,[r3,#1776]
 810 0726 1846     	 mov r0,r3
 811 0728 FFF7FEFF 	 bl __aeabi_ui2d
 812 072c 0246     	 mov r2,r0
 813 072e 0B46     	 mov r3,r1
 814 0730 1046     	 mov r0,r2
 815 0732 1946     	 mov r1,r3
 816 0734 4FF00002 	 mov r2,#0
 817 0738 4FF07C53 	 mov r3,#1056964608
 818 073c FFF7FEFF 	 bl __aeabi_dmul
 819 0740 0246     	 mov r2,r0
 820 0742 0B46     	 mov r3,r1
 821 0744 1046     	 mov r0,r2
 822 0746 1946     	 mov r1,r3
 823 0748 234B     	 ldr r3,.L296
 824 074a C3E9E801 	 strd r0,[r3,#928]
 235:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S83>/Data Type Conversion10' */
 236:../Simulink/Subsystem_OutputData.c **** /*@>132ad*/tmp/*@>132af*/ = /*@>1483e*/floor(/*@>153c4*/VCU_B./*@>1700f*/Add1_b);
 825              	 .loc 1 236 0 discriminator 4
 826 074e 224B     	 ldr r3,.L296
 827 0750 D3E9E823 	 ldrd r2,[r3,#928]
 828 0754 1046     	 mov r0,r2
 829 0756 1946     	 mov r1,r3
 830 0758 FFF7FEFF 	 bl floor
 831 075c C7E93C01 	 strd r0,[r7,#240]
 237:../Simulink/Subsystem_OutputData.c **** /*@>132cd*/if (/*@>14840*/rtIsNaN(/*@>132b1*/tmp)/*@>132bb*/ || /*@>14842*/rtIsInf(/*@>132b6*/tmp))
 832              	 .loc 1 237 0 discriminator 4
 833 0760 D7E93C01 	 ldrd r0,[r7,#240]
 834 0764 FFF7FEFF 	 bl rtIsNaN
 835 0768 0346     	 mov r3,r0
 836 076a 002B     	 cmp r3,#0
 837 076c 06D1     	 bne .L47
 838              	 .loc 1 237 0 is_stmt 0 discriminator 1
 839 076e D7E93C01 	 ldrd r0,[r7,#240]
 840 0772 FFF7FEFF 	 bl rtIsInf
 841 0776 0346     	 mov r3,r0
 842 0778 002B     	 cmp r3,#0
 843 077a 06D0     	 beq .L48
 844              	.L47:
 238:../Simulink/Subsystem_OutputData.c ****     /*@>132be*/tmp/*@>132c0*/ = /*@>132bd*/0.0;
 845              	 .loc 1 238 0 is_stmt 1
 846 077c 4FF00002 	 mov r2,#0
 847 0780 4FF00003 	 mov r3,#0
 848 0784 C7E93C23 	 strd r2,[r7,#240]
 849 0788 08E0     	 b .L49
 850              	.L48:
 239:../Simulink/Subsystem_OutputData.c **** } else {
 240:../Simulink/Subsystem_OutputData.c ****     /*@>132c9*/tmp/*@>132cb*/ = /*@>14844*/fmod(/*@>132c2*/tmp, /*@>132c6*/256.0);
 851              	 .loc 1 240 0
 852 078a D7E93C01 	 ldrd r0,[r7,#240]
 853 078e 4FF00002 	 mov r2,#0
 854 0792 144B     	 ldr r3,.L296+12
 855 0794 FFF7FEFF 	 bl fmod
 856 0798 C7E93C01 	 strd r0,[r7,#240]
 857              	.L49:
 241:../Simulink/Subsystem_OutputData.c **** }
 242:../Simulink/Subsystem_OutputData.c **** /*@>153ca*/VCU_B./*@>17012*/DataTypeConversion10_c/*@>6f1f*/ = /*@>13803*/(uint8_T)(/*@>132d4*/tmp/
 858              	 .loc 1 242 0
 859 079c D7E93C01 	 ldrd r0,[r7,#240]
 860 07a0 4FF00002 	 mov r2,#0
 861 07a4 4FF00003 	 mov r3,#0
 862 07a8 FFF7FEFF 	 bl __aeabi_dcmplt
 863 07ac 0346     	 mov r3,r0
 864 07ae 002B     	 cmp r3,#0
 865 07b0 1ED0     	 beq .L262
 866              	 .loc 1 242 0 is_stmt 0 discriminator 1
 867 07b2 D7F8F030 	 ldr r3,[r7,#240]
 868 07b6 C7F8C830 	 str r3,[r7,#200]
 869 07ba D7F8F430 	 ldr r3,[r7,#244]
 870 07be 83F00043 	 eor r3,r3,#-2147483648
 871 07c2 C7F8CC30 	 str r3,[r7,#204]
 872 07c6 D7E93201 	 ldrd r0,[r7,#200]
 873 07ca FFF7FEFF 	 bl __aeabi_d2uiz
 874 07ce 0346     	 mov r3,r0
 875 07d0 DBB2     	 uxtb r3,r3
 876 07d2 5B42     	 negs r3,r3
 877 07d4 DBB2     	 uxtb r3,r3
 878 07d6 11E0     	 b .L52
 879              	.L297:
 880              	 .align 2
 881              	.L296:
 882 07d8 00000000 	 .word VCU_B
 883 07dc 00000000 	 .word VCU_DW
 884 07e0 00002440 	 .word 1076101120
 885 07e4 00007040 	 .word 1081081856
 886 07e8 0000E03F 	 .word 1071644672
 887 07ec 0000F03F 	 .word 1072693248
 888              	.L262:
 889              	 .loc 1 242 0 discriminator 2
 890 07f0 D7E93C01 	 ldrd r0,[r7,#240]
 891 07f4 FFF7FEFF 	 bl __aeabi_d2uiz
 892 07f8 0346     	 mov r3,r0
 893 07fa DBB2     	 uxtb r3,r3
 894              	.L52:
 895              	 .loc 1 242 0 discriminator 4
 896 07fc 9F4A     	 ldr r2,.L298
 897 07fe 82F84637 	 strb r3,[r2,#1862]
 243:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S83>/Data Type Conversion10' */
 244:../Simulink/Subsystem_OutputData.c **** 
 245:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write3' */
 246:../Simulink/Subsystem_OutputData.c **** /*@>15921*/VCU_DW./*@>17249*/VAR_OUT_LC_dash_Bit/*@>6f21*/ = /*@>153d0*/VCU_B./*@>17015*/DataTypeCo
 898              	 .loc 1 246 0 is_stmt 1 discriminator 4
 899 0802 9E4B     	 ldr r3,.L298
 900 0804 93F84637 	 ldrb r3,[r3,#1862]
 901 0808 9D4A     	 ldr r2,.L298+4
 902 080a 82F81E31 	 strb r3,[r2,#286]
 247:../Simulink/Subsystem_OutputData.c **** /* RelationalOperator: '<S108>/Compare' */
 248:../Simulink/Subsystem_OutputData.c **** /*@>153d6*/VCU_B./*@>17018*/Compare_k5/*@>6f25*/ = /*@>153dc*/VCU_B./*@>1701b*/LC_active_bit;
 903              	 .loc 1 248 0 discriminator 4
 904 080e 9B4B     	 ldr r3,.L298
 905 0810 93F88137 	 ldrb r3,[r3,#1921]
 906 0814 994A     	 ldr r2,.L298
 907 0816 82F80838 	 strb r3,[r2,#2056]
 249:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S84>/Factor' */
 250:../Simulink/Subsystem_OutputData.c **** /*@>153e2*/VCU_B./*@>1701e*/Factor_c0/*@>6f2d*/ = /*@>1380c*/(uint8_T)(/*@>153e8*/VCU_B./*@>17021*/
 908              	 .loc 1 250 0 discriminator 4
 909 081a 984B     	 ldr r3,.L298
 910 081c 93F80838 	 ldrb r3,[r3,#2056]
 911 0820 DB01     	 lsls r3,r3,#7
 912 0822 DBB2     	 uxtb r3,r3
 913 0824 954A     	 ldr r2,.L298
 914 0826 82F87937 	 strb r3,[r2,#1913]
 251:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S84>/Add1' */
 252:../Simulink/Subsystem_OutputData.c **** /*@>153ee*/VCU_B./*@>17024*/Add1_n/*@>988c*/ = /*@>1380f*/(real_T)/*@>153f4*/VCU_B./*@>17027*/Facto
 915              	 .loc 1 252 0 discriminator 4
 916 082a 944B     	 ldr r3,.L298
 917 082c 93F87937 	 ldrb r3,[r3,#1913]
 918 0830 1846     	 mov r0,r3
 919 0832 FFF7FEFF 	 bl __aeabi_ui2d
 920 0836 0246     	 mov r2,r0
 921 0838 0B46     	 mov r3,r1
 922 083a 1046     	 mov r0,r2
 923 083c 1946     	 mov r1,r3
 924 083e 4FF00002 	 mov r2,#0
 925 0842 4FF07E53 	 mov r3,#1065353216
 926 0846 FFF7FEFF 	 bl __aeabi_dmul
 927 084a 0246     	 mov r2,r0
 928 084c 0B46     	 mov r3,r1
 929 084e 1046     	 mov r0,r2
 930 0850 1946     	 mov r1,r3
 931 0852 8A4B     	 ldr r3,.L298
 932 0854 C3E9EA01 	 strd r0,[r3,#936]
 253:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S84>/Data Type Conversion10' */
 254:../Simulink/Subsystem_OutputData.c **** /*@>13250*/tmp/*@>13252*/ = /*@>14846*/floor(/*@>153fa*/VCU_B./*@>1702a*/Add1_n);
 933              	 .loc 1 254 0 discriminator 4
 934 0858 884B     	 ldr r3,.L298
 935 085a D3E9EA23 	 ldrd r2,[r3,#936]
 936 085e 1046     	 mov r0,r2
 937 0860 1946     	 mov r1,r3
 938 0862 FFF7FEFF 	 bl floor
 939 0866 C7E93C01 	 strd r0,[r7,#240]
 255:../Simulink/Subsystem_OutputData.c **** /*@>13270*/if (/*@>14848*/rtIsNaN(/*@>13254*/tmp)/*@>1325e*/ || /*@>1484a*/rtIsInf(/*@>13259*/tmp))
 940              	 .loc 1 255 0 discriminator 4
 941 086a D7E93C01 	 ldrd r0,[r7,#240]
 942 086e FFF7FEFF 	 bl rtIsNaN
 943 0872 0346     	 mov r3,r0
 944 0874 002B     	 cmp r3,#0
 945 0876 06D1     	 bne .L53
 946              	 .loc 1 255 0 is_stmt 0 discriminator 1
 947 0878 D7E93C01 	 ldrd r0,[r7,#240]
 948 087c FFF7FEFF 	 bl rtIsInf
 949 0880 0346     	 mov r3,r0
 950 0882 002B     	 cmp r3,#0
 951 0884 06D0     	 beq .L54
 952              	.L53:
 256:../Simulink/Subsystem_OutputData.c ****     /*@>13261*/tmp/*@>13263*/ = /*@>13260*/0.0;
 953              	 .loc 1 256 0 is_stmt 1
 954 0886 4FF00002 	 mov r2,#0
 955 088a 4FF00003 	 mov r3,#0
 956 088e C7E93C23 	 strd r2,[r7,#240]
 957 0892 08E0     	 b .L55
 958              	.L54:
 257:../Simulink/Subsystem_OutputData.c **** } else {
 258:../Simulink/Subsystem_OutputData.c ****     /*@>1326c*/tmp/*@>1326e*/ = /*@>1484c*/fmod(/*@>13265*/tmp, /*@>13269*/256.0);
 959              	 .loc 1 258 0
 960 0894 D7E93C01 	 ldrd r0,[r7,#240]
 961 0898 4FF00002 	 mov r2,#0
 962 089c 794B     	 ldr r3,.L298+8
 963 089e FFF7FEFF 	 bl fmod
 964 08a2 C7E93C01 	 strd r0,[r7,#240]
 965              	.L55:
 259:../Simulink/Subsystem_OutputData.c **** }
 260:../Simulink/Subsystem_OutputData.c **** /*@>15400*/VCU_B./*@>1702d*/DataTypeConversion10_ou/*@>6f35*/ = /*@>1381e*/(uint8_T)(/*@>13277*/tmp
 966              	 .loc 1 260 0
 967 08a6 D7E93C01 	 ldrd r0,[r7,#240]
 968 08aa 4FF00002 	 mov r2,#0
 969 08ae 4FF00003 	 mov r3,#0
 970 08b2 FFF7FEFF 	 bl __aeabi_dcmplt
 971 08b6 0346     	 mov r3,r0
 972 08b8 002B     	 cmp r3,#0
 973 08ba 12D0     	 beq .L263
 974              	 .loc 1 260 0 is_stmt 0 discriminator 1
 975 08bc D7F8F030 	 ldr r3,[r7,#240]
 976 08c0 C7F8C030 	 str r3,[r7,#192]
 977 08c4 D7F8F430 	 ldr r3,[r7,#244]
 978 08c8 83F00043 	 eor r3,r3,#-2147483648
 979 08cc C7F8C430 	 str r3,[r7,#196]
 980 08d0 D7E93001 	 ldrd r0,[r7,#192]
 981 08d4 FFF7FEFF 	 bl __aeabi_d2uiz
 982 08d8 0346     	 mov r3,r0
 983 08da DBB2     	 uxtb r3,r3
 984 08dc 5B42     	 negs r3,r3
 985 08de DBB2     	 uxtb r3,r3
 986 08e0 05E0     	 b .L58
 987              	.L263:
 988              	 .loc 1 260 0 discriminator 2
 989 08e2 D7E93C01 	 ldrd r0,[r7,#240]
 990 08e6 FFF7FEFF 	 bl __aeabi_d2uiz
 991 08ea 0346     	 mov r3,r0
 992 08ec DBB2     	 uxtb r3,r3
 993              	.L58:
 994              	 .loc 1 260 0 discriminator 4
 995 08ee 634A     	 ldr r2,.L298
 996 08f0 82F84737 	 strb r3,[r2,#1863]
 261:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S84>/Data Type Conversion10' */
 262:../Simulink/Subsystem_OutputData.c **** 
 263:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write4' */
 264:../Simulink/Subsystem_OutputData.c **** /*@>15927*/VCU_DW./*@>1724c*/VAR_OUT_LC_active_bit/*@>6f37*/ = /*@>15406*/VCU_B./*@>17030*/DataType
 997              	 .loc 1 264 0 is_stmt 1 discriminator 4
 998 08f4 614B     	 ldr r3,.L298
 999 08f6 93F84737 	 ldrb r3,[r3,#1863]
 1000 08fa 614A     	 ldr r2,.L298+4
 1001 08fc 82F81F31 	 strb r3,[r2,#287]
 265:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S85>/Factor' */
 266:../Simulink/Subsystem_OutputData.c **** /*@>1540c*/VCU_B./*@>17033*/Factor_b4/*@>6f3f*/ = /*@>13825*/(uint8_T)(/*@>15412*/VCU_B./*@>17036*/
 1002              	 .loc 1 266 0 discriminator 4
 1003 0900 5E4B     	 ldr r3,.L298
 1004 0902 93F88237 	 ldrb r3,[r3,#1922]
 1005 0906 DB01     	 lsls r3,r3,#7
 1006 0908 DBB2     	 uxtb r3,r3
 1007 090a 5C4A     	 ldr r2,.L298
 1008 090c 82F87A37 	 strb r3,[r2,#1914]
 267:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S85>/Add1' */
 268:../Simulink/Subsystem_OutputData.c **** /*@>15418*/VCU_B./*@>17039*/Add1_jg/*@>9893*/ = /*@>13828*/(real_T)/*@>1541e*/VCU_B./*@>1703c*/Fact
 1009              	 .loc 1 268 0 discriminator 4
 1010 0910 5A4B     	 ldr r3,.L298
 1011 0912 93F87A37 	 ldrb r3,[r3,#1914]
 1012 0916 1846     	 mov r0,r3
 1013 0918 FFF7FEFF 	 bl __aeabi_ui2d
 1014 091c 0246     	 mov r2,r0
 1015 091e 0B46     	 mov r3,r1
 1016 0920 1046     	 mov r0,r2
 1017 0922 1946     	 mov r1,r3
 1018 0924 4FF00002 	 mov r2,#0
 1019 0928 4FF07E53 	 mov r3,#1065353216
 1020 092c FFF7FEFF 	 bl __aeabi_dmul
 1021 0930 0246     	 mov r2,r0
 1022 0932 0B46     	 mov r3,r1
 1023 0934 1046     	 mov r0,r2
 1024 0936 1946     	 mov r1,r3
 1025 0938 504B     	 ldr r3,.L298
 1026 093a C3E9EC01 	 strd r0,[r3,#944]
 269:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S85>/Data Type Conversion10' */
 270:../Simulink/Subsystem_OutputData.c **** /*@>131f3*/tmp/*@>131f5*/ = /*@>1484e*/floor(/*@>15424*/VCU_B./*@>1703f*/Add1_jg);
 1027              	 .loc 1 270 0 discriminator 4
 1028 093e 4F4B     	 ldr r3,.L298
 1029 0940 D3E9EC23 	 ldrd r2,[r3,#944]
 1030 0944 1046     	 mov r0,r2
 1031 0946 1946     	 mov r1,r3
 1032 0948 FFF7FEFF 	 bl floor
 1033 094c C7E93C01 	 strd r0,[r7,#240]
 271:../Simulink/Subsystem_OutputData.c **** /*@>13213*/if (/*@>14850*/rtIsNaN(/*@>131f7*/tmp)/*@>13201*/ || /*@>14852*/rtIsInf(/*@>131fc*/tmp))
 1034              	 .loc 1 271 0 discriminator 4
 1035 0950 D7E93C01 	 ldrd r0,[r7,#240]
 1036 0954 FFF7FEFF 	 bl rtIsNaN
 1037 0958 0346     	 mov r3,r0
 1038 095a 002B     	 cmp r3,#0
 1039 095c 06D1     	 bne .L59
 1040              	 .loc 1 271 0 is_stmt 0 discriminator 1
 1041 095e D7E93C01 	 ldrd r0,[r7,#240]
 1042 0962 FFF7FEFF 	 bl rtIsInf
 1043 0966 0346     	 mov r3,r0
 1044 0968 002B     	 cmp r3,#0
 1045 096a 06D0     	 beq .L60
 1046              	.L59:
 272:../Simulink/Subsystem_OutputData.c ****     /*@>13204*/tmp/*@>13206*/ = /*@>13203*/0.0;
 1047              	 .loc 1 272 0 is_stmt 1
 1048 096c 4FF00002 	 mov r2,#0
 1049 0970 4FF00003 	 mov r3,#0
 1050 0974 C7E93C23 	 strd r2,[r7,#240]
 1051 0978 08E0     	 b .L61
 1052              	.L60:
 273:../Simulink/Subsystem_OutputData.c **** } else {
 274:../Simulink/Subsystem_OutputData.c ****     /*@>1320f*/tmp/*@>13211*/ = /*@>14854*/fmod(/*@>13208*/tmp, /*@>1320c*/256.0);
 1053              	 .loc 1 274 0
 1054 097a D7E93C01 	 ldrd r0,[r7,#240]
 1055 097e 4FF00002 	 mov r2,#0
 1056 0982 404B     	 ldr r3,.L298+8
 1057 0984 FFF7FEFF 	 bl fmod
 1058 0988 C7E93C01 	 strd r0,[r7,#240]
 1059              	.L61:
 275:../Simulink/Subsystem_OutputData.c **** }
 276:../Simulink/Subsystem_OutputData.c **** /*@>1542a*/VCU_B./*@>17042*/DataTypeConversion10_p/*@>6f47*/ = /*@>13837*/(uint8_T)(/*@>1321a*/tmp/
 1060              	 .loc 1 276 0
 1061 098c D7E93C01 	 ldrd r0,[r7,#240]
 1062 0990 4FF00002 	 mov r2,#0
 1063 0994 4FF00003 	 mov r3,#0
 1064 0998 FFF7FEFF 	 bl __aeabi_dcmplt
 1065 099c 0346     	 mov r3,r0
 1066 099e 002B     	 cmp r3,#0
 1067 09a0 12D0     	 beq .L264
 1068              	 .loc 1 276 0 is_stmt 0 discriminator 1
 1069 09a2 D7F8F030 	 ldr r3,[r7,#240]
 1070 09a6 C7F8B830 	 str r3,[r7,#184]
 1071 09aa D7F8F430 	 ldr r3,[r7,#244]
 1072 09ae 83F00043 	 eor r3,r3,#-2147483648
 1073 09b2 C7F8BC30 	 str r3,[r7,#188]
 1074 09b6 D7E92E01 	 ldrd r0,[r7,#184]
 1075 09ba FFF7FEFF 	 bl __aeabi_d2uiz
 1076 09be 0346     	 mov r3,r0
 1077 09c0 DBB2     	 uxtb r3,r3
 1078 09c2 5B42     	 negs r3,r3
 1079 09c4 DBB2     	 uxtb r3,r3
 1080 09c6 05E0     	 b .L64
 1081              	.L264:
 1082              	 .loc 1 276 0 discriminator 2
 1083 09c8 D7E93C01 	 ldrd r0,[r7,#240]
 1084 09cc FFF7FEFF 	 bl __aeabi_d2uiz
 1085 09d0 0346     	 mov r3,r0
 1086 09d2 DBB2     	 uxtb r3,r3
 1087              	.L64:
 1088              	 .loc 1 276 0 discriminator 4
 1089 09d4 294A     	 ldr r2,.L298
 1090 09d6 82F84837 	 strb r3,[r2,#1864]
 277:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S85>/Data Type Conversion10' */
 278:../Simulink/Subsystem_OutputData.c **** 
 279:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write5' */
 280:../Simulink/Subsystem_OutputData.c **** /*@>1592d*/VCU_DW./*@>1724f*/VAR_OUT_LC_ready_bit/*@>6f49*/ = /*@>15430*/VCU_B./*@>17045*/DataTypeC
 1091              	 .loc 1 280 0 is_stmt 1 discriminator 4
 1092 09da 284B     	 ldr r3,.L298
 1093 09dc 93F84837 	 ldrb r3,[r3,#1864]
 1094 09e0 274A     	 ldr r2,.L298+4
 1095 09e2 82F82031 	 strb r3,[r2,#288]
 281:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S86>/Add1' */
 282:../Simulink/Subsystem_OutputData.c **** /*@>15436*/VCU_B./*@>17048*/Add1_bq/*@>9898*/ = /*@>1543c*/VCU_B./*@>1704b*/LC_Mdes;
 1096              	 .loc 1 282 0 discriminator 4
 1097 09e6 254B     	 ldr r3,.L298
 1098 09e8 D3E91223 	 ldrd r2,[r3,#72]
 1099 09ec 2349     	 ldr r1,.L298
 1100 09ee C1E9EE23 	 strd r2,[r1,#952]
 283:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S86>/Data Type Conversion10' */
 284:../Simulink/Subsystem_OutputData.c **** /*@>131ab*/tmp/*@>131ad*/ = /*@>14856*/floor(/*@>15442*/VCU_B./*@>1704e*/Add1_bq);
 1101              	 .loc 1 284 0 discriminator 4
 1102 09f2 224B     	 ldr r3,.L298
 1103 09f4 D3E9EE23 	 ldrd r2,[r3,#952]
 1104 09f8 1046     	 mov r0,r2
 1105 09fa 1946     	 mov r1,r3
 1106 09fc FFF7FEFF 	 bl floor
 1107 0a00 C7E93C01 	 strd r0,[r7,#240]
 285:../Simulink/Subsystem_OutputData.c **** /*@>131cb*/if (/*@>14858*/rtIsNaN(/*@>131af*/tmp)/*@>131b9*/ || /*@>1485a*/rtIsInf(/*@>131b4*/tmp))
 1108              	 .loc 1 285 0 discriminator 4
 1109 0a04 D7E93C01 	 ldrd r0,[r7,#240]
 1110 0a08 FFF7FEFF 	 bl rtIsNaN
 1111 0a0c 0346     	 mov r3,r0
 1112 0a0e 002B     	 cmp r3,#0
 1113 0a10 06D1     	 bne .L65
 1114              	 .loc 1 285 0 is_stmt 0 discriminator 1
 1115 0a12 D7E93C01 	 ldrd r0,[r7,#240]
 1116 0a16 FFF7FEFF 	 bl rtIsInf
 1117 0a1a 0346     	 mov r3,r0
 1118 0a1c 002B     	 cmp r3,#0
 1119 0a1e 06D0     	 beq .L66
 1120              	.L65:
 286:../Simulink/Subsystem_OutputData.c ****     /*@>131bc*/tmp/*@>131be*/ = /*@>131bb*/0.0;
 1121              	 .loc 1 286 0 is_stmt 1
 1122 0a20 4FF00002 	 mov r2,#0
 1123 0a24 4FF00003 	 mov r3,#0
 1124 0a28 C7E93C23 	 strd r2,[r7,#240]
 1125 0a2c 08E0     	 b .L67
 1126              	.L66:
 287:../Simulink/Subsystem_OutputData.c **** } else {
 288:../Simulink/Subsystem_OutputData.c ****     /*@>131c7*/tmp/*@>131c9*/ = /*@>1485c*/fmod(/*@>131c0*/tmp, /*@>131c4*/256.0);
 1127              	 .loc 1 288 0
 1128 0a2e D7E93C01 	 ldrd r0,[r7,#240]
 1129 0a32 4FF00002 	 mov r2,#0
 1130 0a36 134B     	 ldr r3,.L298+8
 1131 0a38 FFF7FEFF 	 bl fmod
 1132 0a3c C7E93C01 	 strd r0,[r7,#240]
 1133              	.L67:
 289:../Simulink/Subsystem_OutputData.c **** }
 290:../Simulink/Subsystem_OutputData.c **** /*@>15448*/VCU_B./*@>17051*/DataTypeConversion10_ci/*@>6f51*/ = /*@>1384a*/(uint8_T)(/*@>131d2*/tmp
 1134              	 .loc 1 290 0
 1135 0a40 D7E93C01 	 ldrd r0,[r7,#240]
 1136 0a44 4FF00002 	 mov r2,#0
 1137 0a48 4FF00003 	 mov r3,#0
 1138 0a4c FFF7FEFF 	 bl __aeabi_dcmplt
 1139 0a50 0346     	 mov r3,r0
 1140 0a52 002B     	 cmp r3,#0
 1141 0a54 18D0     	 beq .L265
 1142              	 .loc 1 290 0 is_stmt 0 discriminator 1
 1143 0a56 D7F8F030 	 ldr r3,[r7,#240]
 1144 0a5a C7F8B030 	 str r3,[r7,#176]
 1145 0a5e D7F8F430 	 ldr r3,[r7,#244]
 1146 0a62 83F00043 	 eor r3,r3,#-2147483648
 1147 0a66 C7F8B430 	 str r3,[r7,#180]
 1148 0a6a D7E92C01 	 ldrd r0,[r7,#176]
 1149 0a6e FFF7FEFF 	 bl __aeabi_d2uiz
 1150 0a72 0346     	 mov r3,r0
 1151 0a74 DBB2     	 uxtb r3,r3
 1152 0a76 5B42     	 negs r3,r3
 1153 0a78 DBB2     	 uxtb r3,r3
 1154 0a7a 0BE0     	 b .L70
 1155              	.L299:
 1156              	 .align 2
 1157              	.L298:
 1158 0a7c 00000000 	 .word VCU_B
 1159 0a80 00000000 	 .word VCU_DW
 1160 0a84 00007040 	 .word 1081081856
 1161              	.L265:
 1162              	 .loc 1 290 0 discriminator 2
 1163 0a88 D7E93C01 	 ldrd r0,[r7,#240]
 1164 0a8c FFF7FEFF 	 bl __aeabi_d2uiz
 1165 0a90 0346     	 mov r3,r0
 1166 0a92 DBB2     	 uxtb r3,r3
 1167              	.L70:
 1168              	 .loc 1 290 0 discriminator 4
 1169 0a94 AA4A     	 ldr r2,.L300+8
 1170 0a96 82F84937 	 strb r3,[r2,#1865]
 291:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S86>/Data Type Conversion10' */
 292:../Simulink/Subsystem_OutputData.c **** 
 293:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write6' */
 294:../Simulink/Subsystem_OutputData.c **** /*@>15933*/VCU_DW./*@>17252*/VAR_OUT_LC_Mdes/*@>6f53*/ = /*@>1544e*/VCU_B./*@>17054*/DataTypeConver
 1171              	 .loc 1 294 0 is_stmt 1 discriminator 4
 1172 0a9a A94B     	 ldr r3,.L300+8
 1173 0a9c 93F84937 	 ldrb r3,[r3,#1865]
 1174 0aa0 A84A     	 ldr r2,.L300+12
 1175 0aa2 82F82131 	 strb r3,[r2,#289]
 295:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S87>/Factor' */
 296:../Simulink/Subsystem_OutputData.c **** /*@>15454*/VCU_B./*@>17057*/Factor_n/*@>6f5b*/ = /*@>12ada*/0.1/*@>131a4*/ * /*@>1545a*/VCU_B./*@>1
 1176              	 .loc 1 296 0 discriminator 4
 1177 0aa6 A64B     	 ldr r3,.L300+8
 1178 0aa8 D3E90223 	 ldrd r2,[r3,#8]
 1179 0aac 1046     	 mov r0,r2
 1180 0aae 1946     	 mov r1,r3
 1181 0ab0 A1A3     	 adr r3,.L300
 1182 0ab2 D3E90023 	 ldrd r2,[r3]
 1183 0ab6 FFF7FEFF 	 bl __aeabi_dmul
 1184 0aba 0246     	 mov r2,r0
 1185 0abc 0B46     	 mov r3,r1
 1186 0abe 1046     	 mov r0,r2
 1187 0ac0 1946     	 mov r1,r3
 1188 0ac2 9F4B     	 ldr r3,.L300+8
 1189 0ac4 C3E9F001 	 strd r0,[r3,#960]
 297:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S87>/Add1' */
 298:../Simulink/Subsystem_OutputData.c **** /*@>15460*/VCU_B./*@>1705d*/Add1_io/*@>989d*/ = /*@>15466*/VCU_B./*@>17060*/Factor_n;
 1190              	 .loc 1 298 0 discriminator 4
 1191 0ac8 9D4B     	 ldr r3,.L300+8
 1192 0aca D3E9F023 	 ldrd r2,[r3,#960]
 1193 0ace 9C49     	 ldr r1,.L300+8
 1194 0ad0 C1E9F223 	 strd r2,[r1,#968]
 299:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S87>/Data Type Conversion10' */
 300:../Simulink/Subsystem_OutputData.c **** /*@>1315f*/tmp/*@>13161*/ = /*@>1485e*/floor(/*@>1546c*/VCU_B./*@>17063*/Add1_io);
 1195              	 .loc 1 300 0 discriminator 4
 1196 0ad4 9A4B     	 ldr r3,.L300+8
 1197 0ad6 D3E9F223 	 ldrd r2,[r3,#968]
 1198 0ada 1046     	 mov r0,r2
 1199 0adc 1946     	 mov r1,r3
 1200 0ade FFF7FEFF 	 bl floor
 1201 0ae2 C7E93C01 	 strd r0,[r7,#240]
 301:../Simulink/Subsystem_OutputData.c **** /*@>1317f*/if (/*@>14860*/rtIsNaN(/*@>13163*/tmp)/*@>1316d*/ || /*@>14862*/rtIsInf(/*@>13168*/tmp))
 1202              	 .loc 1 301 0 discriminator 4
 1203 0ae6 D7E93C01 	 ldrd r0,[r7,#240]
 1204 0aea FFF7FEFF 	 bl rtIsNaN
 1205 0aee 0346     	 mov r3,r0
 1206 0af0 002B     	 cmp r3,#0
 1207 0af2 06D1     	 bne .L71
 1208              	 .loc 1 301 0 is_stmt 0 discriminator 1
 1209 0af4 D7E93C01 	 ldrd r0,[r7,#240]
 1210 0af8 FFF7FEFF 	 bl rtIsInf
 1211 0afc 0346     	 mov r3,r0
 1212 0afe 002B     	 cmp r3,#0
 1213 0b00 06D0     	 beq .L72
 1214              	.L71:
 302:../Simulink/Subsystem_OutputData.c ****     /*@>13170*/tmp/*@>13172*/ = /*@>1316f*/0.0;
 1215              	 .loc 1 302 0 is_stmt 1
 1216 0b02 4FF00002 	 mov r2,#0
 1217 0b06 4FF00003 	 mov r3,#0
 1218 0b0a C7E93C23 	 strd r2,[r7,#240]
 1219 0b0e 08E0     	 b .L73
 1220              	.L72:
 303:../Simulink/Subsystem_OutputData.c **** } else {
 304:../Simulink/Subsystem_OutputData.c ****     /*@>1317b*/tmp/*@>1317d*/ = /*@>14864*/fmod(/*@>13174*/tmp, /*@>13178*/256.0);
 1221              	 .loc 1 304 0
 1222 0b10 D7E93C01 	 ldrd r0,[r7,#240]
 1223 0b14 4FF00002 	 mov r2,#0
 1224 0b18 8B4B     	 ldr r3,.L300+16
 1225 0b1a FFF7FEFF 	 bl fmod
 1226 0b1e C7E93C01 	 strd r0,[r7,#240]
 1227              	.L73:
 305:../Simulink/Subsystem_OutputData.c **** }
 306:../Simulink/Subsystem_OutputData.c **** /*@>15472*/VCU_B./*@>17066*/DataTypeConversion10_j/*@>6f63*/ = /*@>1385f*/(uint8_T)(/*@>13186*/tmp/
 1228              	 .loc 1 306 0
 1229 0b22 D7E93C01 	 ldrd r0,[r7,#240]
 1230 0b26 4FF00002 	 mov r2,#0
 1231 0b2a 4FF00003 	 mov r3,#0
 1232 0b2e FFF7FEFF 	 bl __aeabi_dcmplt
 1233 0b32 0346     	 mov r3,r0
 1234 0b34 002B     	 cmp r3,#0
 1235 0b36 12D0     	 beq .L266
 1236              	 .loc 1 306 0 is_stmt 0 discriminator 1
 1237 0b38 D7F8F030 	 ldr r3,[r7,#240]
 1238 0b3c C7F8A830 	 str r3,[r7,#168]
 1239 0b40 D7F8F430 	 ldr r3,[r7,#244]
 1240 0b44 83F00043 	 eor r3,r3,#-2147483648
 1241 0b48 C7F8AC30 	 str r3,[r7,#172]
 1242 0b4c D7E92A01 	 ldrd r0,[r7,#168]
 1243 0b50 FFF7FEFF 	 bl __aeabi_d2uiz
 1244 0b54 0346     	 mov r3,r0
 1245 0b56 DBB2     	 uxtb r3,r3
 1246 0b58 5B42     	 negs r3,r3
 1247 0b5a DBB2     	 uxtb r3,r3
 1248 0b5c 05E0     	 b .L76
 1249              	.L266:
 1250              	 .loc 1 306 0 discriminator 2
 1251 0b5e D7E93C01 	 ldrd r0,[r7,#240]
 1252 0b62 FFF7FEFF 	 bl __aeabi_d2uiz
 1253 0b66 0346     	 mov r3,r0
 1254 0b68 DBB2     	 uxtb r3,r3
 1255              	.L76:
 1256              	 .loc 1 306 0 discriminator 4
 1257 0b6a 754A     	 ldr r2,.L300+8
 1258 0b6c 82F84A37 	 strb r3,[r2,#1866]
 307:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S87>/Data Type Conversion10' */
 308:../Simulink/Subsystem_OutputData.c **** 
 309:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S66>/Data Store Write7' */
 310:../Simulink/Subsystem_OutputData.c **** /*@>15939*/VCU_DW./*@>17255*/VAR_OUT_LC_Fnr/*@>6f65*/ = /*@>15478*/VCU_B./*@>17069*/DataTypeConvers
 1259              	 .loc 1 310 0 is_stmt 1 discriminator 4
 1260 0b70 734B     	 ldr r3,.L300+8
 1261 0b72 93F84A37 	 ldrb r3,[r3,#1866]
 1262 0b76 734A     	 ldr r2,.L300+12
 1263 0b78 82F82231 	 strb r3,[r2,#290]
 311:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S74>/Add1' */
 312:../Simulink/Subsystem_OutputData.c **** /*@>1547e*/VCU_B./*@>1706c*/Add1_p/*@>98a2*/ = /*@>15484*/VCU_B./*@>1706f*/ABS_switchstate;
 1264              	 .loc 1 312 0 discriminator 4
 1265 0b7c 704B     	 ldr r3,.L300+8
 1266 0b7e 03F59A63 	 add r3,r3,#1232
 1267 0b82 D3E90023 	 ldrd r2,[r3]
 1268 0b86 6E49     	 ldr r1,.L300+8
 1269 0b88 C1E9F423 	 strd r2,[r1,#976]
 313:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S74>/Data Type Conversion10' */
 314:../Simulink/Subsystem_OutputData.c **** /*@>13117*/tmp/*@>13119*/ = /*@>14866*/floor(/*@>1548a*/VCU_B./*@>17072*/Add1_p);
 1270              	 .loc 1 314 0 discriminator 4
 1271 0b8c 6C4B     	 ldr r3,.L300+8
 1272 0b8e D3E9F423 	 ldrd r2,[r3,#976]
 1273 0b92 1046     	 mov r0,r2
 1274 0b94 1946     	 mov r1,r3
 1275 0b96 FFF7FEFF 	 bl floor
 1276 0b9a C7E93C01 	 strd r0,[r7,#240]
 315:../Simulink/Subsystem_OutputData.c **** /*@>13137*/if (/*@>14868*/rtIsNaN(/*@>1311b*/tmp)/*@>13125*/ || /*@>1486a*/rtIsInf(/*@>13120*/tmp))
 1277              	 .loc 1 315 0 discriminator 4
 1278 0b9e D7E93C01 	 ldrd r0,[r7,#240]
 1279 0ba2 FFF7FEFF 	 bl rtIsNaN
 1280 0ba6 0346     	 mov r3,r0
 1281 0ba8 002B     	 cmp r3,#0
 1282 0baa 06D1     	 bne .L77
 1283              	 .loc 1 315 0 is_stmt 0 discriminator 1
 1284 0bac D7E93C01 	 ldrd r0,[r7,#240]
 1285 0bb0 FFF7FEFF 	 bl rtIsInf
 1286 0bb4 0346     	 mov r3,r0
 1287 0bb6 002B     	 cmp r3,#0
 1288 0bb8 06D0     	 beq .L78
 1289              	.L77:
 316:../Simulink/Subsystem_OutputData.c ****     /*@>13128*/tmp/*@>1312a*/ = /*@>13127*/0.0;
 1290              	 .loc 1 316 0 is_stmt 1
 1291 0bba 4FF00002 	 mov r2,#0
 1292 0bbe 4FF00003 	 mov r3,#0
 1293 0bc2 C7E93C23 	 strd r2,[r7,#240]
 1294 0bc6 08E0     	 b .L79
 1295              	.L78:
 317:../Simulink/Subsystem_OutputData.c **** } else {
 318:../Simulink/Subsystem_OutputData.c ****     /*@>13133*/tmp/*@>13135*/ = /*@>1486c*/fmod(/*@>1312c*/tmp, /*@>13130*/256.0);
 1296              	 .loc 1 318 0
 1297 0bc8 D7E93C01 	 ldrd r0,[r7,#240]
 1298 0bcc 4FF00002 	 mov r2,#0
 1299 0bd0 5D4B     	 ldr r3,.L300+16
 1300 0bd2 FFF7FEFF 	 bl fmod
 1301 0bd6 C7E93C01 	 strd r0,[r7,#240]
 1302              	.L79:
 319:../Simulink/Subsystem_OutputData.c **** }
 320:../Simulink/Subsystem_OutputData.c **** /*@>15490*/VCU_B./*@>17075*/DataTypeConversion10_o3/*@>6f6d*/ = /*@>13872*/(uint8_T)(/*@>1313e*/tmp
 1303              	 .loc 1 320 0
 1304 0bda D7E93C01 	 ldrd r0,[r7,#240]
 1305 0bde 4FF00002 	 mov r2,#0
 1306 0be2 4FF00003 	 mov r3,#0
 1307 0be6 FFF7FEFF 	 bl __aeabi_dcmplt
 1308 0bea 0346     	 mov r3,r0
 1309 0bec 002B     	 cmp r3,#0
 1310 0bee 12D0     	 beq .L267
 1311              	 .loc 1 320 0 is_stmt 0 discriminator 1
 1312 0bf0 D7F8F030 	 ldr r3,[r7,#240]
 1313 0bf4 C7F8A030 	 str r3,[r7,#160]
 1314 0bf8 D7F8F430 	 ldr r3,[r7,#244]
 1315 0bfc 83F00043 	 eor r3,r3,#-2147483648
 1316 0c00 C7F8A430 	 str r3,[r7,#164]
 1317 0c04 D7E92801 	 ldrd r0,[r7,#160]
 1318 0c08 FFF7FEFF 	 bl __aeabi_d2uiz
 1319 0c0c 0346     	 mov r3,r0
 1320 0c0e DBB2     	 uxtb r3,r3
 1321 0c10 5B42     	 negs r3,r3
 1322 0c12 DBB2     	 uxtb r3,r3
 1323 0c14 05E0     	 b .L82
 1324              	.L267:
 1325              	 .loc 1 320 0 discriminator 2
 1326 0c16 D7E93C01 	 ldrd r0,[r7,#240]
 1327 0c1a FFF7FEFF 	 bl __aeabi_d2uiz
 1328 0c1e 0346     	 mov r3,r0
 1329 0c20 DBB2     	 uxtb r3,r3
 1330              	.L82:
 1331              	 .loc 1 320 0 discriminator 4
 1332 0c22 474A     	 ldr r2,.L300+8
 1333 0c24 82F84B37 	 strb r3,[r2,#1867]
 321:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S74>/Data Type Conversion10' */
 322:../Simulink/Subsystem_OutputData.c **** 
 323:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S65>/Data Store Write' */
 324:../Simulink/Subsystem_OutputData.c **** /*@>1593f*/VCU_DW./*@>17258*/VAR_OUT_ABS_switchstate/*@>6f6f*/ = /*@>15496*/VCU_B./*@>17078*/DataTy
 1334              	 .loc 1 324 0 is_stmt 1 discriminator 4
 1335 0c28 454B     	 ldr r3,.L300+8
 1336 0c2a 93F84B37 	 ldrb r3,[r3,#1867]
 1337 0c2e 454A     	 ldr r2,.L300+12
 1338 0c30 82F82331 	 strb r3,[r2,#291]
 325:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S75>/Add1' */
 326:../Simulink/Subsystem_OutputData.c **** /*@>1549c*/VCU_B./*@>1707b*/Add1_c/*@>98a7*/ = /*@>154a2*/VCU_B./*@>1707e*/Add1_m;
 1339              	 .loc 1 326 0 discriminator 4
 1340 0c34 424B     	 ldr r3,.L300+8
 1341 0c36 03F59863 	 add r3,r3,#1216
 1342 0c3a D3E90023 	 ldrd r2,[r3]
 1343 0c3e 4049     	 ldr r1,.L300+8
 1344 0c40 C1E9F623 	 strd r2,[r1,#984]
 327:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S75>/Data Type Conversion10' */
 328:../Simulink/Subsystem_OutputData.c **** /*@>130cf*/tmp/*@>130d1*/ = /*@>1486e*/floor(/*@>154a8*/VCU_B./*@>17081*/Add1_c);
 1345              	 .loc 1 328 0 discriminator 4
 1346 0c44 3E4B     	 ldr r3,.L300+8
 1347 0c46 D3E9F623 	 ldrd r2,[r3,#984]
 1348 0c4a 1046     	 mov r0,r2
 1349 0c4c 1946     	 mov r1,r3
 1350 0c4e FFF7FEFF 	 bl floor
 1351 0c52 C7E93C01 	 strd r0,[r7,#240]
 329:../Simulink/Subsystem_OutputData.c **** /*@>130ef*/if (/*@>14870*/rtIsNaN(/*@>130d3*/tmp)/*@>130dd*/ || /*@>14872*/rtIsInf(/*@>130d8*/tmp))
 1352              	 .loc 1 329 0 discriminator 4
 1353 0c56 D7E93C01 	 ldrd r0,[r7,#240]
 1354 0c5a FFF7FEFF 	 bl rtIsNaN
 1355 0c5e 0346     	 mov r3,r0
 1356 0c60 002B     	 cmp r3,#0
 1357 0c62 06D1     	 bne .L83
 1358              	 .loc 1 329 0 is_stmt 0 discriminator 1
 1359 0c64 D7E93C01 	 ldrd r0,[r7,#240]
 1360 0c68 FFF7FEFF 	 bl rtIsInf
 1361 0c6c 0346     	 mov r3,r0
 1362 0c6e 002B     	 cmp r3,#0
 1363 0c70 06D0     	 beq .L84
 1364              	.L83:
 330:../Simulink/Subsystem_OutputData.c ****     /*@>130e0*/tmp/*@>130e2*/ = /*@>130df*/0.0;
 1365              	 .loc 1 330 0 is_stmt 1
 1366 0c72 4FF00002 	 mov r2,#0
 1367 0c76 4FF00003 	 mov r3,#0
 1368 0c7a C7E93C23 	 strd r2,[r7,#240]
 1369 0c7e 08E0     	 b .L85
 1370              	.L84:
 331:../Simulink/Subsystem_OutputData.c **** } else {
 332:../Simulink/Subsystem_OutputData.c ****     /*@>130eb*/tmp/*@>130ed*/ = /*@>14874*/fmod(/*@>130e4*/tmp, /*@>130e8*/65536.0);
 1371              	 .loc 1 332 0
 1372 0c80 D7E93C01 	 ldrd r0,[r7,#240]
 1373 0c84 4FF00002 	 mov r2,#0
 1374 0c88 304B     	 ldr r3,.L300+20
 1375 0c8a FFF7FEFF 	 bl fmod
 1376 0c8e C7E93C01 	 strd r0,[r7,#240]
 1377              	.L85:
 333:../Simulink/Subsystem_OutputData.c **** }
 334:../Simulink/Subsystem_OutputData.c **** /*@>154ae*/VCU_B./*@>17084*/DataTypeConversion10_h/*@>6f77*/ = /*@>13885*/(uint16_T)(/*@>130f6*/tmp
 1378              	 .loc 1 334 0
 1379 0c92 D7E93C01 	 ldrd r0,[r7,#240]
 1380 0c96 4FF00002 	 mov r2,#0
 1381 0c9a 4FF00003 	 mov r3,#0
 1382 0c9e FFF7FEFF 	 bl __aeabi_dcmplt
 1383 0ca2 0346     	 mov r3,r0
 1384 0ca4 002B     	 cmp r3,#0
 1385 0ca6 12D0     	 beq .L268
 1386              	 .loc 1 334 0 is_stmt 0 discriminator 1
 1387 0ca8 D7F8F030 	 ldr r3,[r7,#240]
 1388 0cac C7F89830 	 str r3,[r7,#152]
 1389 0cb0 D7F8F430 	 ldr r3,[r7,#244]
 1390 0cb4 83F00043 	 eor r3,r3,#-2147483648
 1391 0cb8 C7F89C30 	 str r3,[r7,#156]
 1392 0cbc D7E92601 	 ldrd r0,[r7,#152]
 1393 0cc0 FFF7FEFF 	 bl __aeabi_d2uiz
 1394 0cc4 0346     	 mov r3,r0
 1395 0cc6 9BB2     	 uxth r3,r3
 1396 0cc8 5B42     	 negs r3,r3
 1397 0cca 9BB2     	 uxth r3,r3
 1398 0ccc 05E0     	 b .L88
 1399              	.L268:
 1400              	 .loc 1 334 0 discriminator 2
 1401 0cce D7E93C01 	 ldrd r0,[r7,#240]
 1402 0cd2 FFF7FEFF 	 bl __aeabi_d2uiz
 1403 0cd6 0346     	 mov r3,r0
 1404 0cd8 9BB2     	 uxth r3,r3
 1405              	.L88:
 1406              	 .loc 1 334 0 discriminator 4
 1407 0cda 194A     	 ldr r2,.L300+8
 1408 0cdc A2F80237 	 strh r3,[r2,#1794]
 335:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S75>/Data Type Conversion10' */
 336:../Simulink/Subsystem_OutputData.c **** 
 337:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S65>/Data Store Write1' */
 338:../Simulink/Subsystem_OutputData.c **** /*@>15945*/VCU_DW./*@>1725b*/VAR_OUT_p_brake_F/*@>6f79*/ = /*@>154b4*/VCU_B./*@>17087*/DataTypeConv
 1409              	 .loc 1 338 0 is_stmt 1 discriminator 4
 1410 0ce0 174B     	 ldr r3,.L300+8
 1411 0ce2 B3F80237 	 ldrh r3,[r3,#1794]
 1412 0ce6 174A     	 ldr r2,.L300+12
 1413 0ce8 A2F8CA30 	 strh r3,[r2,#202]
 339:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S76>/Add1' */
 340:../Simulink/Subsystem_OutputData.c **** /*@>154ba*/VCU_B./*@>1708a*/Add1_js/*@>98ac*/ = /*@>154c0*/VCU_B./*@>1708d*/ABS_BL_switch;
 1414              	 .loc 1 340 0 discriminator 4
 1415 0cec 144B     	 ldr r3,.L300+8
 1416 0cee 03F59963 	 add r3,r3,#1224
 1417 0cf2 D3E90023 	 ldrd r2,[r3]
 1418 0cf6 1249     	 ldr r1,.L300+8
 1419 0cf8 C1E9F823 	 strd r2,[r1,#992]
 341:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S76>/Data Type Conversion10' */
 342:../Simulink/Subsystem_OutputData.c **** /*@>13087*/tmp/*@>13089*/ = /*@>14876*/floor(/*@>154c6*/VCU_B./*@>17090*/Add1_js);
 1420              	 .loc 1 342 0 discriminator 4
 1421 0cfc 104B     	 ldr r3,.L300+8
 1422 0cfe D3E9F823 	 ldrd r2,[r3,#992]
 1423 0d02 1046     	 mov r0,r2
 1424 0d04 1946     	 mov r1,r3
 1425 0d06 FFF7FEFF 	 bl floor
 1426 0d0a C7E93C01 	 strd r0,[r7,#240]
 343:../Simulink/Subsystem_OutputData.c **** /*@>130a7*/if (/*@>14878*/rtIsNaN(/*@>1308b*/tmp)/*@>13095*/ || /*@>1487a*/rtIsInf(/*@>13090*/tmp))
 1427              	 .loc 1 343 0 discriminator 4
 1428 0d0e D7E93C01 	 ldrd r0,[r7,#240]
 1429 0d12 FFF7FEFF 	 bl rtIsNaN
 1430 0d16 0346     	 mov r3,r0
 1431 0d18 002B     	 cmp r3,#0
 1432 0d1a 06D1     	 bne .L89
 1433              	 .loc 1 343 0 is_stmt 0 discriminator 1
 1434 0d1c D7E93C01 	 ldrd r0,[r7,#240]
 1435 0d20 FFF7FEFF 	 bl rtIsInf
 1436 0d24 0346     	 mov r3,r0
 1437 0d26 002B     	 cmp r3,#0
 1438 0d28 12D0     	 beq .L90
 1439              	.L89:
 344:../Simulink/Subsystem_OutputData.c ****     /*@>13098*/tmp/*@>1309a*/ = /*@>13097*/0.0;
 1440              	 .loc 1 344 0 is_stmt 1
 1441 0d2a 4FF00002 	 mov r2,#0
 1442 0d2e 4FF00003 	 mov r3,#0
 1443 0d32 C7E93C23 	 strd r2,[r7,#240]
 1444 0d36 14E0     	 b .L91
 1445              	.L301:
 1446              	 .align 3
 1447              	.L300:
 1448 0d38 9A999999 	 .word -1717986918
 1449 0d3c 9999B93F 	 .word 1069128089
 1450 0d40 00000000 	 .word VCU_B
 1451 0d44 00000000 	 .word VCU_DW
 1452 0d48 00007040 	 .word 1081081856
 1453 0d4c 0000F040 	 .word 1089470464
 1454              	.L90:
 345:../Simulink/Subsystem_OutputData.c **** } else {
 346:../Simulink/Subsystem_OutputData.c ****     /*@>130a3*/tmp/*@>130a5*/ = /*@>1487c*/fmod(/*@>1309c*/tmp, /*@>130a0*/256.0);
 1455              	 .loc 1 346 0
 1456 0d50 D7E93C01 	 ldrd r0,[r7,#240]
 1457 0d54 4FF00002 	 mov r2,#0
 1458 0d58 9A4B     	 ldr r3,.L302
 1459 0d5a FFF7FEFF 	 bl fmod
 1460 0d5e C7E93C01 	 strd r0,[r7,#240]
 1461              	.L91:
 347:../Simulink/Subsystem_OutputData.c **** }
 348:../Simulink/Subsystem_OutputData.c **** /*@>154cc*/VCU_B./*@>17093*/DataTypeConversion10_ok/*@>6f81*/ = /*@>13898*/(uint8_T)(/*@>130ae*/tmp
 1462              	 .loc 1 348 0
 1463 0d62 D7E93C01 	 ldrd r0,[r7,#240]
 1464 0d66 4FF00002 	 mov r2,#0
 1465 0d6a 4FF00003 	 mov r3,#0
 1466 0d6e FFF7FEFF 	 bl __aeabi_dcmplt
 1467 0d72 0346     	 mov r3,r0
 1468 0d74 002B     	 cmp r3,#0
 1469 0d76 12D0     	 beq .L269
 1470              	 .loc 1 348 0 is_stmt 0 discriminator 1
 1471 0d78 D7F8F030 	 ldr r3,[r7,#240]
 1472 0d7c C7F89030 	 str r3,[r7,#144]
 1473 0d80 D7F8F430 	 ldr r3,[r7,#244]
 1474 0d84 83F00043 	 eor r3,r3,#-2147483648
 1475 0d88 C7F89430 	 str r3,[r7,#148]
 1476 0d8c D7E92401 	 ldrd r0,[r7,#144]
 1477 0d90 FFF7FEFF 	 bl __aeabi_d2uiz
 1478 0d94 0346     	 mov r3,r0
 1479 0d96 DBB2     	 uxtb r3,r3
 1480 0d98 5B42     	 negs r3,r3
 1481 0d9a DBB2     	 uxtb r3,r3
 1482 0d9c 05E0     	 b .L94
 1483              	.L269:
 1484              	 .loc 1 348 0 discriminator 2
 1485 0d9e D7E93C01 	 ldrd r0,[r7,#240]
 1486 0da2 FFF7FEFF 	 bl __aeabi_d2uiz
 1487 0da6 0346     	 mov r3,r0
 1488 0da8 DBB2     	 uxtb r3,r3
 1489              	.L94:
 1490              	 .loc 1 348 0 discriminator 4
 1491 0daa 874A     	 ldr r2,.L302+4
 1492 0dac 82F84C37 	 strb r3,[r2,#1868]
 349:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S76>/Data Type Conversion10' */
 350:../Simulink/Subsystem_OutputData.c **** 
 351:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S65>/Data Store Write2' */
 352:../Simulink/Subsystem_OutputData.c **** /*@>1594b*/VCU_DW./*@>1725e*/VAR_OUT_ABS_BL_switch/*@>6f83*/ = /*@>154d2*/VCU_B./*@>17096*/DataType
 1493              	 .loc 1 352 0 is_stmt 1 discriminator 4
 1494 0db0 854B     	 ldr r3,.L302+4
 1495 0db2 93F84C37 	 ldrb r3,[r3,#1868]
 1496 0db6 854A     	 ldr r2,.L302+8
 1497 0db8 82F82431 	 strb r3,[r2,#292]
 353:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S77>/Add1' */
 354:../Simulink/Subsystem_OutputData.c **** /*@>154d8*/VCU_B./*@>17099*/Add1_ak/*@>98b1*/ = /*@>154de*/VCU_B./*@>1709c*/ABS_active;
 1498              	 .loc 1 354 0 discriminator 4
 1499 0dbc 824B     	 ldr r3,.L302+4
 1500 0dbe 03F59C63 	 add r3,r3,#1248
 1501 0dc2 D3E90023 	 ldrd r2,[r3]
 1502 0dc6 8049     	 ldr r1,.L302+4
 1503 0dc8 C1E9FA23 	 strd r2,[r1,#1000]
 355:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S77>/Data Type Conversion10' */
 356:../Simulink/Subsystem_OutputData.c **** /*@>1303f*/tmp/*@>13041*/ = /*@>1487e*/floor(/*@>154e4*/VCU_B./*@>1709f*/Add1_ak);
 1504              	 .loc 1 356 0 discriminator 4
 1505 0dcc 7E4B     	 ldr r3,.L302+4
 1506 0dce D3E9FA23 	 ldrd r2,[r3,#1000]
 1507 0dd2 1046     	 mov r0,r2
 1508 0dd4 1946     	 mov r1,r3
 1509 0dd6 FFF7FEFF 	 bl floor
 1510 0dda C7E93C01 	 strd r0,[r7,#240]
 357:../Simulink/Subsystem_OutputData.c **** /*@>1305f*/if (/*@>14880*/rtIsNaN(/*@>13043*/tmp)/*@>1304d*/ || /*@>14882*/rtIsInf(/*@>13048*/tmp))
 1511              	 .loc 1 357 0 discriminator 4
 1512 0dde D7E93C01 	 ldrd r0,[r7,#240]
 1513 0de2 FFF7FEFF 	 bl rtIsNaN
 1514 0de6 0346     	 mov r3,r0
 1515 0de8 002B     	 cmp r3,#0
 1516 0dea 06D1     	 bne .L95
 1517              	 .loc 1 357 0 is_stmt 0 discriminator 1
 1518 0dec D7E93C01 	 ldrd r0,[r7,#240]
 1519 0df0 FFF7FEFF 	 bl rtIsInf
 1520 0df4 0346     	 mov r3,r0
 1521 0df6 002B     	 cmp r3,#0
 1522 0df8 06D0     	 beq .L96
 1523              	.L95:
 358:../Simulink/Subsystem_OutputData.c ****     /*@>13050*/tmp/*@>13052*/ = /*@>1304f*/0.0;
 1524              	 .loc 1 358 0 is_stmt 1
 1525 0dfa 4FF00002 	 mov r2,#0
 1526 0dfe 4FF00003 	 mov r3,#0
 1527 0e02 C7E93C23 	 strd r2,[r7,#240]
 1528 0e06 08E0     	 b .L97
 1529              	.L96:
 359:../Simulink/Subsystem_OutputData.c **** } else {
 360:../Simulink/Subsystem_OutputData.c ****     /*@>1305b*/tmp/*@>1305d*/ = /*@>14884*/fmod(/*@>13054*/tmp, /*@>13058*/256.0);
 1530              	 .loc 1 360 0
 1531 0e08 D7E93C01 	 ldrd r0,[r7,#240]
 1532 0e0c 4FF00002 	 mov r2,#0
 1533 0e10 6C4B     	 ldr r3,.L302
 1534 0e12 FFF7FEFF 	 bl fmod
 1535 0e16 C7E93C01 	 strd r0,[r7,#240]
 1536              	.L97:
 361:../Simulink/Subsystem_OutputData.c **** }
 362:../Simulink/Subsystem_OutputData.c **** /*@>154ea*/VCU_B./*@>170a2*/DataTypeConversion10_ah/*@>6f8b*/ = /*@>138ab*/(uint8_T)(/*@>13066*/tmp
 1537              	 .loc 1 362 0
 1538 0e1a D7E93C01 	 ldrd r0,[r7,#240]
 1539 0e1e 4FF00002 	 mov r2,#0
 1540 0e22 4FF00003 	 mov r3,#0
 1541 0e26 FFF7FEFF 	 bl __aeabi_dcmplt
 1542 0e2a 0346     	 mov r3,r0
 1543 0e2c 002B     	 cmp r3,#0
 1544 0e2e 12D0     	 beq .L270
 1545              	 .loc 1 362 0 is_stmt 0 discriminator 1
 1546 0e30 D7F8F030 	 ldr r3,[r7,#240]
 1547 0e34 C7F88830 	 str r3,[r7,#136]
 1548 0e38 D7F8F430 	 ldr r3,[r7,#244]
 1549 0e3c 83F00043 	 eor r3,r3,#-2147483648
 1550 0e40 C7F88C30 	 str r3,[r7,#140]
 1551 0e44 D7E92201 	 ldrd r0,[r7,#136]
 1552 0e48 FFF7FEFF 	 bl __aeabi_d2uiz
 1553 0e4c 0346     	 mov r3,r0
 1554 0e4e DBB2     	 uxtb r3,r3
 1555 0e50 5B42     	 negs r3,r3
 1556 0e52 DBB2     	 uxtb r3,r3
 1557 0e54 05E0     	 b .L100
 1558              	.L270:
 1559              	 .loc 1 362 0 discriminator 2
 1560 0e56 D7E93C01 	 ldrd r0,[r7,#240]
 1561 0e5a FFF7FEFF 	 bl __aeabi_d2uiz
 1562 0e5e 0346     	 mov r3,r0
 1563 0e60 DBB2     	 uxtb r3,r3
 1564              	.L100:
 1565              	 .loc 1 362 0 discriminator 4
 1566 0e62 594A     	 ldr r2,.L302+4
 1567 0e64 82F84D37 	 strb r3,[r2,#1869]
 363:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S77>/Data Type Conversion10' */
 364:../Simulink/Subsystem_OutputData.c **** 
 365:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S65>/Data Store Write3' */
 366:../Simulink/Subsystem_OutputData.c **** /*@>15951*/VCU_DW./*@>17261*/VAR_OUT_ABS_active/*@>6f8d*/ = /*@>154f0*/VCU_B./*@>170a5*/DataTypeCon
 1568              	 .loc 1 366 0 is_stmt 1 discriminator 4
 1569 0e68 574B     	 ldr r3,.L302+4
 1570 0e6a 93F84D37 	 ldrb r3,[r3,#1869]
 1571 0e6e 574A     	 ldr r2,.L302+8
 1572 0e70 82F82531 	 strb r3,[r2,#293]
 367:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S78>/Add1' */
 368:../Simulink/Subsystem_OutputData.c **** /*@>154f6*/VCU_B./*@>170a8*/Add1_n4/*@>98b6*/ = /*@>154fc*/VCU_B./*@>170ab*/ABS_EBD_Lamp;
 1573              	 .loc 1 368 0 discriminator 4
 1574 0e74 544B     	 ldr r3,.L302+4
 1575 0e76 03F59B63 	 add r3,r3,#1240
 1576 0e7a D3E90023 	 ldrd r2,[r3]
 1577 0e7e 5249     	 ldr r1,.L302+4
 1578 0e80 C1E9FC23 	 strd r2,[r1,#1008]
 369:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S78>/Data Type Conversion10' */
 370:../Simulink/Subsystem_OutputData.c **** /*@>12ff7*/tmp/*@>12ff9*/ = /*@>14886*/floor(/*@>15502*/VCU_B./*@>170ae*/Add1_n4);
 1579              	 .loc 1 370 0 discriminator 4
 1580 0e84 504B     	 ldr r3,.L302+4
 1581 0e86 D3E9FC23 	 ldrd r2,[r3,#1008]
 1582 0e8a 1046     	 mov r0,r2
 1583 0e8c 1946     	 mov r1,r3
 1584 0e8e FFF7FEFF 	 bl floor
 1585 0e92 C7E93C01 	 strd r0,[r7,#240]
 371:../Simulink/Subsystem_OutputData.c **** /*@>13017*/if (/*@>14888*/rtIsNaN(/*@>12ffb*/tmp)/*@>13005*/ || /*@>1488a*/rtIsInf(/*@>13000*/tmp))
 1586              	 .loc 1 371 0 discriminator 4
 1587 0e96 D7E93C01 	 ldrd r0,[r7,#240]
 1588 0e9a FFF7FEFF 	 bl rtIsNaN
 1589 0e9e 0346     	 mov r3,r0
 1590 0ea0 002B     	 cmp r3,#0
 1591 0ea2 06D1     	 bne .L101
 1592              	 .loc 1 371 0 is_stmt 0 discriminator 1
 1593 0ea4 D7E93C01 	 ldrd r0,[r7,#240]
 1594 0ea8 FFF7FEFF 	 bl rtIsInf
 1595 0eac 0346     	 mov r3,r0
 1596 0eae 002B     	 cmp r3,#0
 1597 0eb0 06D0     	 beq .L102
 1598              	.L101:
 372:../Simulink/Subsystem_OutputData.c ****     /*@>13008*/tmp/*@>1300a*/ = /*@>13007*/0.0;
 1599              	 .loc 1 372 0 is_stmt 1
 1600 0eb2 4FF00002 	 mov r2,#0
 1601 0eb6 4FF00003 	 mov r3,#0
 1602 0eba C7E93C23 	 strd r2,[r7,#240]
 1603 0ebe 08E0     	 b .L103
 1604              	.L102:
 373:../Simulink/Subsystem_OutputData.c **** } else {
 374:../Simulink/Subsystem_OutputData.c ****     /*@>13013*/tmp/*@>13015*/ = /*@>1488c*/fmod(/*@>1300c*/tmp, /*@>13010*/256.0);
 1605              	 .loc 1 374 0
 1606 0ec0 D7E93C01 	 ldrd r0,[r7,#240]
 1607 0ec4 4FF00002 	 mov r2,#0
 1608 0ec8 3E4B     	 ldr r3,.L302
 1609 0eca FFF7FEFF 	 bl fmod
 1610 0ece C7E93C01 	 strd r0,[r7,#240]
 1611              	.L103:
 375:../Simulink/Subsystem_OutputData.c **** }
 376:../Simulink/Subsystem_OutputData.c **** /*@>15508*/VCU_B./*@>170b1*/DataTypeConversion10_d/*@>6f95*/ = /*@>138be*/(uint8_T)(/*@>1301e*/tmp/
 1612              	 .loc 1 376 0
 1613 0ed2 D7E93C01 	 ldrd r0,[r7,#240]
 1614 0ed6 4FF00002 	 mov r2,#0
 1615 0eda 4FF00003 	 mov r3,#0
 1616 0ede FFF7FEFF 	 bl __aeabi_dcmplt
 1617 0ee2 0346     	 mov r3,r0
 1618 0ee4 002B     	 cmp r3,#0
 1619 0ee6 12D0     	 beq .L271
 1620              	 .loc 1 376 0 is_stmt 0 discriminator 1
 1621 0ee8 D7F8F030 	 ldr r3,[r7,#240]
 1622 0eec C7F88030 	 str r3,[r7,#128]
 1623 0ef0 D7F8F430 	 ldr r3,[r7,#244]
 1624 0ef4 83F00043 	 eor r3,r3,#-2147483648
 1625 0ef8 C7F88430 	 str r3,[r7,#132]
 1626 0efc D7E92001 	 ldrd r0,[r7,#128]
 1627 0f00 FFF7FEFF 	 bl __aeabi_d2uiz
 1628 0f04 0346     	 mov r3,r0
 1629 0f06 DBB2     	 uxtb r3,r3
 1630 0f08 5B42     	 negs r3,r3
 1631 0f0a DBB2     	 uxtb r3,r3
 1632 0f0c 05E0     	 b .L106
 1633              	.L271:
 1634              	 .loc 1 376 0 discriminator 2
 1635 0f0e D7E93C01 	 ldrd r0,[r7,#240]
 1636 0f12 FFF7FEFF 	 bl __aeabi_d2uiz
 1637 0f16 0346     	 mov r3,r0
 1638 0f18 DBB2     	 uxtb r3,r3
 1639              	.L106:
 1640              	 .loc 1 376 0 discriminator 4
 1641 0f1a 2B4A     	 ldr r2,.L302+4
 1642 0f1c 82F84E37 	 strb r3,[r2,#1870]
 377:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S78>/Data Type Conversion10' */
 378:../Simulink/Subsystem_OutputData.c **** 
 379:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S65>/Data Store Write4' */
 380:../Simulink/Subsystem_OutputData.c **** /*@>15957*/VCU_DW./*@>17264*/VAR_OUT_ABS_EBD_Lamp/*@>6f97*/ = /*@>1550e*/VCU_B./*@>170b4*/DataTypeC
 1643              	 .loc 1 380 0 is_stmt 1 discriminator 4
 1644 0f20 294B     	 ldr r3,.L302+4
 1645 0f22 93F84E37 	 ldrb r3,[r3,#1870]
 1646 0f26 294A     	 ldr r2,.L302+8
 1647 0f28 82F82631 	 strb r3,[r2,#294]
 381:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S79>/Add1' */
 382:../Simulink/Subsystem_OutputData.c **** /*@>15514*/VCU_B./*@>170b7*/Add1_h/*@>98bb*/ = /*@>1551a*/VCU_B./*@>170ba*/ABS_Lamp;
 1648              	 .loc 1 382 0 discriminator 4
 1649 0f2c 264B     	 ldr r3,.L302+4
 1650 0f2e 03F59D63 	 add r3,r3,#1256
 1651 0f32 D3E90023 	 ldrd r2,[r3]
 1652 0f36 2449     	 ldr r1,.L302+4
 1653 0f38 C1E9FE23 	 strd r2,[r1,#1016]
 383:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S79>/Data Type Conversion10' */
 384:../Simulink/Subsystem_OutputData.c **** /*@>12faf*/tmp/*@>12fb1*/ = /*@>1488e*/floor(/*@>15520*/VCU_B./*@>170bd*/Add1_h);
 1654              	 .loc 1 384 0 discriminator 4
 1655 0f3c 224B     	 ldr r3,.L302+4
 1656 0f3e D3E9FE23 	 ldrd r2,[r3,#1016]
 1657 0f42 1046     	 mov r0,r2
 1658 0f44 1946     	 mov r1,r3
 1659 0f46 FFF7FEFF 	 bl floor
 1660 0f4a C7E93C01 	 strd r0,[r7,#240]
 385:../Simulink/Subsystem_OutputData.c **** /*@>12fcf*/if (/*@>14890*/rtIsNaN(/*@>12fb3*/tmp)/*@>12fbd*/ || /*@>14892*/rtIsInf(/*@>12fb8*/tmp))
 1661              	 .loc 1 385 0 discriminator 4
 1662 0f4e D7E93C01 	 ldrd r0,[r7,#240]
 1663 0f52 FFF7FEFF 	 bl rtIsNaN
 1664 0f56 0346     	 mov r3,r0
 1665 0f58 002B     	 cmp r3,#0
 1666 0f5a 06D1     	 bne .L107
 1667              	 .loc 1 385 0 is_stmt 0 discriminator 1
 1668 0f5c D7E93C01 	 ldrd r0,[r7,#240]
 1669 0f60 FFF7FEFF 	 bl rtIsInf
 1670 0f64 0346     	 mov r3,r0
 1671 0f66 002B     	 cmp r3,#0
 1672 0f68 06D0     	 beq .L108
 1673              	.L107:
 386:../Simulink/Subsystem_OutputData.c ****     /*@>12fc0*/tmp/*@>12fc2*/ = /*@>12fbf*/0.0;
 1674              	 .loc 1 386 0 is_stmt 1
 1675 0f6a 4FF00002 	 mov r2,#0
 1676 0f6e 4FF00003 	 mov r3,#0
 1677 0f72 C7E93C23 	 strd r2,[r7,#240]
 1678 0f76 08E0     	 b .L109
 1679              	.L108:
 387:../Simulink/Subsystem_OutputData.c **** } else {
 388:../Simulink/Subsystem_OutputData.c ****     /*@>12fcb*/tmp/*@>12fcd*/ = /*@>14894*/fmod(/*@>12fc4*/tmp, /*@>12fc8*/256.0);
 1680              	 .loc 1 388 0
 1681 0f78 D7E93C01 	 ldrd r0,[r7,#240]
 1682 0f7c 4FF00002 	 mov r2,#0
 1683 0f80 104B     	 ldr r3,.L302
 1684 0f82 FFF7FEFF 	 bl fmod
 1685 0f86 C7E93C01 	 strd r0,[r7,#240]
 1686              	.L109:
 389:../Simulink/Subsystem_OutputData.c **** }
 390:../Simulink/Subsystem_OutputData.c **** /*@>15526*/VCU_B./*@>170c0*/DataTypeConversion10_bd/*@>6f9f*/ = /*@>138d1*/(uint8_T)(/*@>12fd6*/tmp
 1687              	 .loc 1 390 0
 1688 0f8a D7E93C01 	 ldrd r0,[r7,#240]
 1689 0f8e 4FF00002 	 mov r2,#0
 1690 0f92 4FF00003 	 mov r3,#0
 1691 0f96 FFF7FEFF 	 bl __aeabi_dcmplt
 1692 0f9a 0346     	 mov r3,r0
 1693 0f9c 002B     	 cmp r3,#0
 1694 0f9e 17D0     	 beq .L272
 1695              	 .loc 1 390 0 is_stmt 0 discriminator 1
 1696 0fa0 D7F8F030 	 ldr r3,[r7,#240]
 1697 0fa4 BB67     	 str r3,[r7,#120]
 1698 0fa6 D7F8F430 	 ldr r3,[r7,#244]
 1699 0faa 83F00043 	 eor r3,r3,#-2147483648
 1700 0fae FB67     	 str r3,[r7,#124]
 1701 0fb0 D7E91E01 	 ldrd r0,[r7,#120]
 1702 0fb4 FFF7FEFF 	 bl __aeabi_d2uiz
 1703 0fb8 0346     	 mov r3,r0
 1704 0fba DBB2     	 uxtb r3,r3
 1705 0fbc 5B42     	 negs r3,r3
 1706 0fbe DBB2     	 uxtb r3,r3
 1707 0fc0 0CE0     	 b .L112
 1708              	.L303:
 1709 0fc2 00BF     	 .align 2
 1710              	.L302:
 1711 0fc4 00007040 	 .word 1081081856
 1712 0fc8 00000000 	 .word VCU_B
 1713 0fcc 00000000 	 .word VCU_DW
 1714              	.L272:
 1715              	 .loc 1 390 0 discriminator 2
 1716 0fd0 D7E93C01 	 ldrd r0,[r7,#240]
 1717 0fd4 FFF7FEFF 	 bl __aeabi_d2uiz
 1718 0fd8 0346     	 mov r3,r0
 1719 0fda DBB2     	 uxtb r3,r3
 1720              	.L112:
 1721              	 .loc 1 390 0 discriminator 4
 1722 0fdc A94A     	 ldr r2,.L304
 1723 0fde 82F84F37 	 strb r3,[r2,#1871]
 391:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S79>/Data Type Conversion10' */
 392:../Simulink/Subsystem_OutputData.c **** 
 393:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S65>/Data Store Write5' */
 394:../Simulink/Subsystem_OutputData.c **** /*@>1595d*/VCU_DW./*@>17267*/VAR_OUT_ABS_Lamp/*@>6fa1*/ = /*@>1552c*/VCU_B./*@>170c3*/DataTypeConve
 1724              	 .loc 1 394 0 is_stmt 1 discriminator 4
 1725 0fe2 A84B     	 ldr r3,.L304
 1726 0fe4 93F84F37 	 ldrb r3,[r3,#1871]
 1727 0fe8 A74A     	 ldr r2,.L304+4
 1728 0fea 82F82731 	 strb r3,[r2,#295]
 395:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S88>/Factor' */
 396:../Simulink/Subsystem_OutputData.c **** /*@>15532*/VCU_B./*@>170c6*/Factor_a/*@>6fa9*/ = /*@>12adb*/10.0/*@>12fa8*/ * /*@>15538*/VCU_B./*@>
 1729              	 .loc 1 396 0 discriminator 4
 1730 0fee A54B     	 ldr r3,.L304
 1731 0ff0 03F5CD63 	 add r3,r3,#1640
 1732 0ff4 D3E90023 	 ldrd r2,[r3]
 1733 0ff8 1046     	 mov r0,r2
 1734 0ffa 1946     	 mov r1,r3
 1735 0ffc 4FF00002 	 mov r2,#0
 1736 1000 A24B     	 ldr r3,.L304+8
 1737 1002 FFF7FEFF 	 bl __aeabi_dmul
 1738 1006 0246     	 mov r2,r0
 1739 1008 0B46     	 mov r3,r1
 1740 100a 1046     	 mov r0,r2
 1741 100c 1946     	 mov r1,r3
 1742 100e 9D4B     	 ldr r3,.L304
 1743 1010 03F58063 	 add r3,r3,#1024
 1744 1014 C3E90001 	 strd r0,[r3]
 397:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S88>/Add1' */
 398:../Simulink/Subsystem_OutputData.c **** /*@>1553e*/VCU_B./*@>170cc*/Add1_lh/*@>98c0*/ = /*@>15544*/VCU_B./*@>170cf*/Factor_a;
 1745              	 .loc 1 398 0 discriminator 4
 1746 1018 9A4B     	 ldr r3,.L304
 1747 101a 03F58063 	 add r3,r3,#1024
 1748 101e D3E90001 	 ldrd r0,[r3]
 1749 1022 984B     	 ldr r3,.L304
 1750 1024 03F58163 	 add r3,r3,#1032
 1751 1028 C3E90001 	 strd r0,[r3]
 399:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S88>/Data Type Conversion10' */
 400:../Simulink/Subsystem_OutputData.c **** /*@>12f63*/tmp/*@>12f65*/ = /*@>14896*/floor(/*@>1554a*/VCU_B./*@>170d2*/Add1_lh);
 1752              	 .loc 1 400 0 discriminator 4
 1753 102c 954B     	 ldr r3,.L304
 1754 102e 03F58163 	 add r3,r3,#1032
 1755 1032 D3E90023 	 ldrd r2,[r3]
 1756 1036 1046     	 mov r0,r2
 1757 1038 1946     	 mov r1,r3
 1758 103a FFF7FEFF 	 bl floor
 1759 103e C7E93C01 	 strd r0,[r7,#240]
 401:../Simulink/Subsystem_OutputData.c **** /*@>12f83*/if (/*@>14898*/rtIsNaN(/*@>12f67*/tmp)/*@>12f71*/ || /*@>1489a*/rtIsInf(/*@>12f6c*/tmp))
 1760              	 .loc 1 401 0 discriminator 4
 1761 1042 D7E93C01 	 ldrd r0,[r7,#240]
 1762 1046 FFF7FEFF 	 bl rtIsNaN
 1763 104a 0346     	 mov r3,r0
 1764 104c 002B     	 cmp r3,#0
 1765 104e 06D1     	 bne .L113
 1766              	 .loc 1 401 0 is_stmt 0 discriminator 1
 1767 1050 D7E93C01 	 ldrd r0,[r7,#240]
 1768 1054 FFF7FEFF 	 bl rtIsInf
 1769 1058 0346     	 mov r3,r0
 1770 105a 002B     	 cmp r3,#0
 1771 105c 06D0     	 beq .L114
 1772              	.L113:
 402:../Simulink/Subsystem_OutputData.c ****     /*@>12f74*/tmp/*@>12f76*/ = /*@>12f73*/0.0;
 1773              	 .loc 1 402 0 is_stmt 1
 1774 105e 4FF00002 	 mov r2,#0
 1775 1062 4FF00003 	 mov r3,#0
 1776 1066 C7E93C23 	 strd r2,[r7,#240]
 1777 106a 08E0     	 b .L115
 1778              	.L114:
 403:../Simulink/Subsystem_OutputData.c **** } else {
 404:../Simulink/Subsystem_OutputData.c ****     /*@>12f7f*/tmp/*@>12f81*/ = /*@>1489c*/fmod(/*@>12f78*/tmp, /*@>12f7c*/65536.0);
 1779              	 .loc 1 404 0
 1780 106c D7E93C01 	 ldrd r0,[r7,#240]
 1781 1070 4FF00002 	 mov r2,#0
 1782 1074 864B     	 ldr r3,.L304+12
 1783 1076 FFF7FEFF 	 bl fmod
 1784 107a C7E93C01 	 strd r0,[r7,#240]
 1785              	.L115:
 405:../Simulink/Subsystem_OutputData.c **** }
 406:../Simulink/Subsystem_OutputData.c **** /*@>15550*/VCU_B./*@>170d5*/DataTypeConversion10_m/*@>6fb1*/ = /*@>138e6*/(uint16_T)(/*@>12f8a*/tmp
 1786              	 .loc 1 406 0
 1787 107e D7E93C01 	 ldrd r0,[r7,#240]
 1788 1082 4FF00002 	 mov r2,#0
 1789 1086 4FF00003 	 mov r3,#0
 1790 108a FFF7FEFF 	 bl __aeabi_dcmplt
 1791 108e 0346     	 mov r3,r0
 1792 1090 002B     	 cmp r3,#0
 1793 1092 10D0     	 beq .L273
 1794              	 .loc 1 406 0 is_stmt 0 discriminator 1
 1795 1094 D7F8F030 	 ldr r3,[r7,#240]
 1796 1098 3B67     	 str r3,[r7,#112]
 1797 109a D7F8F430 	 ldr r3,[r7,#244]
 1798 109e 83F00043 	 eor r3,r3,#-2147483648
 1799 10a2 7B67     	 str r3,[r7,#116]
 1800 10a4 D7E91C01 	 ldrd r0,[r7,#112]
 1801 10a8 FFF7FEFF 	 bl __aeabi_d2uiz
 1802 10ac 0346     	 mov r3,r0
 1803 10ae 9BB2     	 uxth r3,r3
 1804 10b0 5B42     	 negs r3,r3
 1805 10b2 9BB2     	 uxth r3,r3
 1806 10b4 05E0     	 b .L118
 1807              	.L273:
 1808              	 .loc 1 406 0 discriminator 2
 1809 10b6 D7E93C01 	 ldrd r0,[r7,#240]
 1810 10ba FFF7FEFF 	 bl __aeabi_d2uiz
 1811 10be 0346     	 mov r3,r0
 1812 10c0 9BB2     	 uxth r3,r3
 1813              	.L118:
 1814              	 .loc 1 406 0 discriminator 4
 1815 10c2 704A     	 ldr r2,.L304
 1816 10c4 A2F80437 	 strh r3,[r2,#1796]
 407:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S88>/Data Type Conversion10' */
 408:../Simulink/Subsystem_OutputData.c **** 
 409:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S67>/Data Store Write' */
 410:../Simulink/Subsystem_OutputData.c **** /*@>15963*/VCU_DW./*@>1726a*/VAR_OUT_f_FL/*@>6fb3*/ = /*@>15556*/VCU_B./*@>170d8*/DataTypeConversio
 1817              	 .loc 1 410 0 is_stmt 1 discriminator 4
 1818 10c8 6E4B     	 ldr r3,.L304
 1819 10ca B3F80437 	 ldrh r3,[r3,#1796]
 1820 10ce 6E4A     	 ldr r2,.L304+4
 1821 10d0 A2F8CC30 	 strh r3,[r2,#204]
 411:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S89>/Factor' */
 412:../Simulink/Subsystem_OutputData.c **** /*@>1555c*/VCU_B./*@>170db*/Factor_i/*@>6fbb*/ = /*@>12adc*/10.0/*@>12f5c*/ * /*@>15562*/VCU_B./*@>
 1822              	 .loc 1 412 0 discriminator 4
 1823 10d4 6B4B     	 ldr r3,.L304
 1824 10d6 03F5D163 	 add r3,r3,#1672
 1825 10da D3E90023 	 ldrd r2,[r3]
 1826 10de 1046     	 mov r0,r2
 1827 10e0 1946     	 mov r1,r3
 1828 10e2 4FF00002 	 mov r2,#0
 1829 10e6 694B     	 ldr r3,.L304+8
 1830 10e8 FFF7FEFF 	 bl __aeabi_dmul
 1831 10ec 0246     	 mov r2,r0
 1832 10ee 0B46     	 mov r3,r1
 1833 10f0 1046     	 mov r0,r2
 1834 10f2 1946     	 mov r1,r3
 1835 10f4 634B     	 ldr r3,.L304
 1836 10f6 03F58263 	 add r3,r3,#1040
 1837 10fa C3E90001 	 strd r0,[r3]
 413:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S89>/Add1' */
 414:../Simulink/Subsystem_OutputData.c **** /*@>15568*/VCU_B./*@>170e1*/Add1_bqm/*@>98c5*/ = /*@>1556e*/VCU_B./*@>170e4*/Factor_i;
 1838              	 .loc 1 414 0 discriminator 4
 1839 10fe 614B     	 ldr r3,.L304
 1840 1100 03F58263 	 add r3,r3,#1040
 1841 1104 D3E90001 	 ldrd r0,[r3]
 1842 1108 5E4B     	 ldr r3,.L304
 1843 110a 03F58363 	 add r3,r3,#1048
 1844 110e C3E90001 	 strd r0,[r3]
 415:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S89>/Data Type Conversion10' */
 416:../Simulink/Subsystem_OutputData.c **** /*@>12f17*/tmp/*@>12f19*/ = /*@>1489e*/floor(/*@>15574*/VCU_B./*@>170e7*/Add1_bqm);
 1845              	 .loc 1 416 0 discriminator 4
 1846 1112 5C4B     	 ldr r3,.L304
 1847 1114 03F58363 	 add r3,r3,#1048
 1848 1118 D3E90023 	 ldrd r2,[r3]
 1849 111c 1046     	 mov r0,r2
 1850 111e 1946     	 mov r1,r3
 1851 1120 FFF7FEFF 	 bl floor
 1852 1124 C7E93C01 	 strd r0,[r7,#240]
 417:../Simulink/Subsystem_OutputData.c **** /*@>12f37*/if (/*@>148a0*/rtIsNaN(/*@>12f1b*/tmp)/*@>12f25*/ || /*@>148a2*/rtIsInf(/*@>12f20*/tmp))
 1853              	 .loc 1 417 0 discriminator 4
 1854 1128 D7E93C01 	 ldrd r0,[r7,#240]
 1855 112c FFF7FEFF 	 bl rtIsNaN
 1856 1130 0346     	 mov r3,r0
 1857 1132 002B     	 cmp r3,#0
 1858 1134 06D1     	 bne .L119
 1859              	 .loc 1 417 0 is_stmt 0 discriminator 1
 1860 1136 D7E93C01 	 ldrd r0,[r7,#240]
 1861 113a FFF7FEFF 	 bl rtIsInf
 1862 113e 0346     	 mov r3,r0
 1863 1140 002B     	 cmp r3,#0
 1864 1142 06D0     	 beq .L120
 1865              	.L119:
 418:../Simulink/Subsystem_OutputData.c ****     /*@>12f28*/tmp/*@>12f2a*/ = /*@>12f27*/0.0;
 1866              	 .loc 1 418 0 is_stmt 1
 1867 1144 4FF00002 	 mov r2,#0
 1868 1148 4FF00003 	 mov r3,#0
 1869 114c C7E93C23 	 strd r2,[r7,#240]
 1870 1150 08E0     	 b .L121
 1871              	.L120:
 419:../Simulink/Subsystem_OutputData.c **** } else {
 420:../Simulink/Subsystem_OutputData.c ****     /*@>12f33*/tmp/*@>12f35*/ = /*@>148a4*/fmod(/*@>12f2c*/tmp, /*@>12f30*/65536.0);
 1872              	 .loc 1 420 0
 1873 1152 D7E93C01 	 ldrd r0,[r7,#240]
 1874 1156 4FF00002 	 mov r2,#0
 1875 115a 4D4B     	 ldr r3,.L304+12
 1876 115c FFF7FEFF 	 bl fmod
 1877 1160 C7E93C01 	 strd r0,[r7,#240]
 1878              	.L121:
 421:../Simulink/Subsystem_OutputData.c **** }
 422:../Simulink/Subsystem_OutputData.c **** /*@>1557a*/VCU_B./*@>170ea*/DataTypeConversion10_f/*@>6fc3*/ = /*@>138fb*/(uint16_T)(/*@>12f3e*/tmp
 1879              	 .loc 1 422 0
 1880 1164 D7E93C01 	 ldrd r0,[r7,#240]
 1881 1168 4FF00002 	 mov r2,#0
 1882 116c 4FF00003 	 mov r3,#0
 1883 1170 FFF7FEFF 	 bl __aeabi_dcmplt
 1884 1174 0346     	 mov r3,r0
 1885 1176 002B     	 cmp r3,#0
 1886 1178 10D0     	 beq .L274
 1887              	 .loc 1 422 0 is_stmt 0 discriminator 1
 1888 117a D7F8F030 	 ldr r3,[r7,#240]
 1889 117e BB66     	 str r3,[r7,#104]
 1890 1180 D7F8F430 	 ldr r3,[r7,#244]
 1891 1184 83F00043 	 eor r3,r3,#-2147483648
 1892 1188 FB66     	 str r3,[r7,#108]
 1893 118a D7E91A01 	 ldrd r0,[r7,#104]
 1894 118e FFF7FEFF 	 bl __aeabi_d2uiz
 1895 1192 0346     	 mov r3,r0
 1896 1194 9BB2     	 uxth r3,r3
 1897 1196 5B42     	 negs r3,r3
 1898 1198 9BB2     	 uxth r3,r3
 1899 119a 05E0     	 b .L124
 1900              	.L274:
 1901              	 .loc 1 422 0 discriminator 2
 1902 119c D7E93C01 	 ldrd r0,[r7,#240]
 1903 11a0 FFF7FEFF 	 bl __aeabi_d2uiz
 1904 11a4 0346     	 mov r3,r0
 1905 11a6 9BB2     	 uxth r3,r3
 1906              	.L124:
 1907              	 .loc 1 422 0 discriminator 4
 1908 11a8 364A     	 ldr r2,.L304
 1909 11aa A2F80637 	 strh r3,[r2,#1798]
 423:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S89>/Data Type Conversion10' */
 424:../Simulink/Subsystem_OutputData.c **** 
 425:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S67>/Data Store Write1' */
 426:../Simulink/Subsystem_OutputData.c **** /*@>15969*/VCU_DW./*@>1726d*/VAR_OUT_f_FR/*@>6fc5*/ = /*@>15580*/VCU_B./*@>170ed*/DataTypeConversio
 1910              	 .loc 1 426 0 is_stmt 1 discriminator 4
 1911 11ae 354B     	 ldr r3,.L304
 1912 11b0 B3F80637 	 ldrh r3,[r3,#1798]
 1913 11b4 344A     	 ldr r2,.L304+4
 1914 11b6 A2F8CE30 	 strh r3,[r2,#206]
 427:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S90>/Factor' */
 428:../Simulink/Subsystem_OutputData.c **** /*@>15586*/VCU_B./*@>170f0*/Factor_jn/*@>6fcd*/ = /*@>12add*/10.0/*@>12f10*/ * /*@>1558c*/VCU_B./*@
 1915              	 .loc 1 428 0 discriminator 4
 1916 11ba 324B     	 ldr r3,.L304
 1917 11bc 03F5D563 	 add r3,r3,#1704
 1918 11c0 D3E90023 	 ldrd r2,[r3]
 1919 11c4 1046     	 mov r0,r2
 1920 11c6 1946     	 mov r1,r3
 1921 11c8 4FF00002 	 mov r2,#0
 1922 11cc 2F4B     	 ldr r3,.L304+8
 1923 11ce FFF7FEFF 	 bl __aeabi_dmul
 1924 11d2 0246     	 mov r2,r0
 1925 11d4 0B46     	 mov r3,r1
 1926 11d6 1046     	 mov r0,r2
 1927 11d8 1946     	 mov r1,r3
 1928 11da 2A4B     	 ldr r3,.L304
 1929 11dc 03F58463 	 add r3,r3,#1056
 1930 11e0 C3E90001 	 strd r0,[r3]
 429:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S90>/Add1' */
 430:../Simulink/Subsystem_OutputData.c **** /*@>15592*/VCU_B./*@>170f6*/Add1_iv/*@>98ca*/ = /*@>15598*/VCU_B./*@>170f9*/Factor_jn;
 1931              	 .loc 1 430 0 discriminator 4
 1932 11e4 274B     	 ldr r3,.L304
 1933 11e6 03F58463 	 add r3,r3,#1056
 1934 11ea D3E90001 	 ldrd r0,[r3]
 1935 11ee 254B     	 ldr r3,.L304
 1936 11f0 03F58563 	 add r3,r3,#1064
 1937 11f4 C3E90001 	 strd r0,[r3]
 431:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S90>/Data Type Conversion10' */
 432:../Simulink/Subsystem_OutputData.c **** /*@>12ecb*/tmp/*@>12ecd*/ = /*@>148a6*/floor(/*@>1559e*/VCU_B./*@>170fc*/Add1_iv);
 1938              	 .loc 1 432 0 discriminator 4
 1939 11f8 224B     	 ldr r3,.L304
 1940 11fa 03F58563 	 add r3,r3,#1064
 1941 11fe D3E90023 	 ldrd r2,[r3]
 1942 1202 1046     	 mov r0,r2
 1943 1204 1946     	 mov r1,r3
 1944 1206 FFF7FEFF 	 bl floor
 1945 120a C7E93C01 	 strd r0,[r7,#240]
 433:../Simulink/Subsystem_OutputData.c **** /*@>12eeb*/if (/*@>148a8*/rtIsNaN(/*@>12ecf*/tmp)/*@>12ed9*/ || /*@>148aa*/rtIsInf(/*@>12ed4*/tmp))
 1946              	 .loc 1 433 0 discriminator 4
 1947 120e D7E93C01 	 ldrd r0,[r7,#240]
 1948 1212 FFF7FEFF 	 bl rtIsNaN
 1949 1216 0346     	 mov r3,r0
 1950 1218 002B     	 cmp r3,#0
 1951 121a 06D1     	 bne .L125
 1952              	 .loc 1 433 0 is_stmt 0 discriminator 1
 1953 121c D7E93C01 	 ldrd r0,[r7,#240]
 1954 1220 FFF7FEFF 	 bl rtIsInf
 1955 1224 0346     	 mov r3,r0
 1956 1226 002B     	 cmp r3,#0
 1957 1228 06D0     	 beq .L126
 1958              	.L125:
 434:../Simulink/Subsystem_OutputData.c ****     /*@>12edc*/tmp/*@>12ede*/ = /*@>12edb*/0.0;
 1959              	 .loc 1 434 0 is_stmt 1
 1960 122a 4FF00002 	 mov r2,#0
 1961 122e 4FF00003 	 mov r3,#0
 1962 1232 C7E93C23 	 strd r2,[r7,#240]
 1963 1236 08E0     	 b .L127
 1964              	.L126:
 435:../Simulink/Subsystem_OutputData.c **** } else {
 436:../Simulink/Subsystem_OutputData.c ****     /*@>12ee7*/tmp/*@>12ee9*/ = /*@>148ac*/fmod(/*@>12ee0*/tmp, /*@>12ee4*/65536.0);
 1965              	 .loc 1 436 0
 1966 1238 D7E93C01 	 ldrd r0,[r7,#240]
 1967 123c 4FF00002 	 mov r2,#0
 1968 1240 134B     	 ldr r3,.L304+12
 1969 1242 FFF7FEFF 	 bl fmod
 1970 1246 C7E93C01 	 strd r0,[r7,#240]
 1971              	.L127:
 437:../Simulink/Subsystem_OutputData.c **** }
 438:../Simulink/Subsystem_OutputData.c **** /*@>155a4*/VCU_B./*@>170ff*/DataTypeConversion10_a/*@>6fd5*/ = /*@>13910*/(uint16_T)(/*@>12ef2*/tmp
 1972              	 .loc 1 438 0
 1973 124a D7E93C01 	 ldrd r0,[r7,#240]
 1974 124e 4FF00002 	 mov r2,#0
 1975 1252 4FF00003 	 mov r3,#0
 1976 1256 FFF7FEFF 	 bl __aeabi_dcmplt
 1977 125a 0346     	 mov r3,r0
 1978 125c 002B     	 cmp r3,#0
 1979 125e 19D0     	 beq .L275
 1980              	 .loc 1 438 0 is_stmt 0 discriminator 1
 1981 1260 D7F8F030 	 ldr r3,[r7,#240]
 1982 1264 3B66     	 str r3,[r7,#96]
 1983 1266 D7F8F430 	 ldr r3,[r7,#244]
 1984 126a 83F00043 	 eor r3,r3,#-2147483648
 1985 126e 7B66     	 str r3,[r7,#100]
 1986 1270 D7E91801 	 ldrd r0,[r7,#96]
 1987 1274 FFF7FEFF 	 bl __aeabi_d2uiz
 1988 1278 0346     	 mov r3,r0
 1989 127a 9BB2     	 uxth r3,r3
 1990 127c 5B42     	 negs r3,r3
 1991 127e 9BB2     	 uxth r3,r3
 1992 1280 0EE0     	 b .L130
 1993              	.L305:
 1994 1282 00BF     	 .align 2
 1995              	.L304:
 1996 1284 00000000 	 .word VCU_B
 1997 1288 00000000 	 .word VCU_DW
 1998 128c 00002440 	 .word 1076101120
 1999 1290 0000F040 	 .word 1089470464
 2000              	.L275:
 2001              	 .loc 1 438 0 discriminator 2
 2002 1294 D7E93C01 	 ldrd r0,[r7,#240]
 2003 1298 FFF7FEFF 	 bl __aeabi_d2uiz
 2004 129c 0346     	 mov r3,r0
 2005 129e 9BB2     	 uxth r3,r3
 2006              	.L130:
 2007              	 .loc 1 438 0 discriminator 4
 2008 12a0 AB4A     	 ldr r2,.L306+8
 2009 12a2 A2F80837 	 strh r3,[r2,#1800]
 439:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S90>/Data Type Conversion10' */
 440:../Simulink/Subsystem_OutputData.c **** 
 441:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S67>/Data Store Write2' */
 442:../Simulink/Subsystem_OutputData.c **** /*@>1596f*/VCU_DW./*@>17270*/VAR_OUT_f_RL/*@>6fd7*/ = /*@>155aa*/VCU_B./*@>17102*/DataTypeConversio
 2010              	 .loc 1 442 0 is_stmt 1 discriminator 4
 2011 12a6 AA4B     	 ldr r3,.L306+8
 2012 12a8 B3F80837 	 ldrh r3,[r3,#1800]
 2013 12ac A94A     	 ldr r2,.L306+12
 2014 12ae A2F8D030 	 strh r3,[r2,#208]
 443:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S91>/Factor' */
 444:../Simulink/Subsystem_OutputData.c **** /*@>155b0*/VCU_B./*@>17105*/Factor_h0/*@>6fdf*/ = /*@>12ade*/10.0/*@>12ec4*/ * /*@>155b6*/VCU_B./*@
 2015              	 .loc 1 444 0 discriminator 4
 2016 12b2 A74B     	 ldr r3,.L306+8
 2017 12b4 03F5D963 	 add r3,r3,#1736
 2018 12b8 D3E90023 	 ldrd r2,[r3]
 2019 12bc 1046     	 mov r0,r2
 2020 12be 1946     	 mov r1,r3
 2021 12c0 4FF00002 	 mov r2,#0
 2022 12c4 A44B     	 ldr r3,.L306+16
 2023 12c6 FFF7FEFF 	 bl __aeabi_dmul
 2024 12ca 0246     	 mov r2,r0
 2025 12cc 0B46     	 mov r3,r1
 2026 12ce 1046     	 mov r0,r2
 2027 12d0 1946     	 mov r1,r3
 2028 12d2 9F4B     	 ldr r3,.L306+8
 2029 12d4 03F58663 	 add r3,r3,#1072
 2030 12d8 C3E90001 	 strd r0,[r3]
 445:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S91>/Add1' */
 446:../Simulink/Subsystem_OutputData.c **** /*@>155bc*/VCU_B./*@>1710b*/Add1_i1/*@>98cf*/ = /*@>155c2*/VCU_B./*@>1710e*/Factor_h0;
 2031              	 .loc 1 446 0 discriminator 4
 2032 12dc 9C4B     	 ldr r3,.L306+8
 2033 12de 03F58663 	 add r3,r3,#1072
 2034 12e2 D3E90001 	 ldrd r0,[r3]
 2035 12e6 9A4B     	 ldr r3,.L306+8
 2036 12e8 03F58763 	 add r3,r3,#1080
 2037 12ec C3E90001 	 strd r0,[r3]
 447:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S91>/Data Type Conversion10' */
 448:../Simulink/Subsystem_OutputData.c **** /*@>12e7f*/tmp/*@>12e81*/ = /*@>148ae*/floor(/*@>155c8*/VCU_B./*@>17111*/Add1_i1);
 2038              	 .loc 1 448 0 discriminator 4
 2039 12f0 974B     	 ldr r3,.L306+8
 2040 12f2 03F58763 	 add r3,r3,#1080
 2041 12f6 D3E90023 	 ldrd r2,[r3]
 2042 12fa 1046     	 mov r0,r2
 2043 12fc 1946     	 mov r1,r3
 2044 12fe FFF7FEFF 	 bl floor
 2045 1302 C7E93C01 	 strd r0,[r7,#240]
 449:../Simulink/Subsystem_OutputData.c **** /*@>12e9f*/if (/*@>148b0*/rtIsNaN(/*@>12e83*/tmp)/*@>12e8d*/ || /*@>148b2*/rtIsInf(/*@>12e88*/tmp))
 2046              	 .loc 1 449 0 discriminator 4
 2047 1306 D7E93C01 	 ldrd r0,[r7,#240]
 2048 130a FFF7FEFF 	 bl rtIsNaN
 2049 130e 0346     	 mov r3,r0
 2050 1310 002B     	 cmp r3,#0
 2051 1312 06D1     	 bne .L131
 2052              	 .loc 1 449 0 is_stmt 0 discriminator 1
 2053 1314 D7E93C01 	 ldrd r0,[r7,#240]
 2054 1318 FFF7FEFF 	 bl rtIsInf
 2055 131c 0346     	 mov r3,r0
 2056 131e 002B     	 cmp r3,#0
 2057 1320 06D0     	 beq .L132
 2058              	.L131:
 450:../Simulink/Subsystem_OutputData.c ****     /*@>12e90*/tmp/*@>12e92*/ = /*@>12e8f*/0.0;
 2059              	 .loc 1 450 0 is_stmt 1
 2060 1322 4FF00002 	 mov r2,#0
 2061 1326 4FF00003 	 mov r3,#0
 2062 132a C7E93C23 	 strd r2,[r7,#240]
 2063 132e 08E0     	 b .L133
 2064              	.L132:
 451:../Simulink/Subsystem_OutputData.c **** } else {
 452:../Simulink/Subsystem_OutputData.c ****     /*@>12e9b*/tmp/*@>12e9d*/ = /*@>148b4*/fmod(/*@>12e94*/tmp, /*@>12e98*/65536.0);
 2065              	 .loc 1 452 0
 2066 1330 D7E93C01 	 ldrd r0,[r7,#240]
 2067 1334 4FF00002 	 mov r2,#0
 2068 1338 884B     	 ldr r3,.L306+20
 2069 133a FFF7FEFF 	 bl fmod
 2070 133e C7E93C01 	 strd r0,[r7,#240]
 2071              	.L133:
 453:../Simulink/Subsystem_OutputData.c **** }
 454:../Simulink/Subsystem_OutputData.c **** /*@>155ce*/VCU_B./*@>17114*/DataTypeConversion10_n/*@>6fe7*/ = /*@>13925*/(uint16_T)(/*@>12ea6*/tmp
 2072              	 .loc 1 454 0
 2073 1342 D7E93C01 	 ldrd r0,[r7,#240]
 2074 1346 4FF00002 	 mov r2,#0
 2075 134a 4FF00003 	 mov r3,#0
 2076 134e FFF7FEFF 	 bl __aeabi_dcmplt
 2077 1352 0346     	 mov r3,r0
 2078 1354 002B     	 cmp r3,#0
 2079 1356 10D0     	 beq .L276
 2080              	 .loc 1 454 0 is_stmt 0 discriminator 1
 2081 1358 D7F8F030 	 ldr r3,[r7,#240]
 2082 135c BB65     	 str r3,[r7,#88]
 2083 135e D7F8F430 	 ldr r3,[r7,#244]
 2084 1362 83F00043 	 eor r3,r3,#-2147483648
 2085 1366 FB65     	 str r3,[r7,#92]
 2086 1368 D7E91601 	 ldrd r0,[r7,#88]
 2087 136c FFF7FEFF 	 bl __aeabi_d2uiz
 2088 1370 0346     	 mov r3,r0
 2089 1372 9BB2     	 uxth r3,r3
 2090 1374 5B42     	 negs r3,r3
 2091 1376 9BB2     	 uxth r3,r3
 2092 1378 05E0     	 b .L136
 2093              	.L276:
 2094              	 .loc 1 454 0 discriminator 2
 2095 137a D7E93C01 	 ldrd r0,[r7,#240]
 2096 137e FFF7FEFF 	 bl __aeabi_d2uiz
 2097 1382 0346     	 mov r3,r0
 2098 1384 9BB2     	 uxth r3,r3
 2099              	.L136:
 2100              	 .loc 1 454 0 discriminator 4
 2101 1386 724A     	 ldr r2,.L306+8
 2102 1388 A2F80A37 	 strh r3,[r2,#1802]
 455:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S91>/Data Type Conversion10' */
 456:../Simulink/Subsystem_OutputData.c **** 
 457:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S67>/Data Store Write3' */
 458:../Simulink/Subsystem_OutputData.c **** /*@>15975*/VCU_DW./*@>17273*/VAR_OUT_f_RR/*@>6fe9*/ = /*@>155d4*/VCU_B./*@>17117*/DataTypeConversio
 2103              	 .loc 1 458 0 is_stmt 1 discriminator 4
 2104 138c 704B     	 ldr r3,.L306+8
 2105 138e B3F80A37 	 ldrh r3,[r3,#1802]
 2106 1392 704A     	 ldr r2,.L306+12
 2107 1394 A2F8D230 	 strh r3,[r2,#210]
 459:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S92>/Factor' */
 460:../Simulink/Subsystem_OutputData.c **** /*@>155da*/VCU_B./*@>1711a*/Factor_dd/*@>6ff1*/ = /*@>12adf*/1.3/*@>12e78*/ * /*@>155e0*/VCU_B./*@>
 2108              	 .loc 1 460 0 discriminator 4
 2109 1398 6D4B     	 ldr r3,.L306+8
 2110 139a 03F5BA63 	 add r3,r3,#1488
 2111 139e D3E90023 	 ldrd r2,[r3]
 2112 13a2 1046     	 mov r0,r2
 2113 13a4 1946     	 mov r1,r3
 2114 13a6 68A3     	 adr r3,.L306
 2115 13a8 D3E90023 	 ldrd r2,[r3]
 2116 13ac FFF7FEFF 	 bl __aeabi_dmul
 2117 13b0 0246     	 mov r2,r0
 2118 13b2 0B46     	 mov r3,r1
 2119 13b4 1046     	 mov r0,r2
 2120 13b6 1946     	 mov r1,r3
 2121 13b8 654B     	 ldr r3,.L306+8
 2122 13ba 03F58863 	 add r3,r3,#1088
 2123 13be C3E90001 	 strd r0,[r3]
 461:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S92>/Add1' */
 462:../Simulink/Subsystem_OutputData.c **** /*@>155e6*/VCU_B./*@>17120*/Add1_ai/*@>98d4*/ = /*@>155ec*/VCU_B./*@>17123*/Factor_dd;
 2124              	 .loc 1 462 0 discriminator 4
 2125 13c2 634B     	 ldr r3,.L306+8
 2126 13c4 03F58863 	 add r3,r3,#1088
 2127 13c8 D3E90001 	 ldrd r0,[r3]
 2128 13cc 604B     	 ldr r3,.L306+8
 2129 13ce 03F58963 	 add r3,r3,#1096
 2130 13d2 C3E90001 	 strd r0,[r3]
 463:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S92>/Data Type Conversion10' */
 464:../Simulink/Subsystem_OutputData.c **** /*@>12e33*/tmp/*@>12e35*/ = /*@>148b6*/floor(/*@>155f2*/VCU_B./*@>17126*/Add1_ai);
 2131              	 .loc 1 464 0 discriminator 4
 2132 13d6 5E4B     	 ldr r3,.L306+8
 2133 13d8 03F58963 	 add r3,r3,#1096
 2134 13dc D3E90023 	 ldrd r2,[r3]
 2135 13e0 1046     	 mov r0,r2
 2136 13e2 1946     	 mov r1,r3
 2137 13e4 FFF7FEFF 	 bl floor
 2138 13e8 C7E93C01 	 strd r0,[r7,#240]
 465:../Simulink/Subsystem_OutputData.c **** /*@>12e53*/if (/*@>148b8*/rtIsNaN(/*@>12e37*/tmp)/*@>12e41*/ || /*@>148ba*/rtIsInf(/*@>12e3c*/tmp))
 2139              	 .loc 1 465 0 discriminator 4
 2140 13ec D7E93C01 	 ldrd r0,[r7,#240]
 2141 13f0 FFF7FEFF 	 bl rtIsNaN
 2142 13f4 0346     	 mov r3,r0
 2143 13f6 002B     	 cmp r3,#0
 2144 13f8 06D1     	 bne .L137
 2145              	 .loc 1 465 0 is_stmt 0 discriminator 1
 2146 13fa D7E93C01 	 ldrd r0,[r7,#240]
 2147 13fe FFF7FEFF 	 bl rtIsInf
 2148 1402 0346     	 mov r3,r0
 2149 1404 002B     	 cmp r3,#0
 2150 1406 06D0     	 beq .L138
 2151              	.L137:
 466:../Simulink/Subsystem_OutputData.c ****     /*@>12e44*/tmp/*@>12e46*/ = /*@>12e43*/0.0;
 2152              	 .loc 1 466 0 is_stmt 1
 2153 1408 4FF00002 	 mov r2,#0
 2154 140c 4FF00003 	 mov r3,#0
 2155 1410 C7E93C23 	 strd r2,[r7,#240]
 2156 1414 08E0     	 b .L139
 2157              	.L138:
 467:../Simulink/Subsystem_OutputData.c **** } else {
 468:../Simulink/Subsystem_OutputData.c ****     /*@>12e4f*/tmp/*@>12e51*/ = /*@>148bc*/fmod(/*@>12e48*/tmp, /*@>12e4c*/256.0);
 2158              	 .loc 1 468 0
 2159 1416 D7E93C01 	 ldrd r0,[r7,#240]
 2160 141a 4FF00002 	 mov r2,#0
 2161 141e 504B     	 ldr r3,.L306+24
 2162 1420 FFF7FEFF 	 bl fmod
 2163 1424 C7E93C01 	 strd r0,[r7,#240]
 2164              	.L139:
 469:../Simulink/Subsystem_OutputData.c **** }
 470:../Simulink/Subsystem_OutputData.c **** /*@>155f8*/VCU_B./*@>17129*/DataTypeConversion10_px/*@>6ff9*/ = /*@>1393a*/(uint8_T)(/*@>12e5a*/tmp
 2165              	 .loc 1 470 0
 2166 1428 D7E93C01 	 ldrd r0,[r7,#240]
 2167 142c 4FF00002 	 mov r2,#0
 2168 1430 4FF00003 	 mov r3,#0
 2169 1434 FFF7FEFF 	 bl __aeabi_dcmplt
 2170 1438 0346     	 mov r3,r0
 2171 143a 002B     	 cmp r3,#0
 2172 143c 10D0     	 beq .L277
 2173              	 .loc 1 470 0 is_stmt 0 discriminator 1
 2174 143e D7F8F030 	 ldr r3,[r7,#240]
 2175 1442 3B65     	 str r3,[r7,#80]
 2176 1444 D7F8F430 	 ldr r3,[r7,#244]
 2177 1448 83F00043 	 eor r3,r3,#-2147483648
 2178 144c 7B65     	 str r3,[r7,#84]
 2179 144e D7E91401 	 ldrd r0,[r7,#80]
 2180 1452 FFF7FEFF 	 bl __aeabi_d2uiz
 2181 1456 0346     	 mov r3,r0
 2182 1458 DBB2     	 uxtb r3,r3
 2183 145a 5B42     	 negs r3,r3
 2184 145c DBB2     	 uxtb r3,r3
 2185 145e 05E0     	 b .L142
 2186              	.L277:
 2187              	 .loc 1 470 0 discriminator 2
 2188 1460 D7E93C01 	 ldrd r0,[r7,#240]
 2189 1464 FFF7FEFF 	 bl __aeabi_d2uiz
 2190 1468 0346     	 mov r3,r0
 2191 146a DBB2     	 uxtb r3,r3
 2192              	.L142:
 2193              	 .loc 1 470 0 discriminator 4
 2194 146c 384A     	 ldr r2,.L306+8
 2195 146e 82F85037 	 strb r3,[r2,#1872]
 471:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S92>/Data Type Conversion10' */
 472:../Simulink/Subsystem_OutputData.c **** 
 473:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S68>/Data Store Write' */
 474:../Simulink/Subsystem_OutputData.c **** /*@>1597b*/VCU_DW./*@>17276*/VAR_OUT_x_RH_RL/*@>6ffb*/ = /*@>155fe*/VCU_B./*@>1712c*/DataTypeConver
 2196              	 .loc 1 474 0 is_stmt 1 discriminator 4
 2197 1472 374B     	 ldr r3,.L306+8
 2198 1474 93F85037 	 ldrb r3,[r3,#1872]
 2199 1478 364A     	 ldr r2,.L306+12
 2200 147a 82F82831 	 strb r3,[r2,#296]
 475:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S93>/Factor' */
 476:../Simulink/Subsystem_OutputData.c **** /*@>15604*/VCU_B./*@>1712f*/Factor_bc/*@>7003*/ = /*@>12ae0*/1.3/*@>12e2c*/ * /*@>1560a*/VCU_B./*@>
 2201              	 .loc 1 476 0 discriminator 4
 2202 147e 344B     	 ldr r3,.L306+8
 2203 1480 03F5BD63 	 add r3,r3,#1512
 2204 1484 D3E90023 	 ldrd r2,[r3]
 2205 1488 1046     	 mov r0,r2
 2206 148a 1946     	 mov r1,r3
 2207 148c 2EA3     	 adr r3,.L306
 2208 148e D3E90023 	 ldrd r2,[r3]
 2209 1492 FFF7FEFF 	 bl __aeabi_dmul
 2210 1496 0246     	 mov r2,r0
 2211 1498 0B46     	 mov r3,r1
 2212 149a 1046     	 mov r0,r2
 2213 149c 1946     	 mov r1,r3
 2214 149e 2C4B     	 ldr r3,.L306+8
 2215 14a0 03F58A63 	 add r3,r3,#1104
 2216 14a4 C3E90001 	 strd r0,[r3]
 477:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S93>/Add1' */
 478:../Simulink/Subsystem_OutputData.c **** /*@>15610*/VCU_B./*@>17135*/Add1_o/*@>98d9*/ = /*@>15616*/VCU_B./*@>17138*/Factor_bc;
 2217              	 .loc 1 478 0 discriminator 4
 2218 14a8 294B     	 ldr r3,.L306+8
 2219 14aa 03F58A63 	 add r3,r3,#1104
 2220 14ae D3E90001 	 ldrd r0,[r3]
 2221 14b2 274B     	 ldr r3,.L306+8
 2222 14b4 03F58B63 	 add r3,r3,#1112
 2223 14b8 C3E90001 	 strd r0,[r3]
 479:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S93>/Data Type Conversion10' */
 480:../Simulink/Subsystem_OutputData.c **** /*@>12de7*/tmp/*@>12de9*/ = /*@>148be*/floor(/*@>1561c*/VCU_B./*@>1713b*/Add1_o);
 2224              	 .loc 1 480 0 discriminator 4
 2225 14bc 244B     	 ldr r3,.L306+8
 2226 14be 03F58B63 	 add r3,r3,#1112
 2227 14c2 D3E90023 	 ldrd r2,[r3]
 2228 14c6 1046     	 mov r0,r2
 2229 14c8 1946     	 mov r1,r3
 2230 14ca FFF7FEFF 	 bl floor
 2231 14ce C7E93C01 	 strd r0,[r7,#240]
 481:../Simulink/Subsystem_OutputData.c **** /*@>12e07*/if (/*@>148c0*/rtIsNaN(/*@>12deb*/tmp)/*@>12df5*/ || /*@>148c2*/rtIsInf(/*@>12df0*/tmp))
 2232              	 .loc 1 481 0 discriminator 4
 2233 14d2 D7E93C01 	 ldrd r0,[r7,#240]
 2234 14d6 FFF7FEFF 	 bl rtIsNaN
 2235 14da 0346     	 mov r3,r0
 2236 14dc 002B     	 cmp r3,#0
 2237 14de 06D1     	 bne .L143
 2238              	 .loc 1 481 0 is_stmt 0 discriminator 1
 2239 14e0 D7E93C01 	 ldrd r0,[r7,#240]
 2240 14e4 FFF7FEFF 	 bl rtIsInf
 2241 14e8 0346     	 mov r3,r0
 2242 14ea 002B     	 cmp r3,#0
 2243 14ec 06D0     	 beq .L144
 2244              	.L143:
 482:../Simulink/Subsystem_OutputData.c ****     /*@>12df8*/tmp/*@>12dfa*/ = /*@>12df7*/0.0;
 2245              	 .loc 1 482 0 is_stmt 1
 2246 14ee 4FF00002 	 mov r2,#0
 2247 14f2 4FF00003 	 mov r3,#0
 2248 14f6 C7E93C23 	 strd r2,[r7,#240]
 2249 14fa 08E0     	 b .L145
 2250              	.L144:
 483:../Simulink/Subsystem_OutputData.c **** } else {
 484:../Simulink/Subsystem_OutputData.c ****     /*@>12e03*/tmp/*@>12e05*/ = /*@>148c4*/fmod(/*@>12dfc*/tmp, /*@>12e00*/256.0);
 2251              	 .loc 1 484 0
 2252 14fc D7E93C01 	 ldrd r0,[r7,#240]
 2253 1500 4FF00002 	 mov r2,#0
 2254 1504 164B     	 ldr r3,.L306+24
 2255 1506 FFF7FEFF 	 bl fmod
 2256 150a C7E93C01 	 strd r0,[r7,#240]
 2257              	.L145:
 485:../Simulink/Subsystem_OutputData.c **** }
 486:../Simulink/Subsystem_OutputData.c **** /*@>15622*/VCU_B./*@>1713e*/DataTypeConversion10_ab/*@>700b*/ = /*@>1394f*/(uint8_T)(/*@>12e0e*/tmp
 2258              	 .loc 1 486 0
 2259 150e D7E93C01 	 ldrd r0,[r7,#240]
 2260 1512 4FF00002 	 mov r2,#0
 2261 1516 4FF00003 	 mov r3,#0
 2262 151a FFF7FEFF 	 bl __aeabi_dcmplt
 2263 151e 0346     	 mov r3,r0
 2264 1520 002B     	 cmp r3,#0
 2265 1522 1FD0     	 beq .L278
 2266              	 .loc 1 486 0 is_stmt 0 discriminator 1
 2267 1524 D7F8F030 	 ldr r3,[r7,#240]
 2268 1528 BB64     	 str r3,[r7,#72]
 2269 152a D7F8F430 	 ldr r3,[r7,#244]
 2270 152e 83F00043 	 eor r3,r3,#-2147483648
 2271 1532 FB64     	 str r3,[r7,#76]
 2272 1534 D7E91201 	 ldrd r0,[r7,#72]
 2273 1538 FFF7FEFF 	 bl __aeabi_d2uiz
 2274 153c 0346     	 mov r3,r0
 2275 153e DBB2     	 uxtb r3,r3
 2276 1540 5B42     	 negs r3,r3
 2277 1542 DBB2     	 uxtb r3,r3
 2278 1544 14E0     	 b .L148
 2279              	.L307:
 2280 1546 00BF     	 .align 3
 2281              	.L306:
 2282 1548 CDCCCCCC 	 .word -858993459
 2283 154c CCCCF43F 	 .word 1073007820
 2284 1550 00000000 	 .word VCU_B
 2285 1554 00000000 	 .word VCU_DW
 2286 1558 00002440 	 .word 1076101120
 2287 155c 0000F040 	 .word 1089470464
 2288 1560 00007040 	 .word 1081081856
 2289              	.L278:
 2290              	 .loc 1 486 0 discriminator 2
 2291 1564 D7E93C01 	 ldrd r0,[r7,#240]
 2292 1568 FFF7FEFF 	 bl __aeabi_d2uiz
 2293 156c 0346     	 mov r3,r0
 2294 156e DBB2     	 uxtb r3,r3
 2295              	.L148:
 2296              	 .loc 1 486 0 discriminator 4
 2297 1570 AB4A     	 ldr r2,.L308+8
 2298 1572 82F85137 	 strb r3,[r2,#1873]
 487:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S93>/Data Type Conversion10' */
 488:../Simulink/Subsystem_OutputData.c **** 
 489:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S68>/Data Store Write1' */
 490:../Simulink/Subsystem_OutputData.c **** /*@>15981*/VCU_DW./*@>17279*/VAR_OUT_x_RH_RR/*@>700d*/ = /*@>15628*/VCU_B./*@>17141*/DataTypeConver
 2299              	 .loc 1 490 0 is_stmt 1 discriminator 4
 2300 1576 AA4B     	 ldr r3,.L308+8
 2301 1578 93F85137 	 ldrb r3,[r3,#1873]
 2302 157c A94A     	 ldr r2,.L308+12
 2303 157e 82F82931 	 strb r3,[r2,#297]
 491:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S94>/Factor' */
 492:../Simulink/Subsystem_OutputData.c **** /*@>1562e*/VCU_B./*@>17144*/Factor_f/*@>7015*/ = /*@>12ae1*/1.3/*@>12de0*/ * /*@>15634*/VCU_B./*@>1
 2304              	 .loc 1 492 0 discriminator 4
 2305 1582 A74B     	 ldr r3,.L308+8
 2306 1584 03F5B763 	 add r3,r3,#1464
 2307 1588 D3E90023 	 ldrd r2,[r3]
 2308 158c 1046     	 mov r0,r2
 2309 158e 1946     	 mov r1,r3
 2310 1590 A1A3     	 adr r3,.L308
 2311 1592 D3E90023 	 ldrd r2,[r3]
 2312 1596 FFF7FEFF 	 bl __aeabi_dmul
 2313 159a 0246     	 mov r2,r0
 2314 159c 0B46     	 mov r3,r1
 2315 159e 1046     	 mov r0,r2
 2316 15a0 1946     	 mov r1,r3
 2317 15a2 9F4B     	 ldr r3,.L308+8
 2318 15a4 03F58C63 	 add r3,r3,#1120
 2319 15a8 C3E90001 	 strd r0,[r3]
 493:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S94>/Add1' */
 494:../Simulink/Subsystem_OutputData.c **** /*@>1563a*/VCU_B./*@>1714a*/Add1_ge/*@>98de*/ = /*@>15640*/VCU_B./*@>1714d*/Factor_f;
 2320              	 .loc 1 494 0 discriminator 4
 2321 15ac 9C4B     	 ldr r3,.L308+8
 2322 15ae 03F58C63 	 add r3,r3,#1120
 2323 15b2 D3E90001 	 ldrd r0,[r3]
 2324 15b6 9A4B     	 ldr r3,.L308+8
 2325 15b8 03F58D63 	 add r3,r3,#1128
 2326 15bc C3E90001 	 strd r0,[r3]
 495:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S94>/Data Type Conversion10' */
 496:../Simulink/Subsystem_OutputData.c **** /*@>12d9b*/tmp/*@>12d9d*/ = /*@>148c6*/floor(/*@>15646*/VCU_B./*@>17150*/Add1_ge);
 2327              	 .loc 1 496 0 discriminator 4
 2328 15c0 974B     	 ldr r3,.L308+8
 2329 15c2 03F58D63 	 add r3,r3,#1128
 2330 15c6 D3E90023 	 ldrd r2,[r3]
 2331 15ca 1046     	 mov r0,r2
 2332 15cc 1946     	 mov r1,r3
 2333 15ce FFF7FEFF 	 bl floor
 2334 15d2 C7E93C01 	 strd r0,[r7,#240]
 497:../Simulink/Subsystem_OutputData.c **** /*@>12dbb*/if (/*@>148c8*/rtIsNaN(/*@>12d9f*/tmp)/*@>12da9*/ || /*@>148ca*/rtIsInf(/*@>12da4*/tmp))
 2335              	 .loc 1 497 0 discriminator 4
 2336 15d6 D7E93C01 	 ldrd r0,[r7,#240]
 2337 15da FFF7FEFF 	 bl rtIsNaN
 2338 15de 0346     	 mov r3,r0
 2339 15e0 002B     	 cmp r3,#0
 2340 15e2 06D1     	 bne .L149
 2341              	 .loc 1 497 0 is_stmt 0 discriminator 1
 2342 15e4 D7E93C01 	 ldrd r0,[r7,#240]
 2343 15e8 FFF7FEFF 	 bl rtIsInf
 2344 15ec 0346     	 mov r3,r0
 2345 15ee 002B     	 cmp r3,#0
 2346 15f0 06D0     	 beq .L150
 2347              	.L149:
 498:../Simulink/Subsystem_OutputData.c ****     /*@>12dac*/tmp/*@>12dae*/ = /*@>12dab*/0.0;
 2348              	 .loc 1 498 0 is_stmt 1
 2349 15f2 4FF00002 	 mov r2,#0
 2350 15f6 4FF00003 	 mov r3,#0
 2351 15fa C7E93C23 	 strd r2,[r7,#240]
 2352 15fe 08E0     	 b .L151
 2353              	.L150:
 499:../Simulink/Subsystem_OutputData.c **** } else {
 500:../Simulink/Subsystem_OutputData.c ****     /*@>12db7*/tmp/*@>12db9*/ = /*@>148cc*/fmod(/*@>12db0*/tmp, /*@>12db4*/256.0);
 2354              	 .loc 1 500 0
 2355 1600 D7E93C01 	 ldrd r0,[r7,#240]
 2356 1604 4FF00002 	 mov r2,#0
 2357 1608 874B     	 ldr r3,.L308+16
 2358 160a FFF7FEFF 	 bl fmod
 2359 160e C7E93C01 	 strd r0,[r7,#240]
 2360              	.L151:
 501:../Simulink/Subsystem_OutputData.c **** }
 502:../Simulink/Subsystem_OutputData.c **** /*@>1564c*/VCU_B./*@>17153*/DataTypeConversion10_e/*@>701d*/ = /*@>13964*/(uint8_T)(/*@>12dc2*/tmp/
 2361              	 .loc 1 502 0
 2362 1612 D7E93C01 	 ldrd r0,[r7,#240]
 2363 1616 4FF00002 	 mov r2,#0
 2364 161a 4FF00003 	 mov r3,#0
 2365 161e FFF7FEFF 	 bl __aeabi_dcmplt
 2366 1622 0346     	 mov r3,r0
 2367 1624 002B     	 cmp r3,#0
 2368 1626 10D0     	 beq .L279
 2369              	 .loc 1 502 0 is_stmt 0 discriminator 1
 2370 1628 D7F8F030 	 ldr r3,[r7,#240]
 2371 162c 3B64     	 str r3,[r7,#64]
 2372 162e D7F8F430 	 ldr r3,[r7,#244]
 2373 1632 83F00043 	 eor r3,r3,#-2147483648
 2374 1636 7B64     	 str r3,[r7,#68]
 2375 1638 D7E91001 	 ldrd r0,[r7,#64]
 2376 163c FFF7FEFF 	 bl __aeabi_d2uiz
 2377 1640 0346     	 mov r3,r0
 2378 1642 DBB2     	 uxtb r3,r3
 2379 1644 5B42     	 negs r3,r3
 2380 1646 DBB2     	 uxtb r3,r3
 2381 1648 05E0     	 b .L154
 2382              	.L279:
 2383              	 .loc 1 502 0 discriminator 2
 2384 164a D7E93C01 	 ldrd r0,[r7,#240]
 2385 164e FFF7FEFF 	 bl __aeabi_d2uiz
 2386 1652 0346     	 mov r3,r0
 2387 1654 DBB2     	 uxtb r3,r3
 2388              	.L154:
 2389              	 .loc 1 502 0 discriminator 4
 2390 1656 724A     	 ldr r2,.L308+8
 2391 1658 82F85237 	 strb r3,[r2,#1874]
 503:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S94>/Data Type Conversion10' */
 504:../Simulink/Subsystem_OutputData.c **** 
 505:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S68>/Data Store Write2' */
 506:../Simulink/Subsystem_OutputData.c **** /*@>15987*/VCU_DW./*@>1727c*/VAR_OUT_x_RH_F/*@>701f*/ = /*@>15652*/VCU_B./*@>17156*/DataTypeConvers
 2392              	 .loc 1 506 0 is_stmt 1 discriminator 4
 2393 165c 704B     	 ldr r3,.L308+8
 2394 165e 93F85237 	 ldrb r3,[r3,#1874]
 2395 1662 704A     	 ldr r2,.L308+12
 2396 1664 82F82A31 	 strb r3,[r2,#298]
 507:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S95>/Factor' */
 508:../Simulink/Subsystem_OutputData.c **** /*@>15658*/VCU_B./*@>17159*/Factor_o/*@>7027*/ = /*@>12ae2*/10.0/*@>12d94*/ * /*@>1565e*/VCU_B./*@>
 2397              	 .loc 1 508 0 discriminator 4
 2398 1668 6D4B     	 ldr r3,.L308+8
 2399 166a 03F5C163 	 add r3,r3,#1544
 2400 166e D3E90023 	 ldrd r2,[r3]
 2401 1672 1046     	 mov r0,r2
 2402 1674 1946     	 mov r1,r3
 2403 1676 4FF00002 	 mov r2,#0
 2404 167a 6C4B     	 ldr r3,.L308+20
 2405 167c FFF7FEFF 	 bl __aeabi_dmul
 2406 1680 0246     	 mov r2,r0
 2407 1682 0B46     	 mov r3,r1
 2408 1684 1046     	 mov r0,r2
 2409 1686 1946     	 mov r1,r3
 2410 1688 654B     	 ldr r3,.L308+8
 2411 168a 03F58E63 	 add r3,r3,#1136
 2412 168e C3E90001 	 strd r0,[r3]
 509:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S95>/Add1' */
 510:../Simulink/Subsystem_OutputData.c **** /*@>15664*/VCU_B./*@>1715f*/Add1_id/*@>98e3*/ = /*@>1566a*/VCU_B./*@>17162*/Factor_o;
 2413              	 .loc 1 510 0 discriminator 4
 2414 1692 634B     	 ldr r3,.L308+8
 2415 1694 03F58E63 	 add r3,r3,#1136
 2416 1698 D3E90001 	 ldrd r0,[r3]
 2417 169c 604B     	 ldr r3,.L308+8
 2418 169e 03F58F63 	 add r3,r3,#1144
 2419 16a2 C3E90001 	 strd r0,[r3]
 511:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S95>/Data Type Conversion10' */
 512:../Simulink/Subsystem_OutputData.c **** /*@>12d4f*/tmp/*@>12d51*/ = /*@>148ce*/floor(/*@>15670*/VCU_B./*@>17165*/Add1_id);
 2420              	 .loc 1 512 0 discriminator 4
 2421 16a6 5E4B     	 ldr r3,.L308+8
 2422 16a8 03F58F63 	 add r3,r3,#1144
 2423 16ac D3E90023 	 ldrd r2,[r3]
 2424 16b0 1046     	 mov r0,r2
 2425 16b2 1946     	 mov r1,r3
 2426 16b4 FFF7FEFF 	 bl floor
 2427 16b8 C7E93C01 	 strd r0,[r7,#240]
 513:../Simulink/Subsystem_OutputData.c **** /*@>12d6f*/if (/*@>148d0*/rtIsNaN(/*@>12d53*/tmp)/*@>12d5d*/ || /*@>148d2*/rtIsInf(/*@>12d58*/tmp))
 2428              	 .loc 1 513 0 discriminator 4
 2429 16bc D7E93C01 	 ldrd r0,[r7,#240]
 2430 16c0 FFF7FEFF 	 bl rtIsNaN
 2431 16c4 0346     	 mov r3,r0
 2432 16c6 002B     	 cmp r3,#0
 2433 16c8 06D1     	 bne .L155
 2434              	 .loc 1 513 0 is_stmt 0 discriminator 1
 2435 16ca D7E93C01 	 ldrd r0,[r7,#240]
 2436 16ce FFF7FEFF 	 bl rtIsInf
 2437 16d2 0346     	 mov r3,r0
 2438 16d4 002B     	 cmp r3,#0
 2439 16d6 06D0     	 beq .L156
 2440              	.L155:
 514:../Simulink/Subsystem_OutputData.c ****     /*@>12d60*/tmp/*@>12d62*/ = /*@>12d5f*/0.0;
 2441              	 .loc 1 514 0 is_stmt 1
 2442 16d8 4FF00002 	 mov r2,#0
 2443 16dc 4FF00003 	 mov r3,#0
 2444 16e0 C7E93C23 	 strd r2,[r7,#240]
 2445 16e4 08E0     	 b .L157
 2446              	.L156:
 515:../Simulink/Subsystem_OutputData.c **** } else {
 516:../Simulink/Subsystem_OutputData.c ****     /*@>12d6b*/tmp/*@>12d6d*/ = /*@>148d4*/fmod(/*@>12d64*/tmp, /*@>12d68*/256.0);
 2447              	 .loc 1 516 0
 2448 16e6 D7E93C01 	 ldrd r0,[r7,#240]
 2449 16ea 4FF00002 	 mov r2,#0
 2450 16ee 4E4B     	 ldr r3,.L308+16
 2451 16f0 FFF7FEFF 	 bl fmod
 2452 16f4 C7E93C01 	 strd r0,[r7,#240]
 2453              	.L157:
 517:../Simulink/Subsystem_OutputData.c **** }
 518:../Simulink/Subsystem_OutputData.c **** /*@>15676*/VCU_B./*@>17168*/DataTypeConversion10_g/*@>702f*/ = /*@>13979*/(uint8_T)(/*@>12d76*/tmp/
 2454              	 .loc 1 518 0
 2455 16f8 D7E93C01 	 ldrd r0,[r7,#240]
 2456 16fc 4FF00002 	 mov r2,#0
 2457 1700 4FF00003 	 mov r3,#0
 2458 1704 FFF7FEFF 	 bl __aeabi_dcmplt
 2459 1708 0346     	 mov r3,r0
 2460 170a 002B     	 cmp r3,#0
 2461 170c 10D0     	 beq .L280
 2462              	 .loc 1 518 0 is_stmt 0 discriminator 1
 2463 170e D7F8F030 	 ldr r3,[r7,#240]
 2464 1712 BB63     	 str r3,[r7,#56]
 2465 1714 D7F8F430 	 ldr r3,[r7,#244]
 2466 1718 83F00043 	 eor r3,r3,#-2147483648
 2467 171c FB63     	 str r3,[r7,#60]
 2468 171e D7E90E01 	 ldrd r0,[r7,#56]
 2469 1722 FFF7FEFF 	 bl __aeabi_d2uiz
 2470 1726 0346     	 mov r3,r0
 2471 1728 DBB2     	 uxtb r3,r3
 2472 172a 5B42     	 negs r3,r3
 2473 172c DBB2     	 uxtb r3,r3
 2474 172e 05E0     	 b .L160
 2475              	.L280:
 2476              	 .loc 1 518 0 discriminator 2
 2477 1730 D7E93C01 	 ldrd r0,[r7,#240]
 2478 1734 FFF7FEFF 	 bl __aeabi_d2uiz
 2479 1738 0346     	 mov r3,r0
 2480 173a DBB2     	 uxtb r3,r3
 2481              	.L160:
 2482              	 .loc 1 518 0 discriminator 4
 2483 173c 384A     	 ldr r2,.L308+8
 2484 173e 82F85337 	 strb r3,[r2,#1875]
 519:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S95>/Data Type Conversion10' */
 520:../Simulink/Subsystem_OutputData.c **** 
 521:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S68>/Data Store Write3' */
 522:../Simulink/Subsystem_OutputData.c **** /*@>1598d*/VCU_DW./*@>1727f*/VAR_OUT_x_clutch/*@>7031*/ = /*@>1567c*/VCU_B./*@>1716b*/DataTypeConve
 2485              	 .loc 1 522 0 is_stmt 1 discriminator 4
 2486 1742 374B     	 ldr r3,.L308+8
 2487 1744 93F85337 	 ldrb r3,[r3,#1875]
 2488 1748 364A     	 ldr r2,.L308+12
 2489 174a 82F82B31 	 strb r3,[r2,#299]
 523:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S96>/Factor' */
 524:../Simulink/Subsystem_OutputData.c **** /*@>15682*/VCU_B./*@>1716e*/Factor_k/*@>7039*/ = /*@>12ae3*/10.0/*@>12d48*/ * /*@>15688*/VCU_B./*@>
 2490              	 .loc 1 524 0 discriminator 4
 2491 174e 344B     	 ldr r3,.L308+8
 2492 1750 03F5B063 	 add r3,r3,#1408
 2493 1754 D3E90023 	 ldrd r2,[r3]
 2494 1758 1046     	 mov r0,r2
 2495 175a 1946     	 mov r1,r3
 2496 175c 4FF00002 	 mov r2,#0
 2497 1760 324B     	 ldr r3,.L308+20
 2498 1762 FFF7FEFF 	 bl __aeabi_dmul
 2499 1766 0246     	 mov r2,r0
 2500 1768 0B46     	 mov r3,r1
 2501 176a 1046     	 mov r0,r2
 2502 176c 1946     	 mov r1,r3
 2503 176e 2C4B     	 ldr r3,.L308+8
 2504 1770 03F59063 	 add r3,r3,#1152
 2505 1774 C3E90001 	 strd r0,[r3]
 525:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S96>/Add1' */
 526:../Simulink/Subsystem_OutputData.c **** /*@>1568e*/VCU_B./*@>17174*/Add1_d/*@>98e8*/ = /*@>15694*/VCU_B./*@>17177*/Factor_k;
 2506              	 .loc 1 526 0 discriminator 4
 2507 1778 294B     	 ldr r3,.L308+8
 2508 177a 03F59063 	 add r3,r3,#1152
 2509 177e D3E90001 	 ldrd r0,[r3]
 2510 1782 274B     	 ldr r3,.L308+8
 2511 1784 03F59163 	 add r3,r3,#1160
 2512 1788 C3E90001 	 strd r0,[r3]
 527:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S96>/Data Type Conversion10' */
 528:../Simulink/Subsystem_OutputData.c **** /*@>12d03*/tmp/*@>12d05*/ = /*@>148d6*/floor(/*@>1569a*/VCU_B./*@>1717a*/Add1_d);
 2513              	 .loc 1 528 0 discriminator 4
 2514 178c 244B     	 ldr r3,.L308+8
 2515 178e 03F59163 	 add r3,r3,#1160
 2516 1792 D3E90023 	 ldrd r2,[r3]
 2517 1796 1046     	 mov r0,r2
 2518 1798 1946     	 mov r1,r3
 2519 179a FFF7FEFF 	 bl floor
 2520 179e C7E93C01 	 strd r0,[r7,#240]
 529:../Simulink/Subsystem_OutputData.c **** /*@>12d23*/if (/*@>148d8*/rtIsNaN(/*@>12d07*/tmp)/*@>12d11*/ || /*@>148da*/rtIsInf(/*@>12d0c*/tmp))
 2521              	 .loc 1 529 0 discriminator 4
 2522 17a2 D7E93C01 	 ldrd r0,[r7,#240]
 2523 17a6 FFF7FEFF 	 bl rtIsNaN
 2524 17aa 0346     	 mov r3,r0
 2525 17ac 002B     	 cmp r3,#0
 2526 17ae 06D1     	 bne .L161
 2527              	 .loc 1 529 0 is_stmt 0 discriminator 1
 2528 17b0 D7E93C01 	 ldrd r0,[r7,#240]
 2529 17b4 FFF7FEFF 	 bl rtIsInf
 2530 17b8 0346     	 mov r3,r0
 2531 17ba 002B     	 cmp r3,#0
 2532 17bc 06D0     	 beq .L162
 2533              	.L161:
 530:../Simulink/Subsystem_OutputData.c ****     /*@>12d14*/tmp/*@>12d16*/ = /*@>12d13*/0.0;
 2534              	 .loc 1 530 0 is_stmt 1
 2535 17be 4FF00002 	 mov r2,#0
 2536 17c2 4FF00003 	 mov r3,#0
 2537 17c6 C7E93C23 	 strd r2,[r7,#240]
 2538 17ca 08E0     	 b .L163
 2539              	.L162:
 531:../Simulink/Subsystem_OutputData.c **** } else {
 532:../Simulink/Subsystem_OutputData.c ****     /*@>12d1f*/tmp/*@>12d21*/ = /*@>148dc*/fmod(/*@>12d18*/tmp, /*@>12d1c*/256.0);
 2540              	 .loc 1 532 0
 2541 17cc D7E93C01 	 ldrd r0,[r7,#240]
 2542 17d0 4FF00002 	 mov r2,#0
 2543 17d4 144B     	 ldr r3,.L308+16
 2544 17d6 FFF7FEFF 	 bl fmod
 2545 17da C7E93C01 	 strd r0,[r7,#240]
 2546              	.L163:
 533:../Simulink/Subsystem_OutputData.c **** }
 534:../Simulink/Subsystem_OutputData.c **** /*@>156a0*/VCU_B./*@>1717d*/DataTypeConversion10_k/*@>7041*/ = /*@>1398e*/(uint8_T)(/*@>12d2a*/tmp/
 2547              	 .loc 1 534 0
 2548 17de D7E93C01 	 ldrd r0,[r7,#240]
 2549 17e2 4FF00002 	 mov r2,#0
 2550 17e6 4FF00003 	 mov r3,#0
 2551 17ea FFF7FEFF 	 bl __aeabi_dcmplt
 2552 17ee 0346     	 mov r3,r0
 2553 17f0 002B     	 cmp r3,#0
 2554 17f2 1DD0     	 beq .L281
 2555              	 .loc 1 534 0 is_stmt 0 discriminator 1
 2556 17f4 D7F8F030 	 ldr r3,[r7,#240]
 2557 17f8 3B63     	 str r3,[r7,#48]
 2558 17fa D7F8F430 	 ldr r3,[r7,#244]
 2559 17fe 83F00043 	 eor r3,r3,#-2147483648
 2560 1802 7B63     	 str r3,[r7,#52]
 2561 1804 D7E90C01 	 ldrd r0,[r7,#48]
 2562 1808 FFF7FEFF 	 bl __aeabi_d2uiz
 2563 180c 0346     	 mov r3,r0
 2564 180e DBB2     	 uxtb r3,r3
 2565 1810 5B42     	 negs r3,r3
 2566 1812 DBB2     	 uxtb r3,r3
 2567 1814 12E0     	 b .L166
 2568              	.L309:
 2569 1816 00BF     	 .align 3
 2570              	.L308:
 2571 1818 CDCCCCCC 	 .word -858993459
 2572 181c CCCCF43F 	 .word 1073007820
 2573 1820 00000000 	 .word VCU_B
 2574 1824 00000000 	 .word VCU_DW
 2575 1828 00007040 	 .word 1081081856
 2576 182c 00002440 	 .word 1076101120
 2577              	.L281:
 2578              	 .loc 1 534 0 discriminator 2
 2579 1830 D7E93C01 	 ldrd r0,[r7,#240]
 2580 1834 FFF7FEFF 	 bl __aeabi_d2uiz
 2581 1838 0346     	 mov r3,r0
 2582 183a DBB2     	 uxtb r3,r3
 2583              	.L166:
 2584              	 .loc 1 534 0 discriminator 4
 2585 183c 714A     	 ldr r2,.L310
 2586 183e 82F85437 	 strb r3,[r2,#1876]
 535:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S96>/Data Type Conversion10' */
 536:../Simulink/Subsystem_OutputData.c **** 
 537:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S68>/Data Store Write4' */
 538:../Simulink/Subsystem_OutputData.c **** /*@>15993*/VCU_DW./*@>17282*/VAR_OUT_x_clutch_STW/*@>7043*/ = /*@>156a6*/VCU_B./*@>17180*/DataTypeC
 2587              	 .loc 1 538 0 is_stmt 1 discriminator 4
 2588 1842 704B     	 ldr r3,.L310
 2589 1844 93F85437 	 ldrb r3,[r3,#1876]
 2590 1848 6F4A     	 ldr r2,.L310+4
 2591 184a 82F82C31 	 strb r3,[r2,#300]
 539:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S97>/Factor' */
 540:../Simulink/Subsystem_OutputData.c **** /*@>156ac*/VCU_B./*@>17183*/Factor_cv/*@>704b*/ = /*@>13743*/40960U/*@>12cfb*/ * /*@>156b2*/VCU_B./
 2592              	 .loc 1 540 0 discriminator 4
 2593 184e 6D4B     	 ldr r3,.L310
 2594 1850 B3F82437 	 ldrh r3,[r3,#1828]
 2595 1854 1A46     	 mov r2,r3
 2596 1856 1346     	 mov r3,r2
 2597 1858 9B00     	 lsls r3,r3,#2
 2598 185a 1344     	 add r3,r3,r2
 2599 185c 5B03     	 lsls r3,r3,#13
 2600 185e 1A46     	 mov r2,r3
 2601 1860 684B     	 ldr r3,.L310
 2602 1862 C3F8D826 	 str r2,[r3,#1752]
 541:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S97>/Add1' */
 542:../Simulink/Subsystem_OutputData.c **** /*@>156b8*/VCU_B./*@>17189*/Add1_a5/*@>98ef*/ = /*@>13996*/(real_T)/*@>156be*/VCU_B./*@>1718c*/Fact
 2603              	 .loc 1 542 0 discriminator 4
 2604 1866 674B     	 ldr r3,.L310
 2605 1868 D3F8D836 	 ldr r3,[r3,#1752]
 2606 186c 1846     	 mov r0,r3
 2607 186e FFF7FEFF 	 bl __aeabi_ui2d
 2608 1872 0246     	 mov r2,r0
 2609 1874 0B46     	 mov r3,r1
 2610 1876 1046     	 mov r0,r2
 2611 1878 1946     	 mov r1,r3
 2612 187a 4FF00002 	 mov r2,#0
 2613 187e 634B     	 ldr r3,.L310+8
 2614 1880 FFF7FEFF 	 bl __aeabi_dmul
 2615 1884 0246     	 mov r2,r0
 2616 1886 0B46     	 mov r3,r1
 2617 1888 1046     	 mov r0,r2
 2618 188a 1946     	 mov r1,r3
 2619 188c 5D4B     	 ldr r3,.L310
 2620 188e 03F59263 	 add r3,r3,#1168
 2621 1892 C3E90001 	 strd r0,[r3]
 543:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S97>/Data Type Conversion10' */
 544:../Simulink/Subsystem_OutputData.c **** /*@>12cab*/tmp/*@>12cad*/ = /*@>148de*/floor(/*@>156c4*/VCU_B./*@>1718f*/Add1_a5);
 2622              	 .loc 1 544 0 discriminator 4
 2623 1896 5B4B     	 ldr r3,.L310
 2624 1898 03F59263 	 add r3,r3,#1168
 2625 189c D3E90023 	 ldrd r2,[r3]
 2626 18a0 1046     	 mov r0,r2
 2627 18a2 1946     	 mov r1,r3
 2628 18a4 FFF7FEFF 	 bl floor
 2629 18a8 C7E93C01 	 strd r0,[r7,#240]
 545:../Simulink/Subsystem_OutputData.c **** /*@>12ccb*/if (/*@>148e0*/rtIsNaN(/*@>12caf*/tmp)/*@>12cb9*/ || /*@>148e2*/rtIsInf(/*@>12cb4*/tmp))
 2630              	 .loc 1 545 0 discriminator 4
 2631 18ac D7E93C01 	 ldrd r0,[r7,#240]
 2632 18b0 FFF7FEFF 	 bl rtIsNaN
 2633 18b4 0346     	 mov r3,r0
 2634 18b6 002B     	 cmp r3,#0
 2635 18b8 06D1     	 bne .L167
 2636              	 .loc 1 545 0 is_stmt 0 discriminator 1
 2637 18ba D7E93C01 	 ldrd r0,[r7,#240]
 2638 18be FFF7FEFF 	 bl rtIsInf
 2639 18c2 0346     	 mov r3,r0
 2640 18c4 002B     	 cmp r3,#0
 2641 18c6 06D0     	 beq .L168
 2642              	.L167:
 546:../Simulink/Subsystem_OutputData.c ****     /*@>12cbc*/tmp/*@>12cbe*/ = /*@>12cbb*/0.0;
 2643              	 .loc 1 546 0 is_stmt 1
 2644 18c8 4FF00002 	 mov r2,#0
 2645 18cc 4FF00003 	 mov r3,#0
 2646 18d0 C7E93C23 	 strd r2,[r7,#240]
 2647 18d4 08E0     	 b .L169
 2648              	.L168:
 547:../Simulink/Subsystem_OutputData.c **** } else {
 548:../Simulink/Subsystem_OutputData.c ****     /*@>12cc7*/tmp/*@>12cc9*/ = /*@>148e4*/fmod(/*@>12cc0*/tmp, /*@>12cc4*/256.0);
 2649              	 .loc 1 548 0
 2650 18d6 D7E93C01 	 ldrd r0,[r7,#240]
 2651 18da 4FF00002 	 mov r2,#0
 2652 18de 4C4B     	 ldr r3,.L310+12
 2653 18e0 FFF7FEFF 	 bl fmod
 2654 18e4 C7E93C01 	 strd r0,[r7,#240]
 2655              	.L169:
 549:../Simulink/Subsystem_OutputData.c **** }
 550:../Simulink/Subsystem_OutputData.c **** /*@>156ca*/VCU_B./*@>17192*/DataTypeConversion10_p5/*@>7053*/ = /*@>139a5*/(uint8_T)(/*@>12cd2*/tmp
 2656              	 .loc 1 550 0
 2657 18e8 D7E93C01 	 ldrd r0,[r7,#240]
 2658 18ec 4FF00002 	 mov r2,#0
 2659 18f0 4FF00003 	 mov r3,#0
 2660 18f4 FFF7FEFF 	 bl __aeabi_dcmplt
 2661 18f8 0346     	 mov r3,r0
 2662 18fa 002B     	 cmp r3,#0
 2663 18fc 10D0     	 beq .L282
 2664              	 .loc 1 550 0 is_stmt 0 discriminator 1
 2665 18fe D7F8F030 	 ldr r3,[r7,#240]
 2666 1902 BB62     	 str r3,[r7,#40]
 2667 1904 D7F8F430 	 ldr r3,[r7,#244]
 2668 1908 83F00043 	 eor r3,r3,#-2147483648
 2669 190c FB62     	 str r3,[r7,#44]
 2670 190e D7E90A01 	 ldrd r0,[r7,#40]
 2671 1912 FFF7FEFF 	 bl __aeabi_d2uiz
 2672 1916 0346     	 mov r3,r0
 2673 1918 DBB2     	 uxtb r3,r3
 2674 191a 5B42     	 negs r3,r3
 2675 191c DBB2     	 uxtb r3,r3
 2676 191e 05E0     	 b .L172
 2677              	.L282:
 2678              	 .loc 1 550 0 discriminator 2
 2679 1920 D7E93C01 	 ldrd r0,[r7,#240]
 2680 1924 FFF7FEFF 	 bl __aeabi_d2uiz
 2681 1928 0346     	 mov r3,r0
 2682 192a DBB2     	 uxtb r3,r3
 2683              	.L172:
 2684              	 .loc 1 550 0 discriminator 4
 2685 192c 354A     	 ldr r2,.L310
 2686 192e 82F85537 	 strb r3,[r2,#1877]
 551:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S97>/Data Type Conversion10' */
 552:../Simulink/Subsystem_OutputData.c **** 
 553:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S68>/Data Store Write5' */
 554:../Simulink/Subsystem_OutputData.c **** /*@>15999*/VCU_DW./*@>17285*/VAR_OUT_p_pneum/*@>7055*/ = /*@>156d0*/VCU_B./*@>17195*/DataTypeConver
 2687              	 .loc 1 554 0 is_stmt 1 discriminator 4
 2688 1932 344B     	 ldr r3,.L310
 2689 1934 93F85527 	 ldrb r2,[r3,#1877]
 2690 1938 334B     	 ldr r3,.L310+4
 2691 193a 83F82D21 	 strb r2,[r3,#301]
 555:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S98>/Factor' */
 556:../Simulink/Subsystem_OutputData.c **** /*@>156d6*/VCU_B./*@>17198*/Factor_nt/*@>705d*/ = /*@>12ae4*/10.0/*@>12ca4*/ * /*@>156dc*/VCU_B./*@
 2692              	 .loc 1 556 0 discriminator 4
 2693 193e 314B     	 ldr r3,.L310
 2694 1940 03F5C963 	 add r3,r3,#1608
 2695 1944 D3E90023 	 ldrd r2,[r3]
 2696 1948 1046     	 mov r0,r2
 2697 194a 1946     	 mov r1,r3
 2698 194c 4FF00002 	 mov r2,#0
 2699 1950 304B     	 ldr r3,.L310+16
 2700 1952 FFF7FEFF 	 bl __aeabi_dmul
 2701 1956 0246     	 mov r2,r0
 2702 1958 0B46     	 mov r3,r1
 2703 195a 2A49     	 ldr r1,.L310
 2704 195c 01F59361 	 add r1,r1,#1176
 2705 1960 C1E90023 	 strd r2,[r1]
 557:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S98>/Add1' */
 558:../Simulink/Subsystem_OutputData.c **** /*@>156e2*/VCU_B./*@>1719e*/Add1_ph/*@>98f4*/ = /*@>156e8*/VCU_B./*@>171a1*/Factor_nt;
 2706              	 .loc 1 558 0 discriminator 4
 2707 1964 274B     	 ldr r3,.L310
 2708 1966 03F59363 	 add r3,r3,#1176
 2709 196a D3E90023 	 ldrd r2,[r3]
 2710 196e 2549     	 ldr r1,.L310
 2711 1970 01F59461 	 add r1,r1,#1184
 2712 1974 C1E90023 	 strd r2,[r1]
 559:../Simulink/Subsystem_OutputData.c **** /* DataTypeConversion: '<S98>/Data Type Conversion10' */
 560:../Simulink/Subsystem_OutputData.c **** /*@>12c5f*/tmp/*@>12c61*/ = /*@>148e6*/floor(/*@>156ee*/VCU_B./*@>171a4*/Add1_ph);
 2713              	 .loc 1 560 0 discriminator 4
 2714 1978 224B     	 ldr r3,.L310
 2715 197a 03F59463 	 add r3,r3,#1184
 2716 197e D3E90023 	 ldrd r2,[r3]
 2717 1982 1046     	 mov r0,r2
 2718 1984 1946     	 mov r1,r3
 2719 1986 FFF7FEFF 	 bl floor
 2720 198a C7E93C01 	 strd r0,[r7,#240]
 561:../Simulink/Subsystem_OutputData.c **** /*@>12c7f*/if (/*@>148e8*/rtIsNaN(/*@>12c63*/tmp)/*@>12c6d*/ || /*@>148ea*/rtIsInf(/*@>12c68*/tmp))
 2721              	 .loc 1 561 0 discriminator 4
 2722 198e D7E93C01 	 ldrd r0,[r7,#240]
 2723 1992 FFF7FEFF 	 bl rtIsNaN
 2724 1996 0346     	 mov r3,r0
 2725 1998 002B     	 cmp r3,#0
 2726 199a 06D1     	 bne .L173
 2727              	 .loc 1 561 0 is_stmt 0 discriminator 1
 2728 199c D7E93C01 	 ldrd r0,[r7,#240]
 2729 19a0 FFF7FEFF 	 bl rtIsInf
 2730 19a4 0346     	 mov r3,r0
 2731 19a6 002B     	 cmp r3,#0
 2732 19a8 06D0     	 beq .L174
 2733              	.L173:
 562:../Simulink/Subsystem_OutputData.c ****     /*@>12c70*/tmp/*@>12c72*/ = /*@>12c6f*/0.0;
 2734              	 .loc 1 562 0 is_stmt 1
 2735 19aa 4FF00002 	 mov r2,#0
 2736 19ae 4FF00003 	 mov r3,#0
 2737 19b2 C7E93C23 	 strd r2,[r7,#240]
 2738 19b6 08E0     	 b .L175
 2739              	.L174:
 563:../Simulink/Subsystem_OutputData.c **** } else {
 564:../Simulink/Subsystem_OutputData.c ****     /*@>12c7b*/tmp/*@>12c7d*/ = /*@>148ec*/fmod(/*@>12c74*/tmp, /*@>12c78*/256.0);
 2740              	 .loc 1 564 0
 2741 19b8 D7E93C01 	 ldrd r0,[r7,#240]
 2742 19bc 4FF00002 	 mov r2,#0
 2743 19c0 134B     	 ldr r3,.L310+12
 2744 19c2 FFF7FEFF 	 bl fmod
 2745 19c6 C7E93C01 	 strd r0,[r7,#240]
 2746              	.L175:
 565:../Simulink/Subsystem_OutputData.c **** }
 566:../Simulink/Subsystem_OutputData.c **** /*@>156f4*/VCU_B./*@>171a7*/DataTypeConversion10_bm/*@>7065*/ = /*@>139ba*/(uint8_T)(/*@>12c86*/tmp
 2747              	 .loc 1 566 0
 2748 19ca D7E93C01 	 ldrd r0,[r7,#240]
 2749 19ce 4FF00002 	 mov r2,#0
 2750 19d2 4FF00003 	 mov r3,#0
 2751 19d6 FFF7FEFF 	 bl __aeabi_dcmplt
 2752 19da 0346     	 mov r3,r0
 2753 19dc 002B     	 cmp r3,#0
 2754 19de 1BD0     	 beq .L283
 2755              	 .loc 1 566 0 is_stmt 0 discriminator 1
 2756 19e0 D7F8F030 	 ldr r3,[r7,#240]
 2757 19e4 3B62     	 str r3,[r7,#32]
 2758 19e6 D7F8F430 	 ldr r3,[r7,#244]
 2759 19ea 83F00043 	 eor r3,r3,#-2147483648
 2760 19ee 7B62     	 str r3,[r7,#36]
 2761 19f0 D7E90801 	 ldrd r0,[r7,#32]
 2762 19f4 FFF7FEFF 	 bl __aeabi_d2uiz
 2763 19f8 0346     	 mov r3,r0
 2764 19fa DBB2     	 uxtb r3,r3
 2765 19fc 5B42     	 negs r3,r3
 2766 19fe DBB2     	 uxtb r3,r3
 2767 1a00 10E0     	 b .L178
 2768              	.L311:
 2769 1a02 00BF     	 .align 2
 2770              	.L310:
 2771 1a04 00000000 	 .word VCU_B
 2772 1a08 00000000 	 .word VCU_DW
 2773 1a0c 0000703E 	 .word 1047527424
 2774 1a10 00007040 	 .word 1081081856
 2775 1a14 00002440 	 .word 1076101120
 2776              	.L283:
 2777              	 .loc 1 566 0 discriminator 2
 2778 1a18 D7E93C01 	 ldrd r0,[r7,#240]
 2779 1a1c FFF7FEFF 	 bl __aeabi_d2uiz
 2780 1a20 0346     	 mov r3,r0
 2781 1a22 DBB2     	 uxtb r3,r3
 2782              	.L178:
 2783              	 .loc 1 566 0 discriminator 4
 2784 1a24 B64A     	 ldr r2,.L312+8
 2785 1a26 82F85637 	 strb r3,[r2,#1878]
 567:../Simulink/Subsystem_OutputData.c **** /* End of DataTypeConversion: '<S98>/Data Type Conversion10' */
 568:../Simulink/Subsystem_OutputData.c **** 
 569:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S68>/Data Store Write6' */
 570:../Simulink/Subsystem_OutputData.c **** /*@>1599f*/VCU_DW./*@>17288*/VAR_OUT_U_Bat/*@>7067*/ = /*@>156fa*/VCU_B./*@>171aa*/DataTypeConversi
 2786              	 .loc 1 570 0 is_stmt 1 discriminator 4
 2787 1a2a B54B     	 ldr r3,.L312+8
 2788 1a2c 93F85627 	 ldrb r2,[r3,#1878]
 2789 1a30 B44B     	 ldr r3,.L312+12
 2790 1a32 83F82E21 	 strb r2,[r3,#302]
 571:../Simulink/Subsystem_OutputData.c **** /* Sum: '<S106>/Add1' */
 572:../Simulink/Subsystem_OutputData.c **** /*@>15700*/VCU_B./*@>171ad*/Add1_jp/*@>98f9*/ = /*@>15706*/VCU_B./*@>171b0*/Saturation_b;
 2791              	 .loc 1 572 0 discriminator 4
 2792 1a36 B24B     	 ldr r3,.L312+8
 2793 1a38 D3E9BC23 	 ldrd r2,[r3,#752]
 2794 1a3c B049     	 ldr r1,.L312+8
 2795 1a3e 01F59561 	 add r1,r1,#1192
 2796 1a42 C1E90023 	 strd r2,[r1]
 573:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S69>/Data Store Write' */
 574:../Simulink/Subsystem_OutputData.c **** /*@>159a5*/VCU_DW./*@>1728b*/VAR_OUT_Fans_active/*@>706e*/ = /*@>1570c*/VCU_B./*@>171b3*/Add1_jp;
 2797              	 .loc 1 574 0 discriminator 4
 2798 1a46 AE4B     	 ldr r3,.L312+8
 2799 1a48 03F59563 	 add r3,r3,#1192
 2800 1a4c D3E90023 	 ldrd r2,[r3]
 2801 1a50 AC49     	 ldr r1,.L312+12
 2802 1a52 C1E91023 	 strd r2,[r1,#64]
 575:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S69>/Data Store Write1' */
 576:../Simulink/Subsystem_OutputData.c **** /*@>159ab*/VCU_DW./*@>1728e*/VAR_OUT_Waterpump_active/*@>7070*/ = /*@>15809*/VCU_ConstB./*@>1722e*/
 2803              	 .loc 1 576 0 discriminator 4
 2804 1a56 AC4B     	 ldr r3,.L312+16
 2805 1a58 D3E90223 	 ldrd r2,[r3,#8]
 2806 1a5c A949     	 ldr r1,.L312+12
 2807 1a5e C1E91223 	 strd r2,[r1,#72]
 577:../Simulink/Subsystem_OutputData.c **** /* RelationalOperator: '<S109>/Compare' incorporates:
 578:../Simulink/Subsystem_OutputData.c ****  *  Constant: '<S109>/Constant'
 579:../Simulink/Subsystem_OutputData.c ****  */
 580:../Simulink/Subsystem_OutputData.c **** /*@>15712*/VCU_B./*@>171b6*/Compare_mi/*@>7074*/ = (/*@>15718*/VCU_B./*@>171b9*/VOVG_ShiftUp/*@>707
 2808              	 .loc 1 580 0 discriminator 4
 2809 1a62 A74B     	 ldr r3,.L312+8
 2810 1a64 D3E90023 	 ldrd r2,[r3]
 2811 1a68 0121     	 movs r1,#1
 2812 1a6a 0C46     	 mov r4,r1
 2813 1a6c 1046     	 mov r0,r2
 2814 1a6e 1946     	 mov r1,r3
 2815 1a70 4FF00002 	 mov r2,#0
 2816 1a74 4FF00003 	 mov r3,#0
 2817 1a78 FFF7FEFF 	 bl __aeabi_dcmpgt
 2818 1a7c 0346     	 mov r3,r0
 2819 1a7e 002B     	 cmp r3,#0
 2820 1a80 01D1     	 bne .L179
 2821 1a82 0023     	 movs r3,#0
 2822 1a84 1C46     	 mov r4,r3
 2823              	.L179:
 2824 1a86 E3B2     	 uxtb r3,r4
 2825 1a88 1A46     	 mov r2,r3
 2826 1a8a 9D4B     	 ldr r3,.L312+8
 2827 1a8c 83F80928 	 strb r2,[r3,#2057]
 581:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write' */
 582:../Simulink/Subsystem_OutputData.c **** /*@>159b1*/VCU_DW./*@>17291*/VAR_OUT_VOVG_ShiftUp/*@>7076*/ = /*@>1571e*/VCU_B./*@>171bc*/Compare_m
 2828              	 .loc 1 582 0 discriminator 4
 2829 1a90 9B4B     	 ldr r3,.L312+8
 2830 1a92 93F80928 	 ldrb r2,[r3,#2057]
 2831 1a96 9B4B     	 ldr r3,.L312+12
 2832 1a98 83F85C21 	 strb r2,[r3,#348]
 583:../Simulink/Subsystem_OutputData.c **** /* RelationalOperator: '<S110>/Compare' incorporates:
 584:../Simulink/Subsystem_OutputData.c ****  *  Constant: '<S110>/Constant'
 585:../Simulink/Subsystem_OutputData.c ****  */
 586:../Simulink/Subsystem_OutputData.c **** /*@>15724*/VCU_B./*@>171bf*/Compare_ek/*@>707a*/ = (/*@>1572a*/VCU_B./*@>171c2*/VOVG_ShiftDown/*@>7
 2833              	 .loc 1 586 0 discriminator 4
 2834 1a9c 984B     	 ldr r3,.L312+8
 2835 1a9e D3E90423 	 ldrd r2,[r3,#16]
 2836 1aa2 0121     	 movs r1,#1
 2837 1aa4 0C46     	 mov r4,r1
 2838 1aa6 1046     	 mov r0,r2
 2839 1aa8 1946     	 mov r1,r3
 2840 1aaa 4FF00002 	 mov r2,#0
 2841 1aae 4FF00003 	 mov r3,#0
 2842 1ab2 FFF7FEFF 	 bl __aeabi_dcmpgt
 2843 1ab6 0346     	 mov r3,r0
 2844 1ab8 002B     	 cmp r3,#0
 2845 1aba 01D1     	 bne .L180
 2846 1abc 0023     	 movs r3,#0
 2847 1abe 1C46     	 mov r4,r3
 2848              	.L180:
 2849 1ac0 E3B2     	 uxtb r3,r4
 2850 1ac2 1A46     	 mov r2,r3
 2851 1ac4 8E4B     	 ldr r3,.L312+8
 2852 1ac6 83F80A28 	 strb r2,[r3,#2058]
 587:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write1' */
 588:../Simulink/Subsystem_OutputData.c **** /*@>159b7*/VCU_DW./*@>17294*/VAR_OUT_VOVG_ShiftDown/*@>707c*/ = /*@>15730*/VCU_B./*@>171c5*/Compare
 2853              	 .loc 1 588 0 discriminator 4
 2854 1aca 8D4B     	 ldr r3,.L312+8
 2855 1acc 93F80A28 	 ldrb r2,[r3,#2058]
 2856 1ad0 8C4B     	 ldr r3,.L312+12
 2857 1ad2 83F85D21 	 strb r2,[r3,#349]
 589:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S63>/Gain4' */
 590:../Simulink/Subsystem_OutputData.c **** /*@>12c17*/tmp/*@>12c19*/ = /*@>148ee*/floor(/*@>12ae7*/65535.0/*@>12c10*/ * /*@>15736*/VCU_B./*@>1
 2858              	 .loc 1 590 0 discriminator 4
 2859 1ad6 8A4B     	 ldr r3,.L312+8
 2860 1ad8 D3E9BC23 	 ldrd r2,[r3,#752]
 2861 1adc 1046     	 mov r0,r2
 2862 1ade 1946     	 mov r1,r3
 2863 1ae0 85A3     	 adr r3,.L312
 2864 1ae2 D3E90023 	 ldrd r2,[r3]
 2865 1ae6 FFF7FEFF 	 bl __aeabi_dmul
 2866 1aea 0246     	 mov r2,r0
 2867 1aec 0B46     	 mov r3,r1
 2868 1aee 1046     	 mov r0,r2
 2869 1af0 1946     	 mov r1,r3
 2870 1af2 FFF7FEFF 	 bl floor
 2871 1af6 C7E93C01 	 strd r0,[r7,#240]
 591:../Simulink/Subsystem_OutputData.c **** /*@>12c37*/if (/*@>148f0*/rtIsNaN(/*@>12c1b*/tmp)/*@>12c25*/ || /*@>148f2*/rtIsInf(/*@>12c20*/tmp))
 2872              	 .loc 1 591 0 discriminator 4
 2873 1afa D7E93C01 	 ldrd r0,[r7,#240]
 2874 1afe FFF7FEFF 	 bl rtIsNaN
 2875 1b02 0346     	 mov r3,r0
 2876 1b04 002B     	 cmp r3,#0
 2877 1b06 06D1     	 bne .L181
 2878              	 .loc 1 591 0 is_stmt 0 discriminator 1
 2879 1b08 D7E93C01 	 ldrd r0,[r7,#240]
 2880 1b0c FFF7FEFF 	 bl rtIsInf
 2881 1b10 0346     	 mov r3,r0
 2882 1b12 002B     	 cmp r3,#0
 2883 1b14 06D0     	 beq .L182
 2884              	.L181:
 592:../Simulink/Subsystem_OutputData.c ****     /*@>12c28*/tmp/*@>12c2a*/ = /*@>12c27*/0.0;
 2885              	 .loc 1 592 0 is_stmt 1
 2886 1b16 4FF00002 	 mov r2,#0
 2887 1b1a 4FF00003 	 mov r3,#0
 2888 1b1e C7E93C23 	 strd r2,[r7,#240]
 2889 1b22 08E0     	 b .L183
 2890              	.L182:
 593:../Simulink/Subsystem_OutputData.c **** } else {
 594:../Simulink/Subsystem_OutputData.c ****     /*@>12c33*/tmp/*@>12c35*/ = /*@>148f4*/fmod(/*@>12c2c*/tmp, /*@>12c30*/65536.0);
 2891              	 .loc 1 594 0
 2892 1b24 D7E93C01 	 ldrd r0,[r7,#240]
 2893 1b28 4FF00002 	 mov r2,#0
 2894 1b2c 774B     	 ldr r3,.L312+20
 2895 1b2e FFF7FEFF 	 bl fmod
 2896 1b32 C7E93C01 	 strd r0,[r7,#240]
 2897              	.L183:
 595:../Simulink/Subsystem_OutputData.c **** }
 596:../Simulink/Subsystem_OutputData.c **** /*@>1573c*/VCU_B./*@>171cb*/Gain4_f/*@>7084*/ = /*@>139d9*/(uint16_T)(/*@>12c3e*/tmp/*@>12c41*/ < /
 2898              	 .loc 1 596 0
 2899 1b36 D7E93C01 	 ldrd r0,[r7,#240]
 2900 1b3a 4FF00002 	 mov r2,#0
 2901 1b3e 4FF00003 	 mov r3,#0
 2902 1b42 FFF7FEFF 	 bl __aeabi_dcmplt
 2903 1b46 0346     	 mov r3,r0
 2904 1b48 002B     	 cmp r3,#0
 2905 1b4a 10D0     	 beq .L284
 2906              	 .loc 1 596 0 is_stmt 0 discriminator 1
 2907 1b4c D7F8F030 	 ldr r3,[r7,#240]
 2908 1b50 BB61     	 str r3,[r7,#24]
 2909 1b52 D7F8F430 	 ldr r3,[r7,#244]
 2910 1b56 83F00043 	 eor r3,r3,#-2147483648
 2911 1b5a FB61     	 str r3,[r7,#28]
 2912 1b5c D7E90601 	 ldrd r0,[r7,#24]
 2913 1b60 FFF7FEFF 	 bl __aeabi_d2uiz
 2914 1b64 0346     	 mov r3,r0
 2915 1b66 9BB2     	 uxth r3,r3
 2916 1b68 5B42     	 negs r3,r3
 2917 1b6a 9BB2     	 uxth r3,r3
 2918 1b6c 05E0     	 b .L186
 2919              	.L284:
 2920              	 .loc 1 596 0 discriminator 2
 2921 1b6e D7E93C01 	 ldrd r0,[r7,#240]
 2922 1b72 FFF7FEFF 	 bl __aeabi_d2uiz
 2923 1b76 0346     	 mov r3,r0
 2924 1b78 9BB2     	 uxth r3,r3
 2925              	.L186:
 2926              	 .loc 1 596 0 discriminator 4
 2927 1b7a 614A     	 ldr r2,.L312+8
 2928 1b7c A2F80C37 	 strh r3,[r2,#1804]
 597:../Simulink/Subsystem_OutputData.c **** /* End of Gain: '<S63>/Gain4' */
 598:../Simulink/Subsystem_OutputData.c **** 
 599:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write10' */
 600:../Simulink/Subsystem_OutputData.c **** /*@>159bd*/VCU_DW./*@>17297*/VAR_OUT_Fans2_PWM_active/*@>7086*/ = /*@>15742*/VCU_B./*@>171ce*/Gain4
 2929              	 .loc 1 600 0 is_stmt 1 discriminator 4
 2930 1b80 5F4B     	 ldr r3,.L312+8
 2931 1b82 B3F80C27 	 ldrh r2,[r3,#1804]
 2932 1b86 5F4B     	 ldr r3,.L312+12
 2933 1b88 A3F8D420 	 strh r2,[r3,#212]
 601:../Simulink/Subsystem_OutputData.c **** /* RelationalOperator: '<S113>/Compare' incorporates:
 602:../Simulink/Subsystem_OutputData.c ****  *  Constant: '<S113>/Constant'
 603:../Simulink/Subsystem_OutputData.c ****  */
 604:../Simulink/Subsystem_OutputData.c **** /*@>15748*/VCU_B./*@>171d1*/Compare_pr/*@>708a*/ = (/*@>1574e*/VCU_B./*@>171d4*/Ignition_Cut/*@>708
 2934              	 .loc 1 604 0 discriminator 4
 2935 1b8c 5C4B     	 ldr r3,.L312+8
 2936 1b8e D3E90623 	 ldrd r2,[r3,#24]
 2937 1b92 0121     	 movs r1,#1
 2938 1b94 0C46     	 mov r4,r1
 2939 1b96 1046     	 mov r0,r2
 2940 1b98 1946     	 mov r1,r3
 2941 1b9a 4FF00002 	 mov r2,#0
 2942 1b9e 4FF00003 	 mov r3,#0
 2943 1ba2 FFF7FEFF 	 bl __aeabi_dcmpgt
 2944 1ba6 0346     	 mov r3,r0
 2945 1ba8 002B     	 cmp r3,#0
 2946 1baa 01D1     	 bne .L187
 2947 1bac 0023     	 movs r3,#0
 2948 1bae 1C46     	 mov r4,r3
 2949              	.L187:
 2950 1bb0 E3B2     	 uxtb r3,r4
 2951 1bb2 1A46     	 mov r2,r3
 2952 1bb4 524B     	 ldr r3,.L312+8
 2953 1bb6 83F80B28 	 strb r2,[r3,#2059]
 605:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write2' */
 606:../Simulink/Subsystem_OutputData.c **** /*@>159c3*/VCU_DW./*@>1729a*/VAR_OUT_Ignition_Cut/*@>708c*/ = /*@>15754*/VCU_B./*@>171d7*/Compare_p
 2954              	 .loc 1 606 0 discriminator 4
 2955 1bba 514B     	 ldr r3,.L312+8
 2956 1bbc 93F80B28 	 ldrb r2,[r3,#2059]
 2957 1bc0 504B     	 ldr r3,.L312+12
 2958 1bc2 83F85E21 	 strb r2,[r3,#350]
 607:../Simulink/Subsystem_OutputData.c **** /* RelationalOperator: '<S111>/Compare' incorporates:
 608:../Simulink/Subsystem_OutputData.c ****  *  Constant: '<S111>/Constant'
 609:../Simulink/Subsystem_OutputData.c ****  */
 610:../Simulink/Subsystem_OutputData.c **** /*@>1575a*/VCU_B./*@>171da*/Compare_d3/*@>7090*/ = (/*@>15760*/VCU_B./*@>171dd*/VOVG_IN/*@>708f*/ >
 2959              	 .loc 1 610 0 discriminator 4
 2960 1bc6 4E4B     	 ldr r3,.L312+8
 2961 1bc8 D3E90823 	 ldrd r2,[r3,#32]
 2962 1bcc 0121     	 movs r1,#1
 2963 1bce 0C46     	 mov r4,r1
 2964 1bd0 1046     	 mov r0,r2
 2965 1bd2 1946     	 mov r1,r3
 2966 1bd4 4FF00002 	 mov r2,#0
 2967 1bd8 4FF00003 	 mov r3,#0
 2968 1bdc FFF7FEFF 	 bl __aeabi_dcmpgt
 2969 1be0 0346     	 mov r3,r0
 2970 1be2 002B     	 cmp r3,#0
 2971 1be4 01D1     	 bne .L188
 2972 1be6 0023     	 movs r3,#0
 2973 1be8 1C46     	 mov r4,r3
 2974              	.L188:
 2975 1bea E3B2     	 uxtb r3,r4
 2976 1bec 1A46     	 mov r2,r3
 2977 1bee 444B     	 ldr r3,.L312+8
 2978 1bf0 83F80C28 	 strb r2,[r3,#2060]
 611:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write3' */
 612:../Simulink/Subsystem_OutputData.c **** /*@>159c9*/VCU_DW./*@>1729d*/VAR_OUT_VOVG_IN/*@>7092*/ = /*@>15766*/VCU_B./*@>171e0*/Compare_d3;
 2979              	 .loc 1 612 0 discriminator 4
 2980 1bf4 424B     	 ldr r3,.L312+8
 2981 1bf6 93F80C28 	 ldrb r2,[r3,#2060]
 2982 1bfa 424B     	 ldr r3,.L312+12
 2983 1bfc 83F85F21 	 strb r2,[r3,#351]
 613:../Simulink/Subsystem_OutputData.c **** /* RelationalOperator: '<S112>/Compare' incorporates:
 614:../Simulink/Subsystem_OutputData.c ****  *  Constant: '<S112>/Constant'
 615:../Simulink/Subsystem_OutputData.c ****  */
 616:../Simulink/Subsystem_OutputData.c **** /*@>1576c*/VCU_B./*@>171e3*/Compare_bb/*@>7096*/ = (/*@>15772*/VCU_B./*@>171e6*/VOVG_OUT/*@>7095*/ 
 2984              	 .loc 1 616 0 discriminator 4
 2985 1c00 3F4B     	 ldr r3,.L312+8
 2986 1c02 D3E90A23 	 ldrd r2,[r3,#40]
 2987 1c06 0121     	 movs r1,#1
 2988 1c08 0C46     	 mov r4,r1
 2989 1c0a 1046     	 mov r0,r2
 2990 1c0c 1946     	 mov r1,r3
 2991 1c0e 4FF00002 	 mov r2,#0
 2992 1c12 4FF00003 	 mov r3,#0
 2993 1c16 FFF7FEFF 	 bl __aeabi_dcmpgt
 2994 1c1a 0346     	 mov r3,r0
 2995 1c1c 002B     	 cmp r3,#0
 2996 1c1e 01D1     	 bne .L189
 2997 1c20 0023     	 movs r3,#0
 2998 1c22 1C46     	 mov r4,r3
 2999              	.L189:
 3000 1c24 E3B2     	 uxtb r3,r4
 3001 1c26 1A46     	 mov r2,r3
 3002 1c28 354B     	 ldr r3,.L312+8
 3003 1c2a 83F80D28 	 strb r2,[r3,#2061]
 617:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write4' */
 618:../Simulink/Subsystem_OutputData.c **** /*@>159cf*/VCU_DW./*@>172a0*/VAR_OUT_VOVG_OUT/*@>7098*/ = /*@>15778*/VCU_B./*@>171e9*/Compare_bb;
 3004              	 .loc 1 618 0 discriminator 4
 3005 1c2e 344B     	 ldr r3,.L312+8
 3006 1c30 93F80D28 	 ldrb r2,[r3,#2061]
 3007 1c34 334B     	 ldr r3,.L312+12
 3008 1c36 83F86021 	 strb r2,[r3,#352]
 619:../Simulink/Subsystem_OutputData.c **** /* Saturate: '<S63>/Saturation1' */
 620:../Simulink/Subsystem_OutputData.c **** /*@>13ac6*/if (/*@>1577e*/VCU_B./*@>171ec*/MHJ9_IN/*@>13ac1*/ > /*@>13bff*/1.0) {
 3009              	 .loc 1 620 0 discriminator 4
 3010 1c3a 314B     	 ldr r3,.L312+8
 3011 1c3c D3E90C23 	 ldrd r2,[r3,#48]
 3012 1c40 1046     	 mov r0,r2
 3013 1c42 1946     	 mov r1,r3
 3014 1c44 4FF00002 	 mov r2,#0
 3015 1c48 314B     	 ldr r3,.L312+24
 3016 1c4a FFF7FEFF 	 bl __aeabi_dcmpgt
 3017 1c4e 0346     	 mov r3,r0
 3018 1c50 002B     	 cmp r3,#0
 3019 1c52 08D0     	 beq .L285
 621:../Simulink/Subsystem_OutputData.c ****     /*@>1578a*/VCU_B./*@>171f2*/Saturation1/*@>13ac8*/ = /*@>13c05*/1.0;
 3020              	 .loc 1 621 0
 3021 1c54 2A4B     	 ldr r3,.L312+8
 3022 1c56 03F59661 	 add r1,r3,#1200
 3023 1c5a 4FF00002 	 mov r2,#0
 3024 1c5e 2C4B     	 ldr r3,.L312+24
 3025 1c60 C1E90023 	 strd r2,[r1]
 3026 1c64 1FE0     	 b .L192
 3027              	.L285:
 622:../Simulink/Subsystem_OutputData.c **** } else /*@>13ac9*/if (/*@>15784*/VCU_B./*@>171ef*/MHJ9_IN/*@>13abe*/ < /*@>13c01*/0.0) {
 3028              	 .loc 1 622 0
 3029 1c66 264B     	 ldr r3,.L312+8
 3030 1c68 D3E90C23 	 ldrd r2,[r3,#48]
 3031 1c6c 1046     	 mov r0,r2
 3032 1c6e 1946     	 mov r1,r3
 3033 1c70 4FF00002 	 mov r2,#0
 3034 1c74 4FF00003 	 mov r3,#0
 3035 1c78 FFF7FEFF 	 bl __aeabi_dcmplt
 3036 1c7c 0346     	 mov r3,r0
 3037 1c7e 002B     	 cmp r3,#0
 3038 1c80 09D0     	 beq .L286
 623:../Simulink/Subsystem_OutputData.c ****     /*@>1579c*/VCU_B./*@>171fb*/Saturation1/*@>13acb*/ = /*@>13c03*/0.0;
 3039              	 .loc 1 623 0
 3040 1c82 1F4B     	 ldr r3,.L312+8
 3041 1c84 03F59661 	 add r1,r3,#1200
 3042 1c88 4FF00002 	 mov r2,#0
 3043 1c8c 4FF00003 	 mov r3,#0
 3044 1c90 C1E90023 	 strd r2,[r1]
 3045 1c94 07E0     	 b .L192
 3046              	.L286:
 624:../Simulink/Subsystem_OutputData.c **** } else {
 625:../Simulink/Subsystem_OutputData.c ****     /*@>15790*/VCU_B./*@>171f5*/Saturation1/*@>13ac5*/ = /*@>15796*/VCU_B./*@>171f8*/MHJ9_IN;
 3047              	 .loc 1 625 0
 3048 1c96 1A4B     	 ldr r3,.L312+8
 3049 1c98 D3E90C23 	 ldrd r2,[r3,#48]
 3050 1c9c 1849     	 ldr r1,.L312+8
 3051 1c9e 01F59661 	 add r1,r1,#1200
 3052 1ca2 C1E90023 	 strd r2,[r1]
 3053              	.L192:
 626:../Simulink/Subsystem_OutputData.c **** }
 627:../Simulink/Subsystem_OutputData.c **** /* End of Saturate: '<S63>/Saturation1' */
 628:../Simulink/Subsystem_OutputData.c **** 
 629:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S63>/uint16 ' */
 630:../Simulink/Subsystem_OutputData.c **** /*@>12bcb*/tmp/*@>12bcd*/ = /*@>148f6*/floor(/*@>12aed*/65535.0/*@>12bc4*/ * /*@>157a2*/VCU_B./*@>1
 3054              	 .loc 1 630 0
 3055 1ca6 164B     	 ldr r3,.L312+8
 3056 1ca8 03F59663 	 add r3,r3,#1200
 3057 1cac D3E90023 	 ldrd r2,[r3]
 3058 1cb0 1046     	 mov r0,r2
 3059 1cb2 1946     	 mov r1,r3
 3060 1cb4 10A3     	 adr r3,.L312
 3061 1cb6 D3E90023 	 ldrd r2,[r3]
 3062 1cba FFF7FEFF 	 bl __aeabi_dmul
 3063 1cbe 0246     	 mov r2,r0
 3064 1cc0 0B46     	 mov r3,r1
 3065 1cc2 1046     	 mov r0,r2
 3066 1cc4 1946     	 mov r1,r3
 3067 1cc6 FFF7FEFF 	 bl floor
 3068 1cca C7E93C01 	 strd r0,[r7,#240]
 631:../Simulink/Subsystem_OutputData.c **** /*@>12beb*/if (/*@>148f8*/rtIsNaN(/*@>12bcf*/tmp)/*@>12bd9*/ || /*@>148fa*/rtIsInf(/*@>12bd4*/tmp))
 3069              	 .loc 1 631 0
 3070 1cce D7E93C01 	 ldrd r0,[r7,#240]
 3071 1cd2 FFF7FEFF 	 bl rtIsNaN
 3072 1cd6 0346     	 mov r3,r0
 3073 1cd8 002B     	 cmp r3,#0
 3074 1cda 06D1     	 bne .L195
 3075              	 .loc 1 631 0 is_stmt 0 discriminator 1
 3076 1cdc D7E93C01 	 ldrd r0,[r7,#240]
 3077 1ce0 FFF7FEFF 	 bl rtIsInf
 3078 1ce4 0346     	 mov r3,r0
 3079 1ce6 002B     	 cmp r3,#0
 3080 1ce8 14D0     	 beq .L196
 3081              	.L195:
 632:../Simulink/Subsystem_OutputData.c ****     /*@>12bdc*/tmp/*@>12bde*/ = /*@>12bdb*/0.0;
 3082              	 .loc 1 632 0 is_stmt 1
 3083 1cea 4FF00002 	 mov r2,#0
 3084 1cee 4FF00003 	 mov r3,#0
 3085 1cf2 C7E93C23 	 strd r2,[r7,#240]
 3086 1cf6 16E0     	 b .L197
 3087              	.L313:
 3088              	 .align 3
 3089              	.L312:
 3090 1cf8 00000000 	 .word 0
 3091 1cfc E0FFEF40 	 .word 1089470432
 3092 1d00 00000000 	 .word VCU_B
 3093 1d04 00000000 	 .word VCU_DW
 3094 1d08 00000000 	 .word VCU_ConstB
 3095 1d0c 0000F040 	 .word 1089470464
 3096 1d10 0000F03F 	 .word 1072693248
 3097              	.L196:
 633:../Simulink/Subsystem_OutputData.c **** } else {
 634:../Simulink/Subsystem_OutputData.c ****     /*@>12be7*/tmp/*@>12be9*/ = /*@>148fc*/fmod(/*@>12be0*/tmp, /*@>12be4*/65536.0);
 3098              	 .loc 1 634 0
 3099 1d14 D7E93C01 	 ldrd r0,[r7,#240]
 3100 1d18 4FF00002 	 mov r2,#0
 3101 1d1c 984B     	 ldr r3,.L314+8
 3102 1d1e FFF7FEFF 	 bl fmod
 3103 1d22 C7E93C01 	 strd r0,[r7,#240]
 3104              	.L197:
 635:../Simulink/Subsystem_OutputData.c **** }
 636:../Simulink/Subsystem_OutputData.c **** /*@>157a8*/VCU_B./*@>17201*/uint16/*@>70a6*/ = /*@>139f8*/(uint16_T)(/*@>12bf2*/tmp/*@>12bf5*/ < /*
 3105              	 .loc 1 636 0
 3106 1d26 D7E93C01 	 ldrd r0,[r7,#240]
 3107 1d2a 4FF00002 	 mov r2,#0
 3108 1d2e 4FF00003 	 mov r3,#0
 3109 1d32 FFF7FEFF 	 bl __aeabi_dcmplt
 3110 1d36 0346     	 mov r3,r0
 3111 1d38 002B     	 cmp r3,#0
 3112 1d3a 10D0     	 beq .L287
 3113              	 .loc 1 636 0 is_stmt 0 discriminator 1
 3114 1d3c D7F8F030 	 ldr r3,[r7,#240]
 3115 1d40 3B61     	 str r3,[r7,#16]
 3116 1d42 D7F8F430 	 ldr r3,[r7,#244]
 3117 1d46 83F00043 	 eor r3,r3,#-2147483648
 3118 1d4a 7B61     	 str r3,[r7,#20]
 3119 1d4c D7E90401 	 ldrd r0,[r7,#16]
 3120 1d50 FFF7FEFF 	 bl __aeabi_d2uiz
 3121 1d54 0346     	 mov r3,r0
 3122 1d56 9BB2     	 uxth r3,r3
 3123 1d58 5B42     	 negs r3,r3
 3124 1d5a 9BB2     	 uxth r3,r3
 3125 1d5c 05E0     	 b .L200
 3126              	.L287:
 3127              	 .loc 1 636 0 discriminator 2
 3128 1d5e D7E93C01 	 ldrd r0,[r7,#240]
 3129 1d62 FFF7FEFF 	 bl __aeabi_d2uiz
 3130 1d66 0346     	 mov r3,r0
 3131 1d68 9BB2     	 uxth r3,r3
 3132              	.L200:
 3133              	 .loc 1 636 0 discriminator 4
 3134 1d6a 864A     	 ldr r2,.L314+12
 3135 1d6c A2F80E37 	 strh r3,[r2,#1806]
 637:../Simulink/Subsystem_OutputData.c **** /* End of Gain: '<S63>/uint16 ' */
 638:../Simulink/Subsystem_OutputData.c **** 
 639:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write5' */
 640:../Simulink/Subsystem_OutputData.c **** /*@>159d5*/VCU_DW./*@>172a3*/VAR_OUT_MHJ9_IN/*@>70a8*/ = /*@>157ae*/VCU_B./*@>17204*/uint16;
 3136              	 .loc 1 640 0 is_stmt 1 discriminator 4
 3137 1d70 844B     	 ldr r3,.L314+12
 3138 1d72 B3F80E27 	 ldrh r2,[r3,#1806]
 3139 1d76 844B     	 ldr r3,.L314+16
 3140 1d78 A3F8D620 	 strh r2,[r3,#214]
 641:../Simulink/Subsystem_OutputData.c **** /* Saturate: '<S63>/Saturation2' */
 642:../Simulink/Subsystem_OutputData.c **** /*@>13b11*/if (/*@>157b4*/VCU_B./*@>17207*/MHJ9_OUT/*@>13b0c*/ > /*@>13c07*/1.0) {
 3141              	 .loc 1 642 0 discriminator 4
 3142 1d7c 814B     	 ldr r3,.L314+12
 3143 1d7e D3E90E23 	 ldrd r2,[r3,#56]
 3144 1d82 1046     	 mov r0,r2
 3145 1d84 1946     	 mov r1,r3
 3146 1d86 4FF00002 	 mov r2,#0
 3147 1d8a 804B     	 ldr r3,.L314+20
 3148 1d8c FFF7FEFF 	 bl __aeabi_dcmpgt
 3149 1d90 0346     	 mov r3,r0
 3150 1d92 002B     	 cmp r3,#0
 3151 1d94 08D0     	 beq .L288
 643:../Simulink/Subsystem_OutputData.c ****     /*@>157c0*/VCU_B./*@>1720d*/Saturation2/*@>13b13*/ = /*@>13c0d*/1.0;
 3152              	 .loc 1 643 0
 3153 1d96 7B4B     	 ldr r3,.L314+12
 3154 1d98 03F59761 	 add r1,r3,#1208
 3155 1d9c 4FF00002 	 mov r2,#0
 3156 1da0 7A4B     	 ldr r3,.L314+20
 3157 1da2 C1E90023 	 strd r2,[r1]
 3158 1da6 1FE0     	 b .L203
 3159              	.L288:
 644:../Simulink/Subsystem_OutputData.c **** } else /*@>13b14*/if (/*@>157ba*/VCU_B./*@>1720a*/MHJ9_OUT/*@>13b09*/ < /*@>13c09*/0.0) {
 3160              	 .loc 1 644 0
 3161 1da8 764B     	 ldr r3,.L314+12
 3162 1daa D3E90E23 	 ldrd r2,[r3,#56]
 3163 1dae 1046     	 mov r0,r2
 3164 1db0 1946     	 mov r1,r3
 3165 1db2 4FF00002 	 mov r2,#0
 3166 1db6 4FF00003 	 mov r3,#0
 3167 1dba FFF7FEFF 	 bl __aeabi_dcmplt
 3168 1dbe 0346     	 mov r3,r0
 3169 1dc0 002B     	 cmp r3,#0
 3170 1dc2 09D0     	 beq .L289
 645:../Simulink/Subsystem_OutputData.c ****     /*@>157d2*/VCU_B./*@>17216*/Saturation2/*@>13b16*/ = /*@>13c0b*/0.0;
 3171              	 .loc 1 645 0
 3172 1dc4 6F4B     	 ldr r3,.L314+12
 3173 1dc6 03F59761 	 add r1,r3,#1208
 3174 1dca 4FF00002 	 mov r2,#0
 3175 1dce 4FF00003 	 mov r3,#0
 3176 1dd2 C1E90023 	 strd r2,[r1]
 3177 1dd6 07E0     	 b .L203
 3178              	.L289:
 646:../Simulink/Subsystem_OutputData.c **** } else {
 647:../Simulink/Subsystem_OutputData.c ****     /*@>157c6*/VCU_B./*@>17210*/Saturation2/*@>13b10*/ = /*@>157cc*/VCU_B./*@>17213*/MHJ9_OUT;
 3179              	 .loc 1 647 0
 3180 1dd8 6A4B     	 ldr r3,.L314+12
 3181 1dda D3E90E23 	 ldrd r2,[r3,#56]
 3182 1dde 6949     	 ldr r1,.L314+12
 3183 1de0 01F59761 	 add r1,r1,#1208
 3184 1de4 C1E90023 	 strd r2,[r1]
 3185              	.L203:
 648:../Simulink/Subsystem_OutputData.c **** }
 649:../Simulink/Subsystem_OutputData.c **** /* End of Saturate: '<S63>/Saturation2' */
 650:../Simulink/Subsystem_OutputData.c **** 
 651:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S63>/uint16_1 ' */
 652:../Simulink/Subsystem_OutputData.c **** /*@>12b7f*/tmp/*@>12b81*/ = /*@>148fe*/floor(/*@>12af0*/65535.0/*@>12b78*/ * /*@>157d8*/VCU_B./*@>1
 3186              	 .loc 1 652 0
 3187 1de8 664B     	 ldr r3,.L314+12
 3188 1dea 03F59763 	 add r3,r3,#1208
 3189 1dee D3E90023 	 ldrd r2,[r3]
 3190 1df2 1046     	 mov r0,r2
 3191 1df4 1946     	 mov r1,r3
 3192 1df6 60A3     	 adr r3,.L314
 3193 1df8 D3E90023 	 ldrd r2,[r3]
 3194 1dfc FFF7FEFF 	 bl __aeabi_dmul
 3195 1e00 0246     	 mov r2,r0
 3196 1e02 0B46     	 mov r3,r1
 3197 1e04 1046     	 mov r0,r2
 3198 1e06 1946     	 mov r1,r3
 3199 1e08 FFF7FEFF 	 bl floor
 3200 1e0c C7E93C01 	 strd r0,[r7,#240]
 653:../Simulink/Subsystem_OutputData.c **** /*@>12b9f*/if (/*@>14900*/rtIsNaN(/*@>12b83*/tmp)/*@>12b8d*/ || /*@>14902*/rtIsInf(/*@>12b88*/tmp))
 3201              	 .loc 1 653 0
 3202 1e10 D7E93C01 	 ldrd r0,[r7,#240]
 3203 1e14 FFF7FEFF 	 bl rtIsNaN
 3204 1e18 0346     	 mov r3,r0
 3205 1e1a 002B     	 cmp r3,#0
 3206 1e1c 06D1     	 bne .L206
 3207              	 .loc 1 653 0 is_stmt 0 discriminator 1
 3208 1e1e D7E93C01 	 ldrd r0,[r7,#240]
 3209 1e22 FFF7FEFF 	 bl rtIsInf
 3210 1e26 0346     	 mov r3,r0
 3211 1e28 002B     	 cmp r3,#0
 3212 1e2a 06D0     	 beq .L207
 3213              	.L206:
 654:../Simulink/Subsystem_OutputData.c ****     /*@>12b90*/tmp/*@>12b92*/ = /*@>12b8f*/0.0;
 3214              	 .loc 1 654 0 is_stmt 1
 3215 1e2c 4FF00002 	 mov r2,#0
 3216 1e30 4FF00003 	 mov r3,#0
 3217 1e34 C7E93C23 	 strd r2,[r7,#240]
 3218 1e38 08E0     	 b .L208
 3219              	.L207:
 655:../Simulink/Subsystem_OutputData.c **** } else {
 656:../Simulink/Subsystem_OutputData.c ****     /*@>12b9b*/tmp/*@>12b9d*/ = /*@>14904*/fmod(/*@>12b94*/tmp, /*@>12b98*/65536.0);
 3220              	 .loc 1 656 0
 3221 1e3a D7E93C01 	 ldrd r0,[r7,#240]
 3222 1e3e 4FF00002 	 mov r2,#0
 3223 1e42 4F4B     	 ldr r3,.L314+8
 3224 1e44 FFF7FEFF 	 bl fmod
 3225 1e48 C7E93C01 	 strd r0,[r7,#240]
 3226              	.L208:
 657:../Simulink/Subsystem_OutputData.c **** }
 658:../Simulink/Subsystem_OutputData.c **** /*@>157de*/VCU_B./*@>1721c*/uint16_1/*@>70b6*/ = /*@>13a0b*/(uint16_T)(/*@>12ba6*/tmp/*@>12ba9*/ < 
 3227              	 .loc 1 658 0
 3228 1e4c D7E93C01 	 ldrd r0,[r7,#240]
 3229 1e50 4FF00002 	 mov r2,#0
 3230 1e54 4FF00003 	 mov r3,#0
 3231 1e58 FFF7FEFF 	 bl __aeabi_dcmplt
 3232 1e5c 0346     	 mov r3,r0
 3233 1e5e 002B     	 cmp r3,#0
 3234 1e60 10D0     	 beq .L290
 3235              	 .loc 1 658 0 is_stmt 0 discriminator 1
 3236 1e62 D7F8F030 	 ldr r3,[r7,#240]
 3237 1e66 BB60     	 str r3,[r7,#8]
 3238 1e68 D7F8F430 	 ldr r3,[r7,#244]
 3239 1e6c 83F00043 	 eor r3,r3,#-2147483648
 3240 1e70 FB60     	 str r3,[r7,#12]
 3241 1e72 D7E90201 	 ldrd r0,[r7,#8]
 3242 1e76 FFF7FEFF 	 bl __aeabi_d2uiz
 3243 1e7a 0346     	 mov r3,r0
 3244 1e7c 9BB2     	 uxth r3,r3
 3245 1e7e 5B42     	 negs r3,r3
 3246 1e80 9BB2     	 uxth r3,r3
 3247 1e82 05E0     	 b .L211
 3248              	.L290:
 3249              	 .loc 1 658 0 discriminator 2
 3250 1e84 D7E93C01 	 ldrd r0,[r7,#240]
 3251 1e88 FFF7FEFF 	 bl __aeabi_d2uiz
 3252 1e8c 0346     	 mov r3,r0
 3253 1e8e 9BB2     	 uxth r3,r3
 3254              	.L211:
 3255              	 .loc 1 658 0 discriminator 4
 3256 1e90 3C4A     	 ldr r2,.L314+12
 3257 1e92 A2F81037 	 strh r3,[r2,#1808]
 659:../Simulink/Subsystem_OutputData.c **** /* End of Gain: '<S63>/uint16_1 ' */
 660:../Simulink/Subsystem_OutputData.c **** 
 661:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write6' */
 662:../Simulink/Subsystem_OutputData.c **** /*@>159db*/VCU_DW./*@>172a6*/VAR_OUT_MHJ9_OUT/*@>70b8*/ = /*@>157e4*/VCU_B./*@>1721f*/uint16_1;
 3258              	 .loc 1 662 0 is_stmt 1 discriminator 4
 3259 1e96 3B4B     	 ldr r3,.L314+12
 3260 1e98 B3F81027 	 ldrh r2,[r3,#1808]
 3261 1e9c 3A4B     	 ldr r3,.L314+16
 3262 1e9e A3F8D820 	 strh r2,[r3,#216]
 663:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write8' */
 664:../Simulink/Subsystem_OutputData.c **** /*@>159e1*/VCU_DW./*@>172a9*/VAR_OUT_Waterpump_PWM_active/*@>70ba*/ = /*@>1580f*/VCU_ConstB./*@>172
 3263              	 .loc 1 664 0 discriminator 4
 3264 1ea2 3B4B     	 ldr r3,.L314+24
 3265 1ea4 1A8A     	 ldrh r2,[r3,#16]
 3266 1ea6 384B     	 ldr r3,.L314+16
 3267 1ea8 A3F8DA20 	 strh r2,[r3,#218]
 665:../Simulink/Subsystem_OutputData.c **** /* Gain: '<S63>/Gain5' */
 666:../Simulink/Subsystem_OutputData.c **** /*@>12b1d*/tmp/*@>12b1f*/ = /*@>14906*/floor(/*@>12af1*/65535.0/*@>12b0c*/ * /*@>157ea*/VCU_B./*@>1
 3268              	 .loc 1 666 0 discriminator 4
 3269 1eac 354B     	 ldr r3,.L314+12
 3270 1eae D3E9BC23 	 ldrd r2,[r3,#752]
 3271 1eb2 1046     	 mov r0,r2
 3272 1eb4 1946     	 mov r1,r3
 3273 1eb6 30A3     	 adr r3,.L314
 3274 1eb8 D3E90023 	 ldrd r2,[r3]
 3275 1ebc FFF7FEFF 	 bl __aeabi_dmul
 3276 1ec0 0246     	 mov r2,r0
 3277 1ec2 0B46     	 mov r3,r1
 3278 1ec4 1046     	 mov r0,r2
 3279 1ec6 1946     	 mov r1,r3
 3280 1ec8 FFF7FEFF 	 bl floor
 3281 1ecc C7E93C01 	 strd r0,[r7,#240]
 667:../Simulink/Subsystem_OutputData.c **** /*@>12b53*/if (/*@>14908*/rtIsNaN(/*@>12b21*/tmp)/*@>12b35*/ || /*@>1490a*/rtIsInf(/*@>12b26*/tmp))
 3282              	 .loc 1 667 0 discriminator 4
 3283 1ed0 D7E93C01 	 ldrd r0,[r7,#240]
 3284 1ed4 FFF7FEFF 	 bl rtIsNaN
 3285 1ed8 0346     	 mov r3,r0
 3286 1eda 002B     	 cmp r3,#0
 3287 1edc 06D1     	 bne .L212
 3288              	 .loc 1 667 0 is_stmt 0 discriminator 1
 3289 1ede D7E93C01 	 ldrd r0,[r7,#240]
 3290 1ee2 FFF7FEFF 	 bl rtIsInf
 3291 1ee6 0346     	 mov r3,r0
 3292 1ee8 002B     	 cmp r3,#0
 3293 1eea 06D0     	 beq .L213
 3294              	.L212:
 668:../Simulink/Subsystem_OutputData.c ****     /*@>12b38*/tmp/*@>12b3a*/ = /*@>12b37*/0.0;
 3295              	 .loc 1 668 0 is_stmt 1
 3296 1eec 4FF00002 	 mov r2,#0
 3297 1ef0 4FF00003 	 mov r3,#0
 3298 1ef4 C7E93C23 	 strd r2,[r7,#240]
 3299 1ef8 08E0     	 b .L214
 3300              	.L213:
 669:../Simulink/Subsystem_OutputData.c **** } else {
 670:../Simulink/Subsystem_OutputData.c ****     /*@>12b4f*/tmp/*@>12b51*/ = /*@>1490c*/fmod(/*@>12b3c*/tmp, /*@>12b40*/65536.0);
 3301              	 .loc 1 670 0
 3302 1efa D7E93C01 	 ldrd r0,[r7,#240]
 3303 1efe 4FF00002 	 mov r2,#0
 3304 1f02 1F4B     	 ldr r3,.L314+8
 3305 1f04 FFF7FEFF 	 bl fmod
 3306 1f08 C7E93C01 	 strd r0,[r7,#240]
 3307              	.L214:
 671:../Simulink/Subsystem_OutputData.c **** }
 672:../Simulink/Subsystem_OutputData.c **** /*@>157f0*/VCU_B./*@>17225*/Gain5/*@>70c2*/ = /*@>13a1e*/(uint16_T)(/*@>12b5a*/tmp/*@>12b5d*/ < /*@
 3308              	 .loc 1 672 0
 3309 1f0c D7E93C01 	 ldrd r0,[r7,#240]
 3310 1f10 4FF00002 	 mov r2,#0
 3311 1f14 4FF00003 	 mov r3,#0
 3312 1f18 FFF7FEFF 	 bl __aeabi_dcmplt
 3313 1f1c 0346     	 mov r3,r0
 3314 1f1e 002B     	 cmp r3,#0
 3315 1f20 10D0     	 beq .L291
 3316              	 .loc 1 672 0 is_stmt 0 discriminator 1
 3317 1f22 D7F8F030 	 ldr r3,[r7,#240]
 3318 1f26 3B60     	 str r3,[r7]
 3319 1f28 D7F8F430 	 ldr r3,[r7,#244]
 3320 1f2c 83F00043 	 eor r3,r3,#-2147483648
 3321 1f30 7B60     	 str r3,[r7,#4]
 3322 1f32 D7E90001 	 ldrd r0,[r7]
 3323 1f36 FFF7FEFF 	 bl __aeabi_d2uiz
 3324 1f3a 0346     	 mov r3,r0
 3325 1f3c 9BB2     	 uxth r3,r3
 3326 1f3e 5B42     	 negs r3,r3
 3327 1f40 9BB2     	 uxth r3,r3
 3328 1f42 05E0     	 b .L217
 3329              	.L291:
 3330              	 .loc 1 672 0 discriminator 2
 3331 1f44 D7E93C01 	 ldrd r0,[r7,#240]
 3332 1f48 FFF7FEFF 	 bl __aeabi_d2uiz
 3333 1f4c 0346     	 mov r3,r0
 3334 1f4e 9BB2     	 uxth r3,r3
 3335              	.L217:
 3336              	 .loc 1 672 0 discriminator 4
 3337 1f50 0C4A     	 ldr r2,.L314+12
 3338 1f52 A2F81237 	 strh r3,[r2,#1810]
 673:../Simulink/Subsystem_OutputData.c **** /* End of Gain: '<S63>/Gain5' */
 674:../Simulink/Subsystem_OutputData.c **** 
 675:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write9' */
 676:../Simulink/Subsystem_OutputData.c **** /*@>159e7*/VCU_DW./*@>172ac*/VAR_OUT_Fans1_PWM_active/*@>70c4*/ = /*@>157f6*/VCU_B./*@>17228*/Gain5
 3339              	 .loc 1 676 0 is_stmt 1 discriminator 4
 3340 1f56 0B4B     	 ldr r3,.L314+12
 3341 1f58 B3F81227 	 ldrh r2,[r3,#1810]
 3342 1f5c 0A4B     	 ldr r3,.L314+16
 3343 1f5e A3F8DC20 	 strh r2,[r3,#220]
 677:../Simulink/Subsystem_OutputData.c **** /* DataStoreWrite: '<S63>/Data Store Write7' */
 678:../Simulink/Subsystem_OutputData.c **** /*@>159ed*/VCU_DW./*@>172af*/VAR_OUT_Brakelight/*@>70c6*/ = /*@>157fc*/VCU_B./*@>1722b*/Brakelight;
 3344              	 .loc 1 678 0 discriminator 4
 3345 1f62 084B     	 ldr r3,.L314+12
 3346 1f64 93F81028 	 ldrb r2,[r3,#2064]
 3347 1f68 074B     	 ldr r3,.L314+16
 3348 1f6a 83F86121 	 strb r2,[r3,#353]
 679:../Simulink/Subsystem_OutputData.c **** 
 680:../Simulink/Subsystem_OutputData.c **** 
 681:../Simulink/Subsystem_OutputData.c **** 
 682:../Simulink/Subsystem_OutputData.c **** 
 683:../Simulink/Subsystem_OutputData.c **** 
 684:../Simulink/Subsystem_OutputData.c ****       
 685:../Simulink/Subsystem_OutputData.c ****   
 686:../Simulink/Subsystem_OutputData.c **** 
 687:../Simulink/Subsystem_OutputData.c **** 
 688:../Simulink/Subsystem_OutputData.c ****         
 689:../Simulink/Subsystem_OutputData.c ****     
 690:../Simulink/Subsystem_OutputData.c ****       
 691:../Simulink/Subsystem_OutputData.c ****           }
 3349              	 .loc 1 691 0 discriminator 4
 3350 1f6e F837     	 adds r7,r7,#248
 3351              	.LCFI3:
 3352              	 .cfi_def_cfa_offset 32
 3353 1f70 BD46     	 mov sp,r7
 3354              	.LCFI4:
 3355              	 .cfi_def_cfa_register 13
 3356              	 
 3357 1f72 BDE8B08F 	 pop {r4,r5,r7,r8,r9,r10,fp,pc}
 3358              	.L315:
 3359 1f76 00BF     	 .align 3
 3360              	.L314:
 3361 1f78 00000000 	 .word 0
 3362 1f7c E0FFEF40 	 .word 1089470432
 3363 1f80 0000F040 	 .word 1089470464
 3364 1f84 00000000 	 .word VCU_B
 3365 1f88 00000000 	 .word VCU_DW
 3366 1f8c 0000F03F 	 .word 1072693248
 3367 1f90 00000000 	 .word VCU_ConstB
 3368              	 .cfi_endproc
 3369              	.LFE175:
 3371 1f94 AFF30080 	 .text
 3372              	.Letext0:
 3373              	 .file 2 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 3374              	 .file 3 "../Simulink/rtwtypes.h"
 3375              	 .file 4 "c:\\dave\\dave-ide-4.4.2-64bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 3376              	 .file 5 "../Simulink/VCU.h"
 3377              	 .file 6 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_04_29_VCU_jr20_Source/Libraries/CMSIS/Include/cmsis_gcc.h"
 3378              	 .file 7 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_04_29_VCU_jr20_Source/Libraries/CMSIS/Include/core_cm4.h"
 3379              	 .file 8 "C:/Users/Yoshi/Documents/GitHub/Software/01_jrg/03_VCUJR20/2021_04_29_VCU_jr20_Source/Libraries/CMSIS/Infineon/XMC4500_series/Include/system_XMC4500.h"
DEFINED SYMBOLS
                            *ABS*:00000000 Subsystem_OutputData.c
    {standard input}:27     .text.FUNC_OutputData:00000000 $t
    {standard input}:32     .text.FUNC_OutputData:00000000 FUNC_OutputData
    {standard input}:350    .text.FUNC_OutputData:000002c8 $d
    {standard input}:358    .text.FUNC_OutputData:000002e0 $t
    {standard input}:626    .text.FUNC_OutputData:00000570 $d
    {standard input}:636    .text.FUNC_OutputData:00000590 $t
    {standard input}:882    .text.FUNC_OutputData:000007d8 $d
    {standard input}:890    .text.FUNC_OutputData:000007f0 $t
    {standard input}:1158   .text.FUNC_OutputData:00000a7c $d
    {standard input}:1163   .text.FUNC_OutputData:00000a88 $t
    {standard input}:1448   .text.FUNC_OutputData:00000d38 $d
    {standard input}:1456   .text.FUNC_OutputData:00000d50 $t
    {standard input}:1711   .text.FUNC_OutputData:00000fc4 $d
    {standard input}:1716   .text.FUNC_OutputData:00000fd0 $t
    {standard input}:1996   .text.FUNC_OutputData:00001284 $d
    {standard input}:2002   .text.FUNC_OutputData:00001294 $t
    {standard input}:2282   .text.FUNC_OutputData:00001548 $d
    {standard input}:2291   .text.FUNC_OutputData:00001564 $t
    {standard input}:2571   .text.FUNC_OutputData:00001818 $d
    {standard input}:2579   .text.FUNC_OutputData:00001830 $t
    {standard input}:2771   .text.FUNC_OutputData:00001a04 $d
    {standard input}:2778   .text.FUNC_OutputData:00001a18 $t
    {standard input}:3090   .text.FUNC_OutputData:00001cf8 $d
    {standard input}:3099   .text.FUNC_OutputData:00001d14 $t
    {standard input}:3361   .text.FUNC_OutputData:00001f78 $d
                     .debug_frame:00000010 $d
    {standard input}:3371   .text.FUNC_OutputData:00001f94 $t

UNDEFINED SYMBOLS
__aeabi_dmul
__aeabi_dcmplt
__aeabi_d2uiz
__aeabi_dadd
__aeabi_dcmple
__aeabi_ui2d
__aeabi_dcmpgt
floor
rtIsNaN
rtIsInf
fmod
VCU_B
VCU_DW
VCU_ConstB
