

================================================================
== Vivado HLS Report for 'initializeBuffer'
================================================================
* Date:           Thu Dec 19 06:35:47 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        conv2D.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.325|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    5|  221|    5|  221|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Initialize_Buffer_Outer_Loop   |    4|  220|  4 ~ 22  |          -|          -| 1 ~ 10 |    no    |
        | + Initialize_Buffer_Inner_Loop  |    2|   20|         2|          -|          -| 1 ~ 10 |    no    |
        +---------------------------------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    281|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     63|
|Register         |        -|      -|     270|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     270|    344|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |conv2D_mul_mul_8nbkb_U1  |conv2D_mul_mul_8nbkb  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_buffer_2_fu_175_p2  |     +    |      0|  0|  39|          32|          32|
    |ik_col_2_fu_202_p2    |     +    |      0|  0|  38|          31|           1|
    |ik_row_2_fu_169_p2    |     +    |      0|  0|  38|          31|           1|
    |tmp_19_fu_222_p2      |     +    |      0|  0|  39|           1|          32|
    |tmp_23_fu_233_p1      |     +    |      0|  0|  21|          15|          15|
    |tmp_24_fu_212_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_17_fu_197_p2      |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_138_p2         |   icmp   |      0|  0|  18|          32|           1|
    |tmp_s_fu_164_p2       |   icmp   |      0|  0|  18|          32|          32|
    |smax_fu_148_p3        |  select  |      0|  0|  31|           1|          31|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 281|         222|         192|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  27|          5|    1|          5|
    |i_buffer_1_reg_116  |   9|          2|   32|         64|
    |i_buffer_reg_93     |   9|          2|   32|         64|
    |ik_col_reg_127      |   9|          2|   31|         62|
    |ik_row_reg_105      |   9|          2|   31|         62|
    +--------------------+----+-----------+-----+-----------+
    |Total               |  63|         13|  127|        257|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   4|   0|    4|          0|
    |i_buffer_1_reg_116  |  32|   0|   32|          0|
    |i_buffer_2_reg_267  |  32|   0|   32|          0|
    |i_buffer_reg_93     |  32|   0|   32|          0|
    |ik_col_2_reg_280    |  31|   0|   31|          0|
    |ik_col_reg_127      |  31|   0|   31|          0|
    |ik_row_2_reg_262    |  31|   0|   31|          0|
    |ik_row_reg_105      |  31|   0|   31|          0|
    |smax_cast_reg_254   |  31|   0|   32|          1|
    |tmp_23_reg_272      |  15|   0|   15|          0|
    +--------------------+----+----+-----+-----------+
    |Total               | 270|   0|  271|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------+-----+-----+------------+------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_start           |  in |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_done            | out |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_idle            | out |    1| ap_ctrl_hs | initializeBuffer | return value |
|ap_ready           | out |    1| ap_ctrl_hs | initializeBuffer | return value |
|buffer_r_address0  | out |    5|  ap_memory |     buffer_r     |     array    |
|buffer_r_ce0       | out |    1|  ap_memory |     buffer_r     |     array    |
|buffer_r_we0       | out |    1|  ap_memory |     buffer_r     |     array    |
|buffer_r_d0        | out |   32|  ap_memory |     buffer_r     |     array    |
|in_data_address0   | out |   14|  ap_memory |      in_data     |     array    |
|in_data_ce0        | out |    1|  ap_memory |      in_data     |     array    |
|in_data_q0         |  in |   32|  ap_memory |      in_data     |     array    |
|index_row_out      |  in |   31|   ap_none  |   index_row_out  |    scalar    |
|kernel_size_row    |  in |   32|   ap_none  |  kernel_size_row |    scalar    |
|kernel_size_col    |  in |   32|   ap_none  |  kernel_size_col |    scalar    |
+-------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_s)
3 --> 
	4  / (tmp_17)
	2  / (!tmp_17)
4 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.20>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%kernel_size_col_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_col)"   --->   Operation 5 'read' 'kernel_size_col_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%kernel_size_row_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %kernel_size_row)"   --->   Operation 6 'read' 'kernel_size_row_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%index_row_out_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %index_row_out)"   --->   Operation 7 'read' 'index_row_out_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [conv2D.c:12]   --->   Operation 8 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (2.47ns)   --->   "%tmp = icmp sgt i32 %kernel_size_col_read, 0"   --->   Operation 9 'icmp' 'tmp' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i32 %kernel_size_col_read to i31"   --->   Operation 10 'trunc' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.73ns)   --->   "%smax = select i1 %tmp, i31 %tmp_16, i31 0"   --->   Operation 11 'select' 'smax' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax to i32"   --->   Operation 12 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.76ns)   --->   "br label %1" [conv2D.c:15]   --->   Operation 13 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 8.32>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_buffer = phi i32 [ 0, %0 ], [ %i_buffer_2, %5 ]"   --->   Operation 14 'phi' 'i_buffer' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ik_row = phi i31 [ 0, %0 ], [ %ik_row_2, %5 ]"   --->   Operation 15 'phi' 'ik_row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%ik_row_cast = zext i31 %ik_row to i32" [conv2D.c:15]   --->   Operation 16 'zext' 'ik_row_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %ik_row_cast, %kernel_size_row_read" [conv2D.c:15]   --->   Operation 17 'icmp' 'tmp_s' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.52ns)   --->   "%ik_row_2 = add i31 %ik_row, 1" [conv2D.c:15]   --->   Operation 18 'add' 'ik_row_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %2, label %6" [conv2D.c:15]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str1) nounwind" [conv2D.c:15]   --->   Operation 20 'specloopname' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str1)" [conv2D.c:15]   --->   Operation 21 'specregionbegin' 'tmp_18' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv2D.c:16]   --->   Operation 22 'speclooptripcount' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%i_buffer_2 = add i32 %i_buffer, %smax_cast" [conv2D.c:20]   --->   Operation 23 'add' 'i_buffer_2' <Predicate = (tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_21 = trunc i31 %ik_row to i15" [conv2D.c:20]   --->   Operation 24 'trunc' 'tmp_21' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i31 %index_row_out_read to i15" [conv2D.c:20]   --->   Operation 25 'trunc' 'tmp_25' <Predicate = (tmp_s)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.94ns)   --->   "%tmp_26 = add i15 %tmp_25, %tmp_21" [conv2D.c:20]   --->   Operation 26 'add' 'tmp_26' <Predicate = (tmp_s)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_23 = mul i15 100, %tmp_26" [conv2D.c:20]   --->   Operation 27 'mul' 'tmp_23' <Predicate = (tmp_s)> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %3" [conv2D.c:18]   --->   Operation 28 'br' <Predicate = (tmp_s)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [conv2D.c:23]   --->   Operation 29 'ret' <Predicate = (!tmp_s)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.19>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_buffer_1 = phi i32 [ %i_buffer, %2 ], [ %tmp_19, %4 ]" [conv2D.c:20]   --->   Operation 30 'phi' 'i_buffer_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%ik_col = phi i31 [ 0, %2 ], [ %ik_col_2, %4 ]"   --->   Operation 31 'phi' 'ik_col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%ik_col_cast = zext i31 %ik_col to i32" [conv2D.c:18]   --->   Operation 32 'zext' 'ik_col_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (2.47ns)   --->   "%tmp_17 = icmp slt i32 %ik_col_cast, %kernel_size_col_read" [conv2D.c:18]   --->   Operation 33 'icmp' 'tmp_17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (2.52ns)   --->   "%ik_col_2 = add i31 %ik_col, 1" [conv2D.c:18]   --->   Operation 34 'add' 'ik_col_2' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %tmp_17, label %4, label %5" [conv2D.c:18]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_27 = trunc i31 %ik_col to i15" [conv2D.c:20]   --->   Operation 36 'trunc' 'tmp_27' <Predicate = (tmp_17)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.94ns)   --->   "%tmp_24 = add i15 %tmp_23, %tmp_27" [conv2D.c:20]   --->   Operation 37 'add' 'tmp_24' <Predicate = (tmp_17)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_24_cast = sext i15 %tmp_24 to i64" [conv2D.c:20]   --->   Operation 38 'sext' 'tmp_24_cast' <Predicate = (tmp_17)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%in_data_addr = getelementptr [10000 x i32]* %in_data, i64 0, i64 %tmp_24_cast" [conv2D.c:20]   --->   Operation 39 'getelementptr' 'in_data_addr' <Predicate = (tmp_17)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20]   --->   Operation 40 'load' 'in_data_load' <Predicate = (tmp_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str1, i32 %tmp_18)" [conv2D.c:22]   --->   Operation 41 'specregionend' 'empty_4' <Predicate = (!tmp_17)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [conv2D.c:15]   --->   Operation 42 'br' <Predicate = (!tmp_17)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.57>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([29 x i8]* @p_str2) nounwind" [conv2D.c:18]   --->   Operation 43 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_22 = call i32 (...)* @_ssdm_op_SpecRegionBegin([29 x i8]* @p_str2)" [conv2D.c:18]   --->   Operation 44 'specregionbegin' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 10, i32 5, [1 x i8]* @p_str) nounwind" [conv2D.c:19]   --->   Operation 45 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (3.25ns)   --->   "%in_data_load = load i32* %in_data_addr, align 4" [conv2D.c:20]   --->   Operation 46 'load' 'in_data_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 47 [1/1] (2.55ns)   --->   "%tmp_19 = add nsw i32 1, %i_buffer_1" [conv2D.c:20]   --->   Operation 47 'add' 'tmp_19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_20 = sext i32 %i_buffer_1 to i64" [conv2D.c:20]   --->   Operation 48 'sext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr [25 x i32]* %buffer_r, i64 0, i64 %tmp_20" [conv2D.c:20]   --->   Operation 49 'getelementptr' 'buffer_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.32ns)   --->   "store i32 %in_data_load, i32* %buffer_addr, align 4" [conv2D.c:20]   --->   Operation 50 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([29 x i8]* @p_str2, i32 %tmp_22)" [conv2D.c:21]   --->   Operation 51 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %3" [conv2D.c:18]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ buffer_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ index_row_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_row]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_size_col]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kernel_size_col_read (read             ) [ 00111]
kernel_size_row_read (read             ) [ 00111]
index_row_out_read   (read             ) [ 00111]
StgValue_8           (specpipeline     ) [ 00000]
tmp                  (icmp             ) [ 00000]
tmp_16               (trunc            ) [ 00000]
smax                 (select           ) [ 00000]
smax_cast            (zext             ) [ 00111]
StgValue_13          (br               ) [ 01111]
i_buffer             (phi              ) [ 00111]
ik_row               (phi              ) [ 00100]
ik_row_cast          (zext             ) [ 00000]
tmp_s                (icmp             ) [ 00111]
ik_row_2             (add              ) [ 01111]
StgValue_19          (br               ) [ 00000]
StgValue_20          (specloopname     ) [ 00000]
tmp_18               (specregionbegin  ) [ 00011]
StgValue_22          (speclooptripcount) [ 00000]
i_buffer_2           (add              ) [ 01111]
tmp_21               (trunc            ) [ 00000]
tmp_25               (trunc            ) [ 00000]
tmp_26               (add              ) [ 00000]
tmp_23               (mul              ) [ 00011]
StgValue_28          (br               ) [ 00111]
StgValue_29          (ret              ) [ 00000]
i_buffer_1           (phi              ) [ 00011]
ik_col               (phi              ) [ 00010]
ik_col_cast          (zext             ) [ 00000]
tmp_17               (icmp             ) [ 00111]
ik_col_2             (add              ) [ 00111]
StgValue_35          (br               ) [ 00000]
tmp_27               (trunc            ) [ 00000]
tmp_24               (add              ) [ 00000]
tmp_24_cast          (sext             ) [ 00000]
in_data_addr         (getelementptr    ) [ 00001]
empty_4              (specregionend    ) [ 00000]
StgValue_42          (br               ) [ 01111]
StgValue_43          (specloopname     ) [ 00000]
tmp_22               (specregionbegin  ) [ 00000]
StgValue_45          (speclooptripcount) [ 00000]
in_data_load         (load             ) [ 00000]
tmp_19               (add              ) [ 00111]
tmp_20               (sext             ) [ 00000]
buffer_addr          (getelementptr    ) [ 00000]
StgValue_50          (store            ) [ 00000]
empty                (specregionend    ) [ 00000]
StgValue_52          (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="buffer_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="index_row_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_row_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_size_row">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_row"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_size_col">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_size_col"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="kernel_size_col_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_col_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="kernel_size_row_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="32" slack="0"/>
<pin id="57" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="kernel_size_row_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="index_row_out_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="31" slack="0"/>
<pin id="62" dir="0" index="1" bw="31" slack="0"/>
<pin id="63" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="index_row_out_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="in_data_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="15" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_data_addr/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="14" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_data_load/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="buffer_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="32" slack="0"/>
<pin id="83" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_50_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="5" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/4 "/>
</bind>
</comp>

<comp id="93" class="1005" name="i_buffer_reg_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="1"/>
<pin id="95" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_buffer (phireg) "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_buffer_phi_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="1"/>
<pin id="99" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="102" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_buffer/2 "/>
</bind>
</comp>

<comp id="105" class="1005" name="ik_row_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="31" slack="1"/>
<pin id="107" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_row (phireg) "/>
</bind>
</comp>

<comp id="109" class="1004" name="ik_row_phi_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="1" slack="1"/>
<pin id="111" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="31" slack="0"/>
<pin id="113" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="114" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_row/2 "/>
</bind>
</comp>

<comp id="116" class="1005" name="i_buffer_1_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="1"/>
<pin id="118" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_buffer_1 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_buffer_1_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="32" slack="1"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_buffer_1/3 "/>
</bind>
</comp>

<comp id="127" class="1005" name="ik_col_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="31" slack="1"/>
<pin id="129" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ik_col (phireg) "/>
</bind>
</comp>

<comp id="131" class="1004" name="ik_col_phi_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="1"/>
<pin id="133" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="31" slack="0"/>
<pin id="135" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ik_col/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_16_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="smax_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="31" slack="0"/>
<pin id="151" dir="0" index="2" bw="31" slack="0"/>
<pin id="152" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="smax_cast_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="31" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="ik_row_cast_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="31" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_row_cast/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="ik_row_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="31" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_row_2/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_buffer_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="31" slack="1"/>
<pin id="178" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_buffer_2/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_21_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="31" slack="0"/>
<pin id="182" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_25_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="1"/>
<pin id="186" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_26_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="0" index="1" bw="15" slack="0"/>
<pin id="190" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="ik_col_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="31" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ik_col_cast/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_17_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="2"/>
<pin id="200" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="ik_col_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="31" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ik_col_2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_27_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="31" slack="0"/>
<pin id="210" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_24_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="15" slack="1"/>
<pin id="214" dir="0" index="1" bw="15" slack="0"/>
<pin id="215" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_24_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="15" slack="0"/>
<pin id="219" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_24_cast/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_19_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_20_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="233" class="1007" name="tmp_23_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="15" slack="0"/>
<pin id="235" dir="0" index="1" bw="15" slack="0"/>
<pin id="236" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="kernel_size_col_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="kernel_size_col_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="kernel_size_row_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="kernel_size_row_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="index_row_out_read_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="31" slack="1"/>
<pin id="251" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="index_row_out_read "/>
</bind>
</comp>

<comp id="254" class="1005" name="smax_cast_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="smax_cast "/>
</bind>
</comp>

<comp id="262" class="1005" name="ik_row_2_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="31" slack="0"/>
<pin id="264" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_row_2 "/>
</bind>
</comp>

<comp id="267" class="1005" name="i_buffer_2_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_buffer_2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="tmp_23_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="15" slack="1"/>
<pin id="274" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="280" class="1005" name="ik_col_2_reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="31" slack="0"/>
<pin id="282" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="ik_col_2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="in_data_addr_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="1"/>
<pin id="287" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_data_addr "/>
</bind>
</comp>

<comp id="290" class="1005" name="tmp_19_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="1"/>
<pin id="292" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="8" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="12" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="2" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="42" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="73" pin="3"/><net_sink comp="86" pin=1"/></net>

<net id="92"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="93" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="104"><net_src comp="97" pin="4"/><net_sink comp="93" pin=0"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="125"><net_src comp="93" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="4"/><net_sink comp="116" pin=0"/></net>

<net id="130"><net_src comp="24" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="127" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="48" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="20" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="48" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="138" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="24" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="109" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="109" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="26" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="97" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="109" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="180" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="131" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="131" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="211"><net_src comp="131" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="208" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="212" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="226"><net_src comp="18" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="116" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="116" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="237"><net_src comp="40" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="187" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="48" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="247"><net_src comp="54" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="252"><net_src comp="60" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="257"><net_src comp="156" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="265"><net_src comp="169" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="270"><net_src comp="175" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="275"><net_src comp="233" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="283"><net_src comp="202" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="288"><net_src comp="66" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="289"><net_src comp="285" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="293"><net_src comp="222" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: buffer_r | {4 }
	Port: in_data | {}
 - Input state : 
	Port: initializeBuffer : in_data | {3 4 }
	Port: initializeBuffer : index_row_out | {1 }
	Port: initializeBuffer : kernel_size_row | {1 }
	Port: initializeBuffer : kernel_size_col | {1 }
  - Chain level:
	State 1
		smax : 1
		smax_cast : 2
	State 2
		ik_row_cast : 1
		tmp_s : 2
		ik_row_2 : 1
		StgValue_19 : 3
		i_buffer_2 : 1
		tmp_21 : 1
		tmp_26 : 2
		tmp_23 : 3
	State 3
		ik_col_cast : 1
		tmp_17 : 2
		ik_col_2 : 1
		StgValue_35 : 3
		tmp_27 : 1
		tmp_24 : 2
		tmp_24_cast : 3
		in_data_addr : 4
		in_data_load : 5
	State 4
		buffer_addr : 1
		StgValue_50 : 2
		empty : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |         ik_row_2_fu_169         |    0    |    0    |    38   |
|          |        i_buffer_2_fu_175        |    0    |    0    |    39   |
|    add   |          tmp_26_fu_187          |    0    |    0    |    21   |
|          |         ik_col_2_fu_202         |    0    |    0    |    38   |
|          |          tmp_24_fu_212          |    0    |    0    |    21   |
|          |          tmp_19_fu_222          |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |            tmp_fu_138           |    0    |    0    |    18   |
|   icmp   |           tmp_s_fu_164          |    0    |    0    |    18   |
|          |          tmp_17_fu_197          |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|  select  |           smax_fu_148           |    0    |    0    |    31   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |          tmp_23_fu_233          |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          | kernel_size_col_read_read_fu_48 |    0    |    0    |    0    |
|   read   | kernel_size_row_read_read_fu_54 |    0    |    0    |    0    |
|          |  index_row_out_read_read_fu_60  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |          tmp_16_fu_144          |    0    |    0    |    0    |
|   trunc  |          tmp_21_fu_180          |    0    |    0    |    0    |
|          |          tmp_25_fu_184          |    0    |    0    |    0    |
|          |          tmp_27_fu_208          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         smax_cast_fu_156        |    0    |    0    |    0    |
|   zext   |        ik_row_cast_fu_160       |    0    |    0    |    0    |
|          |        ik_col_cast_fu_193       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |        tmp_24_cast_fu_217       |    0    |    0    |    0    |
|          |          tmp_20_fu_228          |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    1    |    0    |   281   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     i_buffer_1_reg_116     |   32   |
|     i_buffer_2_reg_267     |   32   |
|       i_buffer_reg_93      |   32   |
|      ik_col_2_reg_280      |   31   |
|       ik_col_reg_127       |   31   |
|      ik_row_2_reg_262      |   31   |
|       ik_row_reg_105       |   31   |
|    in_data_addr_reg_285    |   14   |
| index_row_out_read_reg_249 |   31   |
|kernel_size_col_read_reg_239|   32   |
|kernel_size_row_read_reg_244|   32   |
|      smax_cast_reg_254     |   32   |
|       tmp_19_reg_290       |   32   |
|       tmp_23_reg_272       |   15   |
+----------------------------+--------+
|            Total           |   408  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_73 |  p0  |   2  |  14  |   28   ||    9    |
|  i_buffer_reg_93 |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   92   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   281  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   408  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   408  |   299  |
+-----------+--------+--------+--------+--------+
