# verilog-rtl-daily
Daily Verilog RTL design projects with testbenches and simulations, covering combinational logic, sequential circuits, FSMs, and standard protocols for FPGA/ASIC preparation.
