\hypertarget{stm32f4xx__hal__wwdg_8h}{}\doxysection{inc/stm32f4xx\+\_\+hal\+\_\+wwdg.h 文件参考}
\label{stm32f4xx__hal__wwdg_8h}\index{inc/stm32f4xx\_hal\_wwdg.h@{inc/stm32f4xx\_hal\_wwdg.h}}


Header file of W\+W\+DG H\+AL module.  


{\ttfamily \#include \char`\"{}stm32f4xx\+\_\+hal\+\_\+def.\+h\char`\"{}}\newline
stm32f4xx\+\_\+hal\+\_\+wwdg.\+h 的引用(Include)关系图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{stm32f4xx__hal__wwdg_8h__incl}
\end{center}
\end{figure}
此图展示该文件直接或间接的被哪些文件引用了\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=229pt]{stm32f4xx__hal__wwdg_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{结构体}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structWWDG__InitTypeDef}{W\+W\+D\+G\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em W\+W\+DG Init structure definition \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structWWDG__HandleTypeDef}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em W\+W\+DG handle Structure definition \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__WWDG__Interrupt__definition_gaf2659a7ce6e4edd7c6d1b537dbc33362}{W\+W\+D\+G\+\_\+\+I\+T\+\_\+\+E\+WI}}~W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI
\item 
\#define \mbox{\hyperlink{group__WWDG__Flag__definition_gaac081893a320f1216262be063b587edb}{W\+W\+D\+G\+\_\+\+F\+L\+A\+G\+\_\+\+E\+W\+IF}}~W\+W\+D\+G\+\_\+\+S\+R\+\_\+\+E\+W\+IF
\item 
\#define \mbox{\hyperlink{group__WWDG__Prescaler_gac611617ca4116f9bfb55c5280abeb281}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+1}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group__WWDG__Prescaler_ga411e50531af74cfe88b5f58119e546fa}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+2}}~W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+0
\item 
\#define \mbox{\hyperlink{group__WWDG__Prescaler_ga38093104d0ad7e9ef5e036f6d0dc3ca8}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+4}}~W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+1
\item 
\#define \mbox{\hyperlink{group__WWDG__Prescaler_ga766a9eff85955164df09186081f3cb40}{W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+8}}~(W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+1 $\vert$ W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+D\+G\+T\+B\+\_\+0)
\item 
\#define \mbox{\hyperlink{group__WWDG__EWI__Mode_ga4160906c5c524a9a1e1f3b133ff01787}{W\+W\+D\+G\+\_\+\+E\+W\+I\+\_\+\+D\+I\+S\+A\+B\+LE}}~0x00000000u
\item 
\#define \mbox{\hyperlink{group__WWDG__EWI__Mode_gafd085306f139468934c6b9b22ea6e82b}{W\+W\+D\+G\+\_\+\+E\+W\+I\+\_\+\+E\+N\+A\+B\+LE}}~W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+E\+WI
\item 
\#define \mbox{\hyperlink{group__WWDG__Private__Macros_ga3cfe8f6be7754dd9dfe20eeed6ca7d08}{I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+P\+R\+E\+S\+C\+A\+L\+ER}}(\+\_\+\+\_\+\+P\+R\+E\+S\+C\+A\+L\+E\+R\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__WWDG__Private__Macros_ga2e7358bcfcc6df115466ebfd0ff55644}{I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+W\+I\+N\+D\+OW}}(\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+) $>$= W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+\+W\+\_\+6) \&\& ((\+\_\+\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+\_\+) $<$= W\+W\+D\+G\+\_\+\+C\+F\+R\+\_\+W))
\item 
\#define \mbox{\hyperlink{group__WWDG__Private__Macros_ga01304524b12741cc7c4fa1905f1945bd}{I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+C\+O\+U\+N\+T\+ER}}(\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+) $>$= W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+T\+\_\+6) \&\& ((\+\_\+\+\_\+\+C\+O\+U\+N\+T\+E\+R\+\_\+\+\_\+) $<$= W\+W\+D\+G\+\_\+\+C\+R\+\_\+T))
\item 
\#define \mbox{\hyperlink{group__WWDG__Private__Macros_gaf3c14bbd0c44269e181d729e545a5db7}{I\+S\+\_\+\+W\+W\+D\+G\+\_\+\+E\+W\+I\+\_\+\+M\+O\+DE}}(\+\_\+\+\_\+\+M\+O\+D\+E\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group__WWDG__Exported__Macros_gaad04976da12e2c801c72668b8e100d80}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+E\+N\+A\+B\+LE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)~S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$CR, W\+W\+D\+G\+\_\+\+C\+R\+\_\+\+W\+D\+GA)
\begin{DoxyCompactList}\small\item\em Enable the W\+W\+DG peripheral. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__WWDG__Exported__Macros_ga62d4eb6a7921d6f729e7a69448eac38a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~S\+E\+T\+\_\+\+B\+IT((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+FR, (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the W\+W\+DG early wakeup interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__WWDG__Exported__Macros_ga80eb5c31bde6248b9fe38a6f7bd1710d}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~\mbox{\hyperlink{group__WWDG__Exported__Macros_ga60a99447a00a7d95c18637c38147063a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+),(\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the selected W\+W\+DG interrupt has occurred or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__WWDG__Exported__Macros_ga8b36c9e3cea69d4463ca8483233bfef8}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+E\+A\+R\+\_\+\+IT}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~\mbox{\hyperlink{group__WWDG__Exported__Macros_gae9c3b916e244deffc6a673d97df63671}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+), (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the W\+W\+DG interrupt pending bits. bits to clear the selected interrupt pending bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__WWDG__Exported__Macros_ga60a99447a00a7d95c18637c38147063a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR \& (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified W\+W\+DG flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__WWDG__Exported__Macros_gae9c3b916e244deffc6a673d97df63671}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+C\+L\+E\+A\+R\+\_\+\+F\+L\+AG}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+)~((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$SR = $\sim$(\+\_\+\+\_\+\+F\+L\+A\+G\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Clear the W\+W\+DG\textquotesingle{}s pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__WWDG__Exported__Macros_gaa3dae290aeb528ba7dbd1e7f481ef139}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+G\+E\+T\+\_\+\+I\+T\+\_\+\+S\+O\+U\+R\+CE}}(\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+,  \+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+H\+A\+N\+D\+L\+E\+\_\+\+\_\+)-\/$>$Instance-\/$>$C\+FR \& (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+)) == (\+\_\+\+\_\+\+I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Check whether the specified W\+W\+DG interrupt source is enabled or not. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{函数}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__WWDG__Exported__Functions__Group1_ga72706a378ad2f79cba4324c1b328715a}{H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Init}} (\mbox{\hyperlink{structWWDG__HandleTypeDef}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
void \mbox{\hyperlink{group__WWDG__Exported__Functions__Group1_ga9871643c1868c37613b89d1acf010cd6}{H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{structWWDG__HandleTypeDef}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{H\+A\+L\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__WWDG__Exported__Functions__Group2_gaf88d543a2fe8520439b69c9f55e70d48}{H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Refresh}} (\mbox{\hyperlink{structWWDG__HandleTypeDef}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
void \mbox{\hyperlink{group__WWDG__Exported__Functions__Group2_ga6521c5a0ff3184f951561302fb540fde}{H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+I\+R\+Q\+Handler}} (\mbox{\hyperlink{structWWDG__HandleTypeDef}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\item 
void \mbox{\hyperlink{group__WWDG__Exported__Functions__Group2_gac939b6f7bd78682d222dacb8909b8788}{H\+A\+L\+\_\+\+W\+W\+D\+G\+\_\+\+Early\+Wakeup\+Callback}} (\mbox{\hyperlink{structWWDG__HandleTypeDef}{W\+W\+D\+G\+\_\+\+Handle\+Type\+Def}} $\ast$hwwdg)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Header file of W\+W\+DG H\+AL module. 

\begin{DoxyAuthor}{作者}
M\+CD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{注意}

\end{DoxyAttention}
\doxysubsubsection*{\begin{center}\copyright{} Copyright (c) 2016 S\+T\+Microelectronics. All rights reserved.\end{center} }

This software component is licensed by ST under B\+SD 3-\/Clause license, the \char`\"{}\+License\char`\"{}; You may not use this file except in compliance with the License. You may obtain a copy of the License at\+: opensource.\+org/licenses/\+B\+S\+D-\/3-\/\+Clause 