
Body-Synthezier_Sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005eac  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000204  0800607c  0800607c  0001607c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006280  08006280  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08006280  08006280  00016280  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006288  08006288  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006288  08006288  00016288  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800628c  0800628c  0001628c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006290  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003130  20000070  08006300  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200031a0  08006300  000231a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012854  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026a4  00000000  00000000  000328f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d58  00000000  00000000  00034f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ca8  00000000  00000000  00035cf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023a0a  00000000  00000000  00036998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010c50  00000000  00000000  0005a3a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfcd1  00000000  00000000  0006aff2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0013acc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f9c  00000000  00000000  0013ad18  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08006064 	.word	0x08006064

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08006064 	.word	0x08006064

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <MPU6050_init>:

#include "MPU6050_GY521.h"



MPU6050_STATUS MPU6050_init(I2C_HandleTypeDef* __hi2c, MPU6050_Data* Sensor_Data_pointer, MPU6050_ACCL_RES accl_resolution, MPU6050_GYRO_RES gyro_resolution, uint8_t samplerate){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08a      	sub	sp, #40	; 0x28
 80005ac:	af04      	add	r7, sp, #16
 80005ae:	60f8      	str	r0, [r7, #12]
 80005b0:	60b9      	str	r1, [r7, #8]
 80005b2:	4611      	mov	r1, r2
 80005b4:	461a      	mov	r2, r3
 80005b6:	460b      	mov	r3, r1
 80005b8:	71fb      	strb	r3, [r7, #7]
 80005ba:	4613      	mov	r3, r2
 80005bc:	71bb      	strb	r3, [r7, #6]

	uint8_t Data=0x00;
 80005be:	2300      	movs	r3, #0
 80005c0:	75fb      	strb	r3, [r7, #23]
	MPU6050_hi2c = __hi2c;
 80005c2:	4aa6      	ldr	r2, [pc, #664]	; (800085c <MPU6050_init+0x2b4>)
 80005c4:	68fb      	ldr	r3, [r7, #12]
 80005c6:	6013      	str	r3, [r2, #0]
	Sensor_Data = Sensor_Data_pointer;
 80005c8:	4aa5      	ldr	r2, [pc, #660]	; (8000860 <MPU6050_init+0x2b8>)
 80005ca:	68bb      	ldr	r3, [r7, #8]
 80005cc:	6013      	str	r3, [r2, #0]
	printf("MPU6050 init beginn\r\n");
 80005ce:	48a5      	ldr	r0, [pc, #660]	; (8000864 <MPU6050_init+0x2bc>)
 80005d0:	f004 fe02 	bl	80051d8 <puts>
	//Check if device is ready: Let LED blink 3 times if yes
	if((HAL_I2C_IsDeviceReady(MPU6050_hi2c, MPU6050_ADDR, 2, 20)) != HAL_OK){
 80005d4:	4ba1      	ldr	r3, [pc, #644]	; (800085c <MPU6050_init+0x2b4>)
 80005d6:	6818      	ldr	r0, [r3, #0]
 80005d8:	2314      	movs	r3, #20
 80005da:	2202      	movs	r2, #2
 80005dc:	21d0      	movs	r1, #208	; 0xd0
 80005de:	f002 fc97 	bl	8002f10 <HAL_I2C_IsDeviceReady>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d004      	beq.n	80005f2 <MPU6050_init+0x4a>
		printf("MPU 6050 No Connection\r\n");
 80005e8:	489f      	ldr	r0, [pc, #636]	; (8000868 <MPU6050_init+0x2c0>)
 80005ea:	f004 fdf5 	bl	80051d8 <puts>
		return MPU6050_Status_Notconnected;
 80005ee:	2304      	movs	r3, #4
 80005f0:	e12f      	b.n	8000852 <MPU6050_init+0x2aa>
	}



	//check WHO_AM_I: If answer is I_AM toggle LED
	HAL_I2C_Mem_Read(MPU6050_hi2c, MPU6050_ADDR, MPU6050_WHO_AM_I_REG, 1, &Data, 1, 1000);
 80005f2:	4b9a      	ldr	r3, [pc, #616]	; (800085c <MPU6050_init+0x2b4>)
 80005f4:	6818      	ldr	r0, [r3, #0]
 80005f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005fa:	9302      	str	r3, [sp, #8]
 80005fc:	2301      	movs	r3, #1
 80005fe:	9301      	str	r3, [sp, #4]
 8000600:	f107 0317 	add.w	r3, r7, #23
 8000604:	9300      	str	r3, [sp, #0]
 8000606:	2301      	movs	r3, #1
 8000608:	2275      	movs	r2, #117	; 0x75
 800060a:	21d0      	movs	r1, #208	; 0xd0
 800060c:	f002 fa5a 	bl	8002ac4 <HAL_I2C_Mem_Read>

	if ((Data =! MPU6050_I_AM)) // if-statement is 1 if MPU is present
 8000610:	2300      	movs	r3, #0
 8000612:	75fb      	strb	r3, [r7, #23]
	}



	// wake sensor
	Data=0x00;
 8000614:	2300      	movs	r3, #0
 8000616:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Write(MPU6050_hi2c, MPU6050_ADDR, MPU6050_PWR_MGMT_1_REG, 1, &Data, 1, 1000)!=HAL_OK)
 8000618:	4b90      	ldr	r3, [pc, #576]	; (800085c <MPU6050_init+0x2b4>)
 800061a:	6818      	ldr	r0, [r3, #0]
 800061c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000620:	9302      	str	r3, [sp, #8]
 8000622:	2301      	movs	r3, #1
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	f107 0317 	add.w	r3, r7, #23
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2301      	movs	r3, #1
 800062e:	226b      	movs	r2, #107	; 0x6b
 8000630:	21d0      	movs	r1, #208	; 0xd0
 8000632:	f002 f94d 	bl	80028d0 <HAL_I2C_Mem_Write>
 8000636:	4603      	mov	r3, r0
 8000638:	2b00      	cmp	r3, #0
 800063a:	d001      	beq.n	8000640 <MPU6050_init+0x98>
	{
		return MPU6050_Status_Invalid;
 800063c:	2305      	movs	r3, #5
 800063e:	e108      	b.n	8000852 <MPU6050_init+0x2aa>
	}


	// Config range/resolution Gyroscope
	Data = 0xE0 | (gyro_resolution<<3);
 8000640:	79bb      	ldrb	r3, [r7, #6]
 8000642:	00db      	lsls	r3, r3, #3
 8000644:	b25b      	sxtb	r3, r3
 8000646:	f063 031f 	orn	r3, r3, #31
 800064a:	b25b      	sxtb	r3, r3
 800064c:	b2db      	uxtb	r3, r3
 800064e:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Write(MPU6050_hi2c, MPU6050_ADDR, MPU6050_GYRO_CONFIG_REG, 1, &Data, 1, 1000) != HAL_OK){
 8000650:	4b82      	ldr	r3, [pc, #520]	; (800085c <MPU6050_init+0x2b4>)
 8000652:	6818      	ldr	r0, [r3, #0]
 8000654:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000658:	9302      	str	r3, [sp, #8]
 800065a:	2301      	movs	r3, #1
 800065c:	9301      	str	r3, [sp, #4]
 800065e:	f107 0317 	add.w	r3, r7, #23
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	2301      	movs	r3, #1
 8000666:	221b      	movs	r2, #27
 8000668:	21d0      	movs	r1, #208	; 0xd0
 800066a:	f002 f931 	bl	80028d0 <HAL_I2C_Mem_Write>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <MPU6050_init+0xd0>
		return MPU6050_Status_Error;
 8000674:	2302      	movs	r3, #2
 8000676:	e0ec      	b.n	8000852 <MPU6050_init+0x2aa>
	}
	//for normalization of Gyroscope range
	switch (gyro_resolution){
 8000678:	79bb      	ldrb	r3, [r7, #6]
 800067a:	2b03      	cmp	r3, #3
 800067c:	d81e      	bhi.n	80006bc <MPU6050_init+0x114>
 800067e:	a201      	add	r2, pc, #4	; (adr r2, 8000684 <MPU6050_init+0xdc>)
 8000680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000684:	08000695 	.word	0x08000695
 8000688:	0800069f 	.word	0x0800069f
 800068c:	080006a9 	.word	0x080006a9
 8000690:	080006b3 	.word	0x080006b3
	case MPU6050_GYRO_250deg:
		Sensor_Data->Gyro_mult = MPU6050_GYRO_SENS_250;
 8000694:	4b72      	ldr	r3, [pc, #456]	; (8000860 <MPU6050_init+0x2b8>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	4a74      	ldr	r2, [pc, #464]	; (800086c <MPU6050_init+0x2c4>)
 800069a:	619a      	str	r2, [r3, #24]
		break;
 800069c:	e00e      	b.n	80006bc <MPU6050_init+0x114>
	case MPU6050_GYRO_500deg:
		Sensor_Data->Gyro_mult = MPU6050_GYRO_SENS_500;
 800069e:	4b70      	ldr	r3, [pc, #448]	; (8000860 <MPU6050_init+0x2b8>)
 80006a0:	681b      	ldr	r3, [r3, #0]
 80006a2:	4a73      	ldr	r2, [pc, #460]	; (8000870 <MPU6050_init+0x2c8>)
 80006a4:	619a      	str	r2, [r3, #24]
		break;
 80006a6:	e009      	b.n	80006bc <MPU6050_init+0x114>
	case MPU6050_GYRO_1000deg:
		Sensor_Data->Gyro_mult = MPU6050_GYRO_SENS_1000;
 80006a8:	4b6d      	ldr	r3, [pc, #436]	; (8000860 <MPU6050_init+0x2b8>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	4a71      	ldr	r2, [pc, #452]	; (8000874 <MPU6050_init+0x2cc>)
 80006ae:	619a      	str	r2, [r3, #24]
		break;
 80006b0:	e004      	b.n	80006bc <MPU6050_init+0x114>
	case MPU6050_GYRO_2000deg:
		Sensor_Data->Gyro_mult = MPU6050_GYRO_SENS_2000;
 80006b2:	4b6b      	ldr	r3, [pc, #428]	; (8000860 <MPU6050_init+0x2b8>)
 80006b4:	681b      	ldr	r3, [r3, #0]
 80006b6:	4a70      	ldr	r2, [pc, #448]	; (8000878 <MPU6050_init+0x2d0>)
 80006b8:	619a      	str	r2, [r3, #24]
		break;
 80006ba:	bf00      	nop
	}


	// Config range/resolution of Accelerometer
	Data = 0xE0 | (accl_resolution<<3);
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	00db      	lsls	r3, r3, #3
 80006c0:	b25b      	sxtb	r3, r3
 80006c2:	f063 031f 	orn	r3, r3, #31
 80006c6:	b25b      	sxtb	r3, r3
 80006c8:	b2db      	uxtb	r3, r3
 80006ca:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Write(MPU6050_hi2c, MPU6050_ADDR, MPU6050_ACCL_CONFIG_REG, 1, &Data, 1, 1000) != HAL_OK){
 80006cc:	4b63      	ldr	r3, [pc, #396]	; (800085c <MPU6050_init+0x2b4>)
 80006ce:	6818      	ldr	r0, [r3, #0]
 80006d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006d4:	9302      	str	r3, [sp, #8]
 80006d6:	2301      	movs	r3, #1
 80006d8:	9301      	str	r3, [sp, #4]
 80006da:	f107 0317 	add.w	r3, r7, #23
 80006de:	9300      	str	r3, [sp, #0]
 80006e0:	2301      	movs	r3, #1
 80006e2:	221c      	movs	r2, #28
 80006e4:	21d0      	movs	r1, #208	; 0xd0
 80006e6:	f002 f8f3 	bl	80028d0 <HAL_I2C_Mem_Write>
 80006ea:	4603      	mov	r3, r0
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <MPU6050_init+0x14c>
		return MPU6050_Status_Error;
 80006f0:	2302      	movs	r3, #2
 80006f2:	e0ae      	b.n	8000852 <MPU6050_init+0x2aa>
	}

	switch(accl_resolution){
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	2b03      	cmp	r3, #3
 80006f8:	d822      	bhi.n	8000740 <MPU6050_init+0x198>
 80006fa:	a201      	add	r2, pc, #4	; (adr r2, 8000700 <MPU6050_init+0x158>)
 80006fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000700:	08000711 	.word	0x08000711
 8000704:	0800071d 	.word	0x0800071d
 8000708:	08000729 	.word	0x08000729
 800070c:	08000735 	.word	0x08000735
	case MPU6050_ACCL_2G:
		Sensor_Data->Accl_mult = MPU6050_ACCL_SENS_2;
 8000710:	4b53      	ldr	r3, [pc, #332]	; (8000860 <MPU6050_init+0x2b8>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 8000718:	645a      	str	r2, [r3, #68]	; 0x44
		break;
 800071a:	e011      	b.n	8000740 <MPU6050_init+0x198>
	case MPU6050_ACCL_4G:
		Sensor_Data->Accl_mult = MPU6050_ACCL_SENS_4;
 800071c:	4b50      	ldr	r3, [pc, #320]	; (8000860 <MPU6050_init+0x2b8>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8000724:	645a      	str	r2, [r3, #68]	; 0x44
		break;
 8000726:	e00b      	b.n	8000740 <MPU6050_init+0x198>
	case MPU6050_ACCL_8G:
		Sensor_Data->Accl_mult = MPU6050_ACCL_SENS_8;
 8000728:	4b4d      	ldr	r3, [pc, #308]	; (8000860 <MPU6050_init+0x2b8>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 8000730:	645a      	str	r2, [r3, #68]	; 0x44
		break;
 8000732:	e005      	b.n	8000740 <MPU6050_init+0x198>
	case MPU6050_ACCL_16G:
		Sensor_Data->Accl_mult = MPU6050_ACCL_SENS_16;
 8000734:	4b4a      	ldr	r3, [pc, #296]	; (8000860 <MPU6050_init+0x2b8>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 800073c:	645a      	str	r2, [r3, #68]	; 0x44
		break;
 800073e:	bf00      	nop
	}


	// Config Sample Rate: Sample Rate=8/(1+Data)
	Data=samplerate;
 8000740:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000744:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Write(MPU6050_hi2c, MPU6050_ADDR, MPU6050_SMPLRT_DIV_REG, 1, &Data, 1, 1000) != HAL_OK){
 8000746:	4b45      	ldr	r3, [pc, #276]	; (800085c <MPU6050_init+0x2b4>)
 8000748:	6818      	ldr	r0, [r3, #0]
 800074a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800074e:	9302      	str	r3, [sp, #8]
 8000750:	2301      	movs	r3, #1
 8000752:	9301      	str	r3, [sp, #4]
 8000754:	f107 0317 	add.w	r3, r7, #23
 8000758:	9300      	str	r3, [sp, #0]
 800075a:	2301      	movs	r3, #1
 800075c:	2219      	movs	r2, #25
 800075e:	21d0      	movs	r1, #208	; 0xd0
 8000760:	f002 f8b6 	bl	80028d0 <HAL_I2C_Mem_Write>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MPU6050_init+0x1c6>
		return MPU6050_Status_Error;
 800076a:	2302      	movs	r3, #2
 800076c:	e071      	b.n	8000852 <MPU6050_init+0x2aa>
	}

	//Set Gyroscope offset to zero
	Sensor_Data->Gx_offset = 0;
 800076e:	4b3c      	ldr	r3, [pc, #240]	; (8000860 <MPU6050_init+0x2b8>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2200      	movs	r2, #0
 8000774:	80da      	strh	r2, [r3, #6]
	Sensor_Data->Gy_offset = 0;
 8000776:	4b3a      	ldr	r3, [pc, #232]	; (8000860 <MPU6050_init+0x2b8>)
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	2200      	movs	r2, #0
 800077c:	811a      	strh	r2, [r3, #8]
	Sensor_Data->Gz_offset = 0;
 800077e:	4b38      	ldr	r3, [pc, #224]	; (8000860 <MPU6050_init+0x2b8>)
 8000780:	681b      	ldr	r3, [r3, #0]
 8000782:	2200      	movs	r2, #0
 8000784:	815a      	strh	r2, [r3, #10]

	//Set Accelerometer offset to zero
	Sensor_Data->Ax_offset = 0;
 8000786:	4b36      	ldr	r3, [pc, #216]	; (8000860 <MPU6050_init+0x2b8>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2200      	movs	r2, #0
 800078c:	869a      	strh	r2, [r3, #52]	; 0x34
	Sensor_Data->Ay_offset = 0;
 800078e:	4b34      	ldr	r3, [pc, #208]	; (8000860 <MPU6050_init+0x2b8>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2200      	movs	r2, #0
 8000794:	86da      	strh	r2, [r3, #54]	; 0x36
	Sensor_Data->Az_offset = 0;
 8000796:	4b32      	ldr	r3, [pc, #200]	; (8000860 <MPU6050_init+0x2b8>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	2200      	movs	r2, #0
 800079c:	871a      	strh	r2, [r3, #56]	; 0x38

	//	//Set User Controll, Enable FIFO
	Data = MPU6050_USR_CRTL_FIFO_EN;
 800079e:	2340      	movs	r3, #64	; 0x40
 80007a0:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Write(MPU6050_hi2c, MPU6050_ADDR, MPU6050_USR_CRTL_REG, 1, &Data, 1, 1000) != HAL_OK){
 80007a2:	4b2e      	ldr	r3, [pc, #184]	; (800085c <MPU6050_init+0x2b4>)
 80007a4:	6818      	ldr	r0, [r3, #0]
 80007a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007aa:	9302      	str	r3, [sp, #8]
 80007ac:	2301      	movs	r3, #1
 80007ae:	9301      	str	r3, [sp, #4]
 80007b0:	f107 0317 	add.w	r3, r7, #23
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2301      	movs	r3, #1
 80007b8:	226a      	movs	r2, #106	; 0x6a
 80007ba:	21d0      	movs	r1, #208	; 0xd0
 80007bc:	f002 f888 	bl	80028d0 <HAL_I2C_Mem_Write>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MPU6050_init+0x222>
		return MPU6050_Status_Error;
 80007c6:	2302      	movs	r3, #2
 80007c8:	e043      	b.n	8000852 <MPU6050_init+0x2aa>
	}
	HAL_I2C_Mem_Read(MPU6050_hi2c, MPU6050_ADDR, MPU6050_USR_CRTL_REG, 1, &Data, 1, 1000);
 80007ca:	4b24      	ldr	r3, [pc, #144]	; (800085c <MPU6050_init+0x2b4>)
 80007cc:	6818      	ldr	r0, [r3, #0]
 80007ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007d2:	9302      	str	r3, [sp, #8]
 80007d4:	2301      	movs	r3, #1
 80007d6:	9301      	str	r3, [sp, #4]
 80007d8:	f107 0317 	add.w	r3, r7, #23
 80007dc:	9300      	str	r3, [sp, #0]
 80007de:	2301      	movs	r3, #1
 80007e0:	226a      	movs	r2, #106	; 0x6a
 80007e2:	21d0      	movs	r1, #208	; 0xd0
 80007e4:	f002 f96e 	bl	8002ac4 <HAL_I2C_Mem_Read>
	printf("MPU6050_USR_CRTL_REG: %i\r\n",Data);
 80007e8:	7dfb      	ldrb	r3, [r7, #23]
 80007ea:	4619      	mov	r1, r3
 80007ec:	4823      	ldr	r0, [pc, #140]	; (800087c <MPU6050_init+0x2d4>)
 80007ee:	f004 fc6d 	bl	80050cc <iprintf>
	// Interruppt Enable
	Data = MPU6050_INT_EN_DATA_RDY;
 80007f2:	2301      	movs	r3, #1
 80007f4:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Write(MPU6050_hi2c, MPU6050_ADDR,MPU6050_RA_INT_ENABLE, 1, &Data, 1, 1000) != HAL_OK){
 80007f6:	4b19      	ldr	r3, [pc, #100]	; (800085c <MPU6050_init+0x2b4>)
 80007f8:	6818      	ldr	r0, [r3, #0]
 80007fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80007fe:	9302      	str	r3, [sp, #8]
 8000800:	2301      	movs	r3, #1
 8000802:	9301      	str	r3, [sp, #4]
 8000804:	f107 0317 	add.w	r3, r7, #23
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	2301      	movs	r3, #1
 800080c:	2238      	movs	r2, #56	; 0x38
 800080e:	21d0      	movs	r1, #208	; 0xd0
 8000810:	f002 f85e 	bl	80028d0 <HAL_I2C_Mem_Write>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MPU6050_init+0x276>
		return MPU6050_Status_Error;
 800081a:	2302      	movs	r3, #2
 800081c:	e019      	b.n	8000852 <MPU6050_init+0x2aa>
	}


	//determines which sensor measurements are loaded into the FIFO buffer
	//	Data = MPU6050_FIFO_EN_ACCEL | MPU6050_FIFO_EN_ZG | MPU6050_FIFO_EN_YG | MPU6050_FIFO_EN_XG;
	Data = 0x00;
 800081e:	2300      	movs	r3, #0
 8000820:	75fb      	strb	r3, [r7, #23]
	if(HAL_I2C_Mem_Write(MPU6050_hi2c, MPU6050_ADDR, MPU6050_FIFO_DATA_REG, 1, &Data, 1, 1000) != HAL_OK){
 8000822:	4b0e      	ldr	r3, [pc, #56]	; (800085c <MPU6050_init+0x2b4>)
 8000824:	6818      	ldr	r0, [r3, #0]
 8000826:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800082a:	9302      	str	r3, [sp, #8]
 800082c:	2301      	movs	r3, #1
 800082e:	9301      	str	r3, [sp, #4]
 8000830:	f107 0317 	add.w	r3, r7, #23
 8000834:	9300      	str	r3, [sp, #0]
 8000836:	2301      	movs	r3, #1
 8000838:	2274      	movs	r2, #116	; 0x74
 800083a:	21d0      	movs	r1, #208	; 0xd0
 800083c:	f002 f848 	bl	80028d0 <HAL_I2C_Mem_Write>
 8000840:	4603      	mov	r3, r0
 8000842:	2b00      	cmp	r3, #0
 8000844:	d001      	beq.n	800084a <MPU6050_init+0x2a2>
		return MPU6050_Status_Error;
 8000846:	2302      	movs	r3, #2
 8000848:	e003      	b.n	8000852 <MPU6050_init+0x2aa>
	}
	printf("MPU6050 init end\r\n");
 800084a:	480d      	ldr	r0, [pc, #52]	; (8000880 <MPU6050_init+0x2d8>)
 800084c:	f004 fcc4 	bl	80051d8 <puts>
	return MPU6050_Status_OK;
 8000850:	2300      	movs	r3, #0

	MoveDetected = false;
	MovementUP = false;
	MovementDOWN = false;

}
 8000852:	4618      	mov	r0, r3
 8000854:	3718      	adds	r7, #24
 8000856:	46bd      	mov	sp, r7
 8000858:	bd80      	pop	{r7, pc}
 800085a:	bf00      	nop
 800085c:	20002fc0 	.word	0x20002fc0
 8000860:	20002fb8 	.word	0x20002fb8
 8000864:	0800607c 	.word	0x0800607c
 8000868:	08006094 	.word	0x08006094
 800086c:	3bfa232d 	.word	0x3bfa232d
 8000870:	3c7a232d 	.word	0x3c7a232d
 8000874:	3cf9c190 	.word	0x3cf9c190
 8000878:	3d79c190 	.word	0x3d79c190
 800087c:	080060ac 	.word	0x080060ac
 8000880:	080060c8 	.word	0x080060c8

08000884 <MPU6050_Read_Accl>:




MPU6050_STATUS MPU6050_Read_Accl(){
 8000884:	b580      	push	{r7, lr}
 8000886:	b086      	sub	sp, #24
 8000888:	af04      	add	r7, sp, #16

	uint8_t Rec_Data[6];

	// Read 6Bytes (2byte per axis) starting from ACCL_XOUT_H register
	if(HAL_I2C_Mem_Read (MPU6050_hi2c, MPU6050_ADDR, MPU6050_ACCL_XOUT_H_REG, 1, Rec_Data, 6, 1000) != HAL_OK){
 800088a:	4b28      	ldr	r3, [pc, #160]	; (800092c <MPU6050_Read_Accl+0xa8>)
 800088c:	6818      	ldr	r0, [r3, #0]
 800088e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000892:	9302      	str	r3, [sp, #8]
 8000894:	2306      	movs	r3, #6
 8000896:	9301      	str	r3, [sp, #4]
 8000898:	463b      	mov	r3, r7
 800089a:	9300      	str	r3, [sp, #0]
 800089c:	2301      	movs	r3, #1
 800089e:	223b      	movs	r2, #59	; 0x3b
 80008a0:	21d0      	movs	r1, #208	; 0xd0
 80008a2:	f002 f90f 	bl	8002ac4 <HAL_I2C_Mem_Read>
 80008a6:	4603      	mov	r3, r0
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d001      	beq.n	80008b0 <MPU6050_Read_Accl+0x2c>
		return MPU6050_Status_Error;
 80008ac:	2302      	movs	r3, #2
 80008ae:	e039      	b.n	8000924 <MPU6050_Read_Accl+0xa0>
	}

	// Data for all axis comes as 6Byte array, in the following it is filled into one 16-bit array for each axis
	Sensor_Data->Accl_X = (int16_t)(Rec_Data[0]<<8 | Rec_Data[1]) - Sensor_Data->Ax_offset;
 80008b0:	783b      	ldrb	r3, [r7, #0]
 80008b2:	021b      	lsls	r3, r3, #8
 80008b4:	b21a      	sxth	r2, r3
 80008b6:	787b      	ldrb	r3, [r7, #1]
 80008b8:	b21b      	sxth	r3, r3
 80008ba:	4313      	orrs	r3, r2
 80008bc:	b21b      	sxth	r3, r3
 80008be:	b29a      	uxth	r2, r3
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <MPU6050_Read_Accl+0xac>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 80008c8:	b29b      	uxth	r3, r3
 80008ca:	1ad3      	subs	r3, r2, r3
 80008cc:	b29a      	uxth	r2, r3
 80008ce:	4b18      	ldr	r3, [pc, #96]	; (8000930 <MPU6050_Read_Accl+0xac>)
 80008d0:	681b      	ldr	r3, [r3, #0]
 80008d2:	b212      	sxth	r2, r2
 80008d4:	851a      	strh	r2, [r3, #40]	; 0x28
	Sensor_Data->Accl_Y = (int16_t)(Rec_Data[2]<<8 | Rec_Data[3]) - Sensor_Data->Ay_offset;
 80008d6:	78bb      	ldrb	r3, [r7, #2]
 80008d8:	021b      	lsls	r3, r3, #8
 80008da:	b21a      	sxth	r2, r3
 80008dc:	78fb      	ldrb	r3, [r7, #3]
 80008de:	b21b      	sxth	r3, r3
 80008e0:	4313      	orrs	r3, r2
 80008e2:	b21b      	sxth	r3, r3
 80008e4:	b29a      	uxth	r2, r3
 80008e6:	4b12      	ldr	r3, [pc, #72]	; (8000930 <MPU6050_Read_Accl+0xac>)
 80008e8:	681b      	ldr	r3, [r3, #0]
 80008ea:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 80008ee:	b29b      	uxth	r3, r3
 80008f0:	1ad3      	subs	r3, r2, r3
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	4b0e      	ldr	r3, [pc, #56]	; (8000930 <MPU6050_Read_Accl+0xac>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	b212      	sxth	r2, r2
 80008fa:	855a      	strh	r2, [r3, #42]	; 0x2a
	Sensor_Data->Accl_Z = (int16_t)(Rec_Data[4]<<8 | Rec_Data[5]) - Sensor_Data->Az_offset;
 80008fc:	793b      	ldrb	r3, [r7, #4]
 80008fe:	021b      	lsls	r3, r3, #8
 8000900:	b21a      	sxth	r2, r3
 8000902:	797b      	ldrb	r3, [r7, #5]
 8000904:	b21b      	sxth	r3, r3
 8000906:	4313      	orrs	r3, r2
 8000908:	b21b      	sxth	r3, r3
 800090a:	b29a      	uxth	r2, r3
 800090c:	4b08      	ldr	r3, [pc, #32]	; (8000930 <MPU6050_Read_Accl+0xac>)
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 8000914:	b29b      	uxth	r3, r3
 8000916:	1ad3      	subs	r3, r2, r3
 8000918:	b29a      	uxth	r2, r3
 800091a:	4b05      	ldr	r3, [pc, #20]	; (8000930 <MPU6050_Read_Accl+0xac>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	b212      	sxth	r2, r2
 8000920:	859a      	strh	r2, [r3, #44]	; 0x2c

	return MPU6050_Read_OK;
 8000922:	2301      	movs	r3, #1
}
 8000924:	4618      	mov	r0, r3
 8000926:	3708      	adds	r7, #8
 8000928:	46bd      	mov	sp, r7
 800092a:	bd80      	pop	{r7, pc}
 800092c:	20002fc0 	.word	0x20002fc0
 8000930:	20002fb8 	.word	0x20002fb8

08000934 <MPU6050_Read_Sensor>:


	return MPU6050_Read_OK;
}

MPU6050_STATUS MPU6050_Read_Sensor(){
 8000934:	b580      	push	{r7, lr}
 8000936:	b088      	sub	sp, #32
 8000938:	af04      	add	r7, sp, #16

	uint8_t Rec_Data[14];

	// Read 6Bytes (2byte per axis) starting from ACCL_XOUT_H register
	if (HAL_I2C_Mem_Read (MPU6050_hi2c, MPU6050_ADDR, MPU6050_ACCL_XOUT_H_REG, 1, Rec_Data, 14, 1000) != HAL_OK ){
 800093a:	4b49      	ldr	r3, [pc, #292]	; (8000a60 <MPU6050_Read_Sensor+0x12c>)
 800093c:	6818      	ldr	r0, [r3, #0]
 800093e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000942:	9302      	str	r3, [sp, #8]
 8000944:	230e      	movs	r3, #14
 8000946:	9301      	str	r3, [sp, #4]
 8000948:	463b      	mov	r3, r7
 800094a:	9300      	str	r3, [sp, #0]
 800094c:	2301      	movs	r3, #1
 800094e:	223b      	movs	r2, #59	; 0x3b
 8000950:	21d0      	movs	r1, #208	; 0xd0
 8000952:	f002 f8b7 	bl	8002ac4 <HAL_I2C_Mem_Read>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MPU6050_Read_Sensor+0x2c>
		return MPU6050_Status_Error;
 800095c:	2302      	movs	r3, #2
 800095e:	e07a      	b.n	8000a56 <MPU6050_Read_Sensor+0x122>
	}
	// Get time of new Measurement and safe time of last measurement
	Sensor_Data->Gyro_time	=	DWT->CYCCNT;
 8000960:	4b40      	ldr	r3, [pc, #256]	; (8000a64 <MPU6050_Read_Sensor+0x130>)
 8000962:	685a      	ldr	r2, [r3, #4]
 8000964:	4b40      	ldr	r3, [pc, #256]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	615a      	str	r2, [r3, #20]
	DWT->CYCCNT				=	0;
 800096a:	4b3e      	ldr	r3, [pc, #248]	; (8000a64 <MPU6050_Read_Sensor+0x130>)
 800096c:	2200      	movs	r2, #0
 800096e:	605a      	str	r2, [r3, #4]
	// Data for all axis comes as 6Byte array, in the following it is filled into one 16-bit array for each axis
	Sensor_Data->Accl_X = (int16_t)(Rec_Data[0]<<8 | Rec_Data[1]) - Sensor_Data->Ax_offset;
 8000970:	783b      	ldrb	r3, [r7, #0]
 8000972:	021b      	lsls	r3, r3, #8
 8000974:	b21a      	sxth	r2, r3
 8000976:	787b      	ldrb	r3, [r7, #1]
 8000978:	b21b      	sxth	r3, r3
 800097a:	4313      	orrs	r3, r2
 800097c:	b21b      	sxth	r3, r3
 800097e:	b29a      	uxth	r2, r3
 8000980:	4b39      	ldr	r3, [pc, #228]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000982:	681b      	ldr	r3, [r3, #0]
 8000984:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8000988:	b29b      	uxth	r3, r3
 800098a:	1ad3      	subs	r3, r2, r3
 800098c:	b29a      	uxth	r2, r3
 800098e:	4b36      	ldr	r3, [pc, #216]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	b212      	sxth	r2, r2
 8000994:	851a      	strh	r2, [r3, #40]	; 0x28
	Sensor_Data->Accl_Y = (int16_t)(Rec_Data[2]<<8 | Rec_Data[3]) - Sensor_Data->Ay_offset;
 8000996:	78bb      	ldrb	r3, [r7, #2]
 8000998:	021b      	lsls	r3, r3, #8
 800099a:	b21a      	sxth	r2, r3
 800099c:	78fb      	ldrb	r3, [r7, #3]
 800099e:	b21b      	sxth	r3, r3
 80009a0:	4313      	orrs	r3, r2
 80009a2:	b21b      	sxth	r3, r3
 80009a4:	b29a      	uxth	r2, r3
 80009a6:	4b30      	ldr	r3, [pc, #192]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 80009ae:	b29b      	uxth	r3, r3
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	b29a      	uxth	r2, r3
 80009b4:	4b2c      	ldr	r3, [pc, #176]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	b212      	sxth	r2, r2
 80009ba:	855a      	strh	r2, [r3, #42]	; 0x2a
	Sensor_Data->Accl_Z = (int16_t)(Rec_Data[4]<<8 | Rec_Data[5]) - Sensor_Data->Az_offset;
 80009bc:	793b      	ldrb	r3, [r7, #4]
 80009be:	021b      	lsls	r3, r3, #8
 80009c0:	b21a      	sxth	r2, r3
 80009c2:	797b      	ldrb	r3, [r7, #5]
 80009c4:	b21b      	sxth	r3, r3
 80009c6:	4313      	orrs	r3, r2
 80009c8:	b21b      	sxth	r3, r3
 80009ca:	b29a      	uxth	r2, r3
 80009cc:	4b26      	ldr	r3, [pc, #152]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 80009ce:	681b      	ldr	r3, [r3, #0]
 80009d0:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 80009d4:	b29b      	uxth	r3, r3
 80009d6:	1ad3      	subs	r3, r2, r3
 80009d8:	b29a      	uxth	r2, r3
 80009da:	4b23      	ldr	r3, [pc, #140]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	b212      	sxth	r2, r2
 80009e0:	859a      	strh	r2, [r3, #44]	; 0x2c
	// Data for all axis comes as 6Byte array, in the following it is filled into one 16-bit array for each axis
	Sensor_Data->Gyro_X = (int16_t)(Rec_Data[8]<<8 | Rec_Data[9]) - Sensor_Data->Gx_offset;
 80009e2:	7a3b      	ldrb	r3, [r7, #8]
 80009e4:	021b      	lsls	r3, r3, #8
 80009e6:	b21a      	sxth	r2, r3
 80009e8:	7a7b      	ldrb	r3, [r7, #9]
 80009ea:	b21b      	sxth	r3, r3
 80009ec:	4313      	orrs	r3, r2
 80009ee:	b21b      	sxth	r3, r3
 80009f0:	b29a      	uxth	r2, r3
 80009f2:	4b1d      	ldr	r3, [pc, #116]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 80009f4:	681b      	ldr	r3, [r3, #0]
 80009f6:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	1ad3      	subs	r3, r2, r3
 80009fe:	b29a      	uxth	r2, r3
 8000a00:	4b19      	ldr	r3, [pc, #100]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	b212      	sxth	r2, r2
 8000a06:	801a      	strh	r2, [r3, #0]
	Sensor_Data->Gyro_Y = (int16_t)(Rec_Data[10]<<8 | Rec_Data[11]) - Sensor_Data->Gy_offset;
 8000a08:	7abb      	ldrb	r3, [r7, #10]
 8000a0a:	021b      	lsls	r3, r3, #8
 8000a0c:	b21a      	sxth	r2, r3
 8000a0e:	7afb      	ldrb	r3, [r7, #11]
 8000a10:	b21b      	sxth	r3, r3
 8000a12:	4313      	orrs	r3, r2
 8000a14:	b21b      	sxth	r3, r3
 8000a16:	b29a      	uxth	r2, r3
 8000a18:	4b13      	ldr	r3, [pc, #76]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000a1a:	681b      	ldr	r3, [r3, #0]
 8000a1c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000a20:	b29b      	uxth	r3, r3
 8000a22:	1ad3      	subs	r3, r2, r3
 8000a24:	b29a      	uxth	r2, r3
 8000a26:	4b10      	ldr	r3, [pc, #64]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	b212      	sxth	r2, r2
 8000a2c:	805a      	strh	r2, [r3, #2]
	Sensor_Data->Gyro_Z = (int16_t)(Rec_Data[12]<<8 | Rec_Data[13]) - Sensor_Data->Gz_offset;
 8000a2e:	7b3b      	ldrb	r3, [r7, #12]
 8000a30:	021b      	lsls	r3, r3, #8
 8000a32:	b21a      	sxth	r2, r3
 8000a34:	7b7b      	ldrb	r3, [r7, #13]
 8000a36:	b21b      	sxth	r3, r3
 8000a38:	4313      	orrs	r3, r2
 8000a3a:	b21b      	sxth	r3, r3
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	4b0a      	ldr	r3, [pc, #40]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	1ad3      	subs	r3, r2, r3
 8000a4a:	b29a      	uxth	r2, r3
 8000a4c:	4b06      	ldr	r3, [pc, #24]	; (8000a68 <MPU6050_Read_Sensor+0x134>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	b212      	sxth	r2, r2
 8000a52:	809a      	strh	r2, [r3, #4]

	return MPU6050_Read_OK;
 8000a54:	2301      	movs	r3, #1
}
 8000a56:	4618      	mov	r0, r3
 8000a58:	3710      	adds	r7, #16
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	20002fc0 	.word	0x20002fc0
 8000a64:	e0001000 	.word	0xe0001000
 8000a68:	20002fb8 	.word	0x20002fb8

08000a6c <MPU6050_Calculate_Mean>:


MPU6050_STATUS MPU6050_Calculate_Mean(){
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08c      	sub	sp, #48	; 0x30
 8000a70:	af00      	add	r7, sp, #0
	// Temp memory to sum up values for mean calculation
	// Gyroscope
	int32_t Gx_mean_tempbuffer	=	0;
 8000a72:	2300      	movs	r3, #0
 8000a74:	62fb      	str	r3, [r7, #44]	; 0x2c
	int32_t Gy_mean_tempbuffer	=	0;
 8000a76:	2300      	movs	r3, #0
 8000a78:	62bb      	str	r3, [r7, #40]	; 0x28
	int32_t Gz_mean_tempbuffer	=	0;
 8000a7a:	2300      	movs	r3, #0
 8000a7c:	627b      	str	r3, [r7, #36]	; 0x24
	// Accelerometer
	int32_t Ax_mean_tempbuffer	=	0;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	623b      	str	r3, [r7, #32]
	int32_t Ay_mean_tempbuffer	=	0;
 8000a82:	2300      	movs	r3, #0
 8000a84:	61fb      	str	r3, [r7, #28]
	int32_t Az_mean_tempbuffer	=	0;
 8000a86:	2300      	movs	r3, #0
 8000a88:	61bb      	str	r3, [r7, #24]
	// First measurements have to be skipped
	int n_skipping		=	100;
 8000a8a:	2364      	movs	r3, #100	; 0x64
 8000a8c:	613b      	str	r3, [r7, #16]
	int n_measurements 	=	500;
 8000a8e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000a92:	60fb      	str	r3, [r7, #12]
	//	int n_skipping		=	10;
	//	int n_measurements 	=	100;
	for (int i=n_skipping; i < n_measurements + n_skipping; i++){
 8000a94:	693b      	ldr	r3, [r7, #16]
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	e04f      	b.n	8000b3a <MPU6050_Calculate_Mean+0xce>
		// Read Data

		// from Gyroscope
		if (MPU6050_Read_Sensor(Sensor_Data) != MPU6050_Read_OK){
 8000a9a:	4b45      	ldr	r3, [pc, #276]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f7ff ff48 	bl	8000934 <MPU6050_Read_Sensor>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b01      	cmp	r3, #1
 8000aa8:	d001      	beq.n	8000aae <MPU6050_Calculate_Mean+0x42>
			return MPU6050_Status_Error;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	e07c      	b.n	8000ba8 <MPU6050_Calculate_Mean+0x13c>
		}
		int16_t Gx = Sensor_Data	->	Gyro_X;
 8000aae:	4b40      	ldr	r3, [pc, #256]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	881b      	ldrh	r3, [r3, #0]
 8000ab4:	817b      	strh	r3, [r7, #10]
		int16_t Gy = Sensor_Data	->	Gyro_Y;
 8000ab6:	4b3e      	ldr	r3, [pc, #248]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	885b      	ldrh	r3, [r3, #2]
 8000abc:	813b      	strh	r3, [r7, #8]
		int16_t Gz = Sensor_Data	->	Gyro_Z;
 8000abe:	4b3c      	ldr	r3, [pc, #240]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	889b      	ldrh	r3, [r3, #4]
 8000ac4:	80fb      	strh	r3, [r7, #6]
		// from Accelerometer
		if (MPU6050_Read_Accl(Sensor_Data) != MPU6050_Read_OK){
 8000ac6:	4b3a      	ldr	r3, [pc, #232]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	4618      	mov	r0, r3
 8000acc:	f7ff feda 	bl	8000884 <MPU6050_Read_Accl>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b01      	cmp	r3, #1
 8000ad4:	d001      	beq.n	8000ada <MPU6050_Calculate_Mean+0x6e>
			return MPU6050_Status_Error;
 8000ad6:	2302      	movs	r3, #2
 8000ad8:	e066      	b.n	8000ba8 <MPU6050_Calculate_Mean+0x13c>
		}
		int16_t Ax = Sensor_Data	->	Accl_X;
 8000ada:	4b35      	ldr	r3, [pc, #212]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000adc:	681b      	ldr	r3, [r3, #0]
 8000ade:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8000ae0:	80bb      	strh	r3, [r7, #4]
		int16_t Ay = Sensor_Data	->	Accl_Y;
 8000ae2:	4b33      	ldr	r3, [pc, #204]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000ae8:	807b      	strh	r3, [r7, #2]
		int16_t Az = Sensor_Data	->	Accl_Z;
 8000aea:	4b31      	ldr	r3, [pc, #196]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8000af0:	803b      	strh	r3, [r7, #0]
		// sum it up
		Gx_mean_tempbuffer	+=	Gx;
 8000af2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000af6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000af8:	4413      	add	r3, r2
 8000afa:	62fb      	str	r3, [r7, #44]	; 0x2c
		Gy_mean_tempbuffer	+=	Gy;
 8000afc:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000b00:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b02:	4413      	add	r3, r2
 8000b04:	62bb      	str	r3, [r7, #40]	; 0x28
		Gz_mean_tempbuffer	+=	Gz;
 8000b06:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000b0a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b0c:	4413      	add	r3, r2
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
		Ax_mean_tempbuffer	+=	Ax;
 8000b10:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000b14:	6a3a      	ldr	r2, [r7, #32]
 8000b16:	4413      	add	r3, r2
 8000b18:	623b      	str	r3, [r7, #32]
		Ay_mean_tempbuffer	+=	Ay;
 8000b1a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000b1e:	69fa      	ldr	r2, [r7, #28]
 8000b20:	4413      	add	r3, r2
 8000b22:	61fb      	str	r3, [r7, #28]
		Az_mean_tempbuffer	+=	Az;
 8000b24:	f9b7 3000 	ldrsh.w	r3, [r7]
 8000b28:	69ba      	ldr	r2, [r7, #24]
 8000b2a:	4413      	add	r3, r2
 8000b2c:	61bb      	str	r3, [r7, #24]
		// Wait to prevent double measurements
		HAL_Delay(2);
 8000b2e:	2002      	movs	r0, #2
 8000b30:	f000 ff50 	bl	80019d4 <HAL_Delay>
	for (int i=n_skipping; i < n_measurements + n_skipping; i++){
 8000b34:	697b      	ldr	r3, [r7, #20]
 8000b36:	3301      	adds	r3, #1
 8000b38:	617b      	str	r3, [r7, #20]
 8000b3a:	68fa      	ldr	r2, [r7, #12]
 8000b3c:	693b      	ldr	r3, [r7, #16]
 8000b3e:	4413      	add	r3, r2
 8000b40:	697a      	ldr	r2, [r7, #20]
 8000b42:	429a      	cmp	r2, r3
 8000b44:	dba9      	blt.n	8000a9a <MPU6050_Calculate_Mean+0x2e>
	}

	//Save offset to Sensor_Data
	//Gyroscope offset
	Sensor_Data->Gx_mean=Gx_mean_tempbuffer/n_measurements;
 8000b46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b4e:	4b18      	ldr	r3, [pc, #96]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	b212      	sxth	r2, r2
 8000b54:	819a      	strh	r2, [r3, #12]
	Sensor_Data->Gy_mean=Gy_mean_tempbuffer/n_measurements;
 8000b56:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b5e:	4b14      	ldr	r3, [pc, #80]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	b212      	sxth	r2, r2
 8000b64:	81da      	strh	r2, [r3, #14]
	Sensor_Data->Gz_mean=Gz_mean_tempbuffer/n_measurements;
 8000b66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b68:	68fb      	ldr	r3, [r7, #12]
 8000b6a:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b6e:	4b10      	ldr	r3, [pc, #64]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	b212      	sxth	r2, r2
 8000b74:	821a      	strh	r2, [r3, #16]
	//Accelerometer offset
	Sensor_Data->Ax_mean=Ax_mean_tempbuffer/n_measurements;
 8000b76:	6a3a      	ldr	r2, [r7, #32]
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b7e:	4b0c      	ldr	r3, [pc, #48]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	b212      	sxth	r2, r2
 8000b84:	875a      	strh	r2, [r3, #58]	; 0x3a
	Sensor_Data->Ay_mean=Ay_mean_tempbuffer/n_measurements;
 8000b86:	69fa      	ldr	r2, [r7, #28]
 8000b88:	68fb      	ldr	r3, [r7, #12]
 8000b8a:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b8e:	4b08      	ldr	r3, [pc, #32]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	b212      	sxth	r2, r2
 8000b94:	879a      	strh	r2, [r3, #60]	; 0x3c
	Sensor_Data->Az_mean=Az_mean_tempbuffer/n_measurements;
 8000b96:	69ba      	ldr	r2, [r7, #24]
 8000b98:	68fb      	ldr	r3, [r7, #12]
 8000b9a:	fb92 f2f3 	sdiv	r2, r2, r3
 8000b9e:	4b04      	ldr	r3, [pc, #16]	; (8000bb0 <MPU6050_Calculate_Mean+0x144>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	b212      	sxth	r2, r2
 8000ba4:	87da      	strh	r2, [r3, #62]	; 0x3e

	return MPU6050_Read_OK;
 8000ba6:	2301      	movs	r3, #1
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	3730      	adds	r7, #48	; 0x30
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	20002fb8 	.word	0x20002fb8

08000bb4 <MPU6050_Calibrate>:

MPU6050_STATUS MPU6050_Calibrate(){
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b082      	sub	sp, #8
 8000bb8:	af00      	add	r7, sp, #0

	// gravitational constant depending on accelerometer resolution
	int16_t gravitation	= (int16_t)((float)1 / Sensor_Data -> Accl_mult);
 8000bba:	4b93      	ldr	r3, [pc, #588]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000bc2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000bc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bca:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000bce:	ee17 3a90 	vmov	r3, s15
 8000bd2:	807b      	strh	r3, [r7, #2]
	// allowed deviation from mean for raw data from sensors
	int8_t	gyro_tolerance  = 1;
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	707b      	strb	r3, [r7, #1]
	int8_t	accl_tolerance  = 5;
 8000bd8:	2305      	movs	r3, #5
 8000bda:	703b      	strb	r3, [r7, #0]

	// Set offset Initially (offset is subtracted from future measurements)
	Sensor_Data -> Gx_offset		=	Sensor_Data -> Gx_mean;
 8000bdc:	4b8a      	ldr	r3, [pc, #552]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000bde:	681a      	ldr	r2, [r3, #0]
 8000be0:	4b89      	ldr	r3, [pc, #548]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8000be8:	80da      	strh	r2, [r3, #6]
	Sensor_Data -> Gy_offset		=	Sensor_Data -> Gy_mean;
 8000bea:	4b87      	ldr	r3, [pc, #540]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	4b86      	ldr	r3, [pc, #536]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8000bf6:	811a      	strh	r2, [r3, #8]
	Sensor_Data -> Gz_offset		=	Sensor_Data -> Gz_mean;
 8000bf8:	4b83      	ldr	r3, [pc, #524]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	4b82      	ldr	r3, [pc, #520]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8000c04:	815a      	strh	r2, [r3, #10]
	Sensor_Data -> Ax_offset		=	Sensor_Data -> Ax_mean;
 8000c06:	4b80      	ldr	r3, [pc, #512]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	4b7f      	ldr	r3, [pc, #508]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f9b2 203a 	ldrsh.w	r2, [r2, #58]	; 0x3a
 8000c12:	869a      	strh	r2, [r3, #52]	; 0x34
	Sensor_Data -> Ay_offset		=	Sensor_Data -> Ay_mean;
 8000c14:	4b7c      	ldr	r3, [pc, #496]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c16:	681a      	ldr	r2, [r3, #0]
 8000c18:	4b7b      	ldr	r3, [pc, #492]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	f9b2 203c 	ldrsh.w	r2, [r2, #60]	; 0x3c
 8000c20:	86da      	strh	r2, [r3, #54]	; 0x36
	Sensor_Data -> Az_offset		=	(Sensor_Data -> Az_mean) + gravitation;
 8000c22:	4b79      	ldr	r3, [pc, #484]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8000c2a:	b29a      	uxth	r2, r3
 8000c2c:	887b      	ldrh	r3, [r7, #2]
 8000c2e:	4413      	add	r3, r2
 8000c30:	b29a      	uxth	r2, r3
 8000c32:	4b75      	ldr	r3, [pc, #468]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	b212      	sxth	r2, r2
 8000c38:	871a      	strh	r2, [r3, #56]	; 0x38

	// Indicator for correct calibration of all axis
	int calibrated = 0;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	607b      	str	r3, [r7, #4]
	while(calibrated <= 6){
 8000c3e:	e0d9      	b.n	8000df4 <MPU6050_Calibrate+0x240>
		printf("%i\n\r",calibrated );
 8000c40:	6879      	ldr	r1, [r7, #4]
 8000c42:	4872      	ldr	r0, [pc, #456]	; (8000e0c <MPU6050_Calibrate+0x258>)
 8000c44:	f004 fa42 	bl	80050cc <iprintf>
		// Calculate means of sensors
		if (MPU6050_Calculate_Mean(Sensor_Data)!= MPU6050_Read_OK){
 8000c48:	4b6f      	ldr	r3, [pc, #444]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	f7ff ff0d 	bl	8000a6c <MPU6050_Calculate_Mean>
 8000c52:	4603      	mov	r3, r0
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d001      	beq.n	8000c5c <MPU6050_Calibrate+0xa8>
			return MPU6050_Status_Error;
 8000c58:	2302      	movs	r3, #2
 8000c5a:	e0d0      	b.n	8000dfe <MPU6050_Calibrate+0x24a>
		}
		// Validate or Update Calibration
		// Gyroscope X Y Z
		if (abs(Sensor_Data -> Gx_mean)<gyro_tolerance) calibrated++;
 8000c5c:	4b6a      	ldr	r3, [pc, #424]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	bfb8      	it	lt
 8000c68:	425b      	neglt	r3, r3
 8000c6a:	b29b      	uxth	r3, r3
 8000c6c:	461a      	mov	r2, r3
 8000c6e:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000c72:	429a      	cmp	r2, r3
 8000c74:	da03      	bge.n	8000c7e <MPU6050_Calibrate+0xca>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	e00f      	b.n	8000c9e <MPU6050_Calibrate+0xea>
		else Sensor_Data -> Gx_offset		=	(Sensor_Data -> Gx_offset)	+	(Sensor_Data -> Gx_mean);
 8000c7e:	4b62      	ldr	r3, [pc, #392]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8000c86:	b29a      	uxth	r2, r3
 8000c88:	4b5f      	ldr	r3, [pc, #380]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000c90:	b29b      	uxth	r3, r3
 8000c92:	4413      	add	r3, r2
 8000c94:	b29a      	uxth	r2, r3
 8000c96:	4b5c      	ldr	r3, [pc, #368]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	b212      	sxth	r2, r2
 8000c9c:	80da      	strh	r2, [r3, #6]

		if (abs(Sensor_Data -> Gy_mean)<gyro_tolerance) calibrated++;
 8000c9e:	4b5a      	ldr	r3, [pc, #360]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	bfb8      	it	lt
 8000caa:	425b      	neglt	r3, r3
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	461a      	mov	r2, r3
 8000cb0:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000cb4:	429a      	cmp	r2, r3
 8000cb6:	da03      	bge.n	8000cc0 <MPU6050_Calibrate+0x10c>
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	607b      	str	r3, [r7, #4]
 8000cbe:	e00f      	b.n	8000ce0 <MPU6050_Calibrate+0x12c>
		else Sensor_Data -> Gy_offset		=	(Sensor_Data -> Gy_offset)	+	(Sensor_Data -> Gy_mean);
 8000cc0:	4b51      	ldr	r3, [pc, #324]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000cc8:	b29a      	uxth	r2, r3
 8000cca:	4b4f      	ldr	r3, [pc, #316]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000cd2:	b29b      	uxth	r3, r3
 8000cd4:	4413      	add	r3, r2
 8000cd6:	b29a      	uxth	r2, r3
 8000cd8:	4b4b      	ldr	r3, [pc, #300]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	b212      	sxth	r2, r2
 8000cde:	811a      	strh	r2, [r3, #8]

		if (abs(Sensor_Data -> Gz_mean)<gyro_tolerance) calibrated++;
 8000ce0:	4b49      	ldr	r3, [pc, #292]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	bfb8      	it	lt
 8000cec:	425b      	neglt	r3, r3
 8000cee:	b29b      	uxth	r3, r3
 8000cf0:	461a      	mov	r2, r3
 8000cf2:	f997 3001 	ldrsb.w	r3, [r7, #1]
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	da03      	bge.n	8000d02 <MPU6050_Calibrate+0x14e>
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	3301      	adds	r3, #1
 8000cfe:	607b      	str	r3, [r7, #4]
 8000d00:	e00f      	b.n	8000d22 <MPU6050_Calibrate+0x16e>
		else Sensor_Data -> Gz_offset		=	(Sensor_Data -> Gz_offset)	+	(Sensor_Data -> Gz_mean);
 8000d02:	4b41      	ldr	r3, [pc, #260]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000d0a:	b29a      	uxth	r2, r3
 8000d0c:	4b3e      	ldr	r3, [pc, #248]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	4413      	add	r3, r2
 8000d18:	b29a      	uxth	r2, r3
 8000d1a:	4b3b      	ldr	r3, [pc, #236]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	b212      	sxth	r2, r2
 8000d20:	815a      	strh	r2, [r3, #10]
		// Accelerometer X Y Z
		if (abs(Sensor_Data -> Ax_mean)<accl_tolerance) calibrated++;
 8000d22:	4b39      	ldr	r3, [pc, #228]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	bfb8      	it	lt
 8000d2e:	425b      	neglt	r3, r3
 8000d30:	b29b      	uxth	r3, r3
 8000d32:	461a      	mov	r2, r3
 8000d34:	f997 3000 	ldrsb.w	r3, [r7]
 8000d38:	429a      	cmp	r2, r3
 8000d3a:	da03      	bge.n	8000d44 <MPU6050_Calibrate+0x190>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	3301      	adds	r3, #1
 8000d40:	607b      	str	r3, [r7, #4]
 8000d42:	e00f      	b.n	8000d64 <MPU6050_Calibrate+0x1b0>
		else Sensor_Data -> Ax_offset		=	(Sensor_Data -> Ax_offset)	+	(Sensor_Data -> Ax_mean);
 8000d44:	4b30      	ldr	r3, [pc, #192]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f9b3 3034 	ldrsh.w	r3, [r3, #52]	; 0x34
 8000d4c:	b29a      	uxth	r2, r3
 8000d4e:	4b2e      	ldr	r3, [pc, #184]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f9b3 303a 	ldrsh.w	r3, [r3, #58]	; 0x3a
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	4413      	add	r3, r2
 8000d5a:	b29a      	uxth	r2, r3
 8000d5c:	4b2a      	ldr	r3, [pc, #168]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d5e:	681b      	ldr	r3, [r3, #0]
 8000d60:	b212      	sxth	r2, r2
 8000d62:	869a      	strh	r2, [r3, #52]	; 0x34

		if (abs(Sensor_Data -> Ay_mean)<accl_tolerance) calibrated++;
 8000d64:	4b28      	ldr	r3, [pc, #160]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	bfb8      	it	lt
 8000d70:	425b      	neglt	r3, r3
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	461a      	mov	r2, r3
 8000d76:	f997 3000 	ldrsb.w	r3, [r7]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	da03      	bge.n	8000d86 <MPU6050_Calibrate+0x1d2>
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	3301      	adds	r3, #1
 8000d82:	607b      	str	r3, [r7, #4]
 8000d84:	e00f      	b.n	8000da6 <MPU6050_Calibrate+0x1f2>
		else Sensor_Data -> Ay_offset		=	(Sensor_Data -> Ay_offset)	+	(Sensor_Data -> Ay_mean);
 8000d86:	4b20      	ldr	r3, [pc, #128]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	f9b3 3036 	ldrsh.w	r3, [r3, #54]	; 0x36
 8000d8e:	b29a      	uxth	r2, r3
 8000d90:	4b1d      	ldr	r3, [pc, #116]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8000d98:	b29b      	uxth	r3, r3
 8000d9a:	4413      	add	r3, r2
 8000d9c:	b29a      	uxth	r2, r3
 8000d9e:	4b1a      	ldr	r3, [pc, #104]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	b212      	sxth	r2, r2
 8000da4:	86da      	strh	r2, [r3, #54]	; 0x36

		if ((abs((Sensor_Data -> Az_mean) - gravitation)) <accl_tolerance) calibrated++;
 8000da6:	4b18      	ldr	r3, [pc, #96]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8000dae:	461a      	mov	r2, r3
 8000db0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8000db4:	1ad3      	subs	r3, r2, r3
 8000db6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8000dba:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8000dbe:	f997 3000 	ldrsb.w	r3, [r7]
 8000dc2:	429a      	cmp	r2, r3
 8000dc4:	da03      	bge.n	8000dce <MPU6050_Calibrate+0x21a>
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	607b      	str	r3, [r7, #4]
 8000dcc:	e012      	b.n	8000df4 <MPU6050_Calibrate+0x240>
		else Sensor_Data -> Az_offset		=	(Sensor_Data -> Az_offset)	+	((Sensor_Data -> Az_mean) - gravitation);
 8000dce:	4b0e      	ldr	r3, [pc, #56]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	f9b3 3038 	ldrsh.w	r3, [r3, #56]	; 0x38
 8000dd6:	b29a      	uxth	r2, r3
 8000dd8:	4b0b      	ldr	r3, [pc, #44]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8000de0:	b299      	uxth	r1, r3
 8000de2:	887b      	ldrh	r3, [r7, #2]
 8000de4:	1acb      	subs	r3, r1, r3
 8000de6:	b29b      	uxth	r3, r3
 8000de8:	4413      	add	r3, r2
 8000dea:	b29a      	uxth	r2, r3
 8000dec:	4b06      	ldr	r3, [pc, #24]	; (8000e08 <MPU6050_Calibrate+0x254>)
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	b212      	sxth	r2, r2
 8000df2:	871a      	strh	r2, [r3, #56]	; 0x38
	while(calibrated <= 6){
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	2b06      	cmp	r3, #6
 8000df8:	f77f af22 	ble.w	8000c40 <MPU6050_Calibrate+0x8c>

	}
	return MPU6050_Read_OK;
 8000dfc:	2301      	movs	r3, #1
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}
 8000e06:	bf00      	nop
 8000e08:	20002fb8 	.word	0x20002fb8
 8000e0c:	080060dc 	.word	0x080060dc

08000e10 <MPU6050_Detect_MovementRIGHT_LEFT>:
	return MPU6050_Status_OK;
	//} // END: Of CounterClause

}

MPU6050_STATUS MPU6050_Detect_MovementRIGHT_LEFT(){
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af04      	add	r7, sp, #16

	MeanValue_x = 0;
 8000e16:	4b5c      	ldr	r3, [pc, #368]	; (8000f88 <MPU6050_Detect_MovementRIGHT_LEFT+0x178>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
	MovementLEFT = false;
 8000e1c:	4b5b      	ldr	r3, [pc, #364]	; (8000f8c <MPU6050_Detect_MovementRIGHT_LEFT+0x17c>)
 8000e1e:	2200      	movs	r2, #0
 8000e20:	701a      	strb	r2, [r3, #0]
	MovementRIGHT = false;
 8000e22:	4b5b      	ldr	r3, [pc, #364]	; (8000f90 <MPU6050_Detect_MovementRIGHT_LEFT+0x180>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	701a      	strb	r2, [r3, #0]

	// BEGIN: Of CounterClause

	if(MoveDetected) {
 8000e28:	4b5a      	ldr	r3, [pc, #360]	; (8000f94 <MPU6050_Detect_MovementRIGHT_LEFT+0x184>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	2b00      	cmp	r3, #0
 8000e2e:	d004      	beq.n	8000e3a <MPU6050_Detect_MovementRIGHT_LEFT+0x2a>

		BreakCounter++;
 8000e30:	4b59      	ldr	r3, [pc, #356]	; (8000f98 <MPU6050_Detect_MovementRIGHT_LEFT+0x188>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	3301      	adds	r3, #1
 8000e36:	4a58      	ldr	r2, [pc, #352]	; (8000f98 <MPU6050_Detect_MovementRIGHT_LEFT+0x188>)
 8000e38:	6013      	str	r3, [r2, #0]
	}
	if(BreakCounter == Pause) {
 8000e3a:	4b57      	ldr	r3, [pc, #348]	; (8000f98 <MPU6050_Detect_MovementRIGHT_LEFT+0x188>)
 8000e3c:	681a      	ldr	r2, [r3, #0]
 8000e3e:	4b57      	ldr	r3, [pc, #348]	; (8000f9c <MPU6050_Detect_MovementRIGHT_LEFT+0x18c>)
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	429a      	cmp	r2, r3
 8000e44:	d105      	bne.n	8000e52 <MPU6050_Detect_MovementRIGHT_LEFT+0x42>

		BreakCounter = 0;
 8000e46:	4b54      	ldr	r3, [pc, #336]	; (8000f98 <MPU6050_Detect_MovementRIGHT_LEFT+0x188>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	601a      	str	r2, [r3, #0]
		MoveDetected = false;
 8000e4c:	4b51      	ldr	r3, [pc, #324]	; (8000f94 <MPU6050_Detect_MovementRIGHT_LEFT+0x184>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	701a      	strb	r2, [r3, #0]
	}
	if(!MoveDetected) {
 8000e52:	4b50      	ldr	r3, [pc, #320]	; (8000f94 <MPU6050_Detect_MovementRIGHT_LEFT+0x184>)
 8000e54:	781b      	ldrb	r3, [r3, #0]
 8000e56:	f083 0301 	eor.w	r3, r3, #1
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	f000 808e 	beq.w	8000f7e <MPU6050_Detect_MovementRIGHT_LEFT+0x16e>


		for(int i = 0; i < BLOCKSIZE; i++) {
 8000e62:	2300      	movs	r3, #0
 8000e64:	607b      	str	r3, [r7, #4]
 8000e66:	e032      	b.n	8000ece <MPU6050_Detect_MovementRIGHT_LEFT+0xbe>

			// Read 2000 * 6Bytes (2byte per axis) starting from ACCL_XOUT_H register
			if (HAL_I2C_Mem_Read (MPU6050_hi2c, MPU6050_ADDR, MPU6050_ACCL_XOUT_H_REG, 1, Buffer_RawData, RAWBLOCKSIZE, 1000) != HAL_OK ){
 8000e68:	4b4d      	ldr	r3, [pc, #308]	; (8000fa0 <MPU6050_Detect_MovementRIGHT_LEFT+0x190>)
 8000e6a:	6818      	ldr	r0, [r3, #0]
 8000e6c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e70:	9302      	str	r3, [sp, #8]
 8000e72:	2306      	movs	r3, #6
 8000e74:	9301      	str	r3, [sp, #4]
 8000e76:	4b4b      	ldr	r3, [pc, #300]	; (8000fa4 <MPU6050_Detect_MovementRIGHT_LEFT+0x194>)
 8000e78:	9300      	str	r3, [sp, #0]
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	223b      	movs	r2, #59	; 0x3b
 8000e7e:	21d0      	movs	r1, #208	; 0xd0
 8000e80:	f001 fe20 	bl	8002ac4 <HAL_I2C_Mem_Read>
 8000e84:	4603      	mov	r3, r0
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d001      	beq.n	8000e8e <MPU6050_Detect_MovementRIGHT_LEFT+0x7e>
				return MPU6050_Status_Error;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	e078      	b.n	8000f80 <MPU6050_Detect_MovementRIGHT_LEFT+0x170>
			}


			Buffer_ProcessedData_x[i] = (int16_t)(Buffer_RawData[0]<<8 | Buffer_RawData[1]); // Fr die x-Achse
 8000e8e:	4b45      	ldr	r3, [pc, #276]	; (8000fa4 <MPU6050_Detect_MovementRIGHT_LEFT+0x194>)
 8000e90:	781b      	ldrb	r3, [r3, #0]
 8000e92:	021b      	lsls	r3, r3, #8
 8000e94:	b21a      	sxth	r2, r3
 8000e96:	4b43      	ldr	r3, [pc, #268]	; (8000fa4 <MPU6050_Detect_MovementRIGHT_LEFT+0x194>)
 8000e98:	785b      	ldrb	r3, [r3, #1]
 8000e9a:	b21b      	sxth	r3, r3
 8000e9c:	4313      	orrs	r3, r2
 8000e9e:	b219      	sxth	r1, r3
 8000ea0:	4a41      	ldr	r2, [pc, #260]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]


			debug_x = Buffer_ProcessedData_x[i];
 8000ea8:	4a3f      	ldr	r2, [pc, #252]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	f932 2013 	ldrsh.w	r2, [r2, r3, lsl #1]
 8000eb0:	4b3e      	ldr	r3, [pc, #248]	; (8000fac <MPU6050_Detect_MovementRIGHT_LEFT+0x19c>)
 8000eb2:	801a      	strh	r2, [r3, #0]


			//			printf("Acc_x: %i\r\n", debug_x);
			//			printf("Acc_y: %i\r\n", debug_y);

			MeanValue_x += (int32_t)Buffer_ProcessedData_x[i];
 8000eb4:	4a3c      	ldr	r2, [pc, #240]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b32      	ldr	r3, [pc, #200]	; (8000f88 <MPU6050_Detect_MovementRIGHT_LEFT+0x178>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	4a30      	ldr	r2, [pc, #192]	; (8000f88 <MPU6050_Detect_MovementRIGHT_LEFT+0x178>)
 8000ec6:	6013      	str	r3, [r2, #0]
		for(int i = 0; i < BLOCKSIZE; i++) {
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	3301      	adds	r3, #1
 8000ecc:	607b      	str	r3, [r7, #4]
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000ed4:	dbc8      	blt.n	8000e68 <MPU6050_Detect_MovementRIGHT_LEFT+0x58>

		}

		MeanValue_x = MeanValue_x / (int32_t)BLOCKSIZE;
 8000ed6:	4b2c      	ldr	r3, [pc, #176]	; (8000f88 <MPU6050_Detect_MovementRIGHT_LEFT+0x178>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4a35      	ldr	r2, [pc, #212]	; (8000fb0 <MPU6050_Detect_MovementRIGHT_LEFT+0x1a0>)
 8000edc:	fb82 1203 	smull	r1, r2, r2, r3
 8000ee0:	11d2      	asrs	r2, r2, #7
 8000ee2:	17db      	asrs	r3, r3, #31
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	4a28      	ldr	r2, [pc, #160]	; (8000f88 <MPU6050_Detect_MovementRIGHT_LEFT+0x178>)
 8000ee8:	6013      	str	r3, [r2, #0]


		for(int i = 0; i < BLOCKSIZE; i++) {
 8000eea:	2300      	movs	r3, #0
 8000eec:	603b      	str	r3, [r7, #0]
 8000eee:	e042      	b.n	8000f76 <MPU6050_Detect_MovementRIGHT_LEFT+0x166>

			Buffer_ProcessedData_x[i] = Buffer_ProcessedData_x[i] - (int16_t)MeanValue_x;
 8000ef0:	4a2d      	ldr	r2, [pc, #180]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000ef2:	683b      	ldr	r3, [r7, #0]
 8000ef4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ef8:	b29a      	uxth	r2, r3
 8000efa:	4b23      	ldr	r3, [pc, #140]	; (8000f88 <MPU6050_Detect_MovementRIGHT_LEFT+0x178>)
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	b219      	sxth	r1, r3
 8000f06:	4a28      	ldr	r2, [pc, #160]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

			if(Buffer_ProcessedData_x[i] > THRESHOLD_X ){
 8000f0e:	4a26      	ldr	r2, [pc, #152]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000f16:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 8000f1a:	dd0d      	ble.n	8000f38 <MPU6050_Detect_MovementRIGHT_LEFT+0x128>

				MovementLEFT = true;
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	; (8000f8c <MPU6050_Detect_MovementRIGHT_LEFT+0x17c>)
 8000f1e:	2201      	movs	r2, #1
 8000f20:	701a      	strb	r2, [r3, #0]
				MoveDetected = true;
 8000f22:	4b1c      	ldr	r3, [pc, #112]	; (8000f94 <MPU6050_Detect_MovementRIGHT_LEFT+0x184>)
 8000f24:	2201      	movs	r2, #1
 8000f26:	701a      	strb	r2, [r3, #0]
				printf("LEFT: %i\r\n", Buffer_ProcessedData_x[i]);
 8000f28:	4a1f      	ldr	r2, [pc, #124]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000f30:	4619      	mov	r1, r3
 8000f32:	4820      	ldr	r0, [pc, #128]	; (8000fb4 <MPU6050_Detect_MovementRIGHT_LEFT+0x1a4>)
 8000f34:	f004 f8ca 	bl	80050cc <iprintf>
			}
			if(Buffer_ProcessedData_x[i] < -THRESHOLD_X){
 8000f38:	4a1b      	ldr	r2, [pc, #108]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000f40:	f513 7f2f 	cmn.w	r3, #700	; 0x2bc
 8000f44:	da0d      	bge.n	8000f62 <MPU6050_Detect_MovementRIGHT_LEFT+0x152>

				MovementRIGHT = true;
 8000f46:	4b12      	ldr	r3, [pc, #72]	; (8000f90 <MPU6050_Detect_MovementRIGHT_LEFT+0x180>)
 8000f48:	2201      	movs	r2, #1
 8000f4a:	701a      	strb	r2, [r3, #0]
				MoveDetected = true;
 8000f4c:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <MPU6050_Detect_MovementRIGHT_LEFT+0x184>)
 8000f4e:	2201      	movs	r2, #1
 8000f50:	701a      	strb	r2, [r3, #0]
				printf("RIGHT: %i\r\n", Buffer_ProcessedData_x[i]);
 8000f52:	4a15      	ldr	r2, [pc, #84]	; (8000fa8 <MPU6050_Detect_MovementRIGHT_LEFT+0x198>)
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4816      	ldr	r0, [pc, #88]	; (8000fb8 <MPU6050_Detect_MovementRIGHT_LEFT+0x1a8>)
 8000f5e:	f004 f8b5 	bl	80050cc <iprintf>
			}

			if(MoveDetected) i = BLOCKSIZE - 1;
 8000f62:	4b0c      	ldr	r3, [pc, #48]	; (8000f94 <MPU6050_Detect_MovementRIGHT_LEFT+0x184>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d002      	beq.n	8000f70 <MPU6050_Detect_MovementRIGHT_LEFT+0x160>
 8000f6a:	f240 73cf 	movw	r3, #1999	; 0x7cf
 8000f6e:	603b      	str	r3, [r7, #0]
		for(int i = 0; i < BLOCKSIZE; i++) {
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	3301      	adds	r3, #1
 8000f74:	603b      	str	r3, [r7, #0]
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000f7c:	dbb8      	blt.n	8000ef0 <MPU6050_Detect_MovementRIGHT_LEFT+0xe0>



	// MISSING: Write into synchbuffer for sending to other uC

	return MPU6050_Status_OK;
 8000f7e:	2300      	movs	r3, #0
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3708      	adds	r7, #8
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20002fa8 	.word	0x20002fa8
 8000f8c:	20002fbd 	.word	0x20002fbd
 8000f90:	20001ff8 	.word	0x20001ff8
 8000f94:	20001ffe 	.word	0x20001ffe
 8000f98:	20001ff0 	.word	0x20001ff0
 8000f9c:	20001040 	.word	0x20001040
 8000fa0:	20002fc0 	.word	0x20002fc0
 8000fa4:	20002fa0 	.word	0x20002fa0
 8000fa8:	2000009c 	.word	0x2000009c
 8000fac:	20001ff6 	.word	0x20001ff6
 8000fb0:	10624dd3 	.word	0x10624dd3
 8000fb4:	08006108 	.word	0x08006108
 8000fb8:	08006114 	.word	0x08006114

08000fbc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b09c      	sub	sp, #112	; 0x70
 8000fc0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fc2:	f000 fc95 	bl	80018f0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fc6:	f000 f879 	bl	80010bc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fca:	f000 f997 	bl	80012fc <MX_GPIO_Init>
	MX_DMA_Init();
 8000fce:	f000 f96d 	bl	80012ac <MX_DMA_Init>
	MX_SPI1_Init();
 8000fd2:	f000 f90f 	bl	80011f4 <MX_SPI1_Init>
	MX_USART2_UART_Init();
 8000fd6:	f000 f93f 	bl	8001258 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000fda:	f000 f8dd 	bl	8001198 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	for (int i =0;i<BUFFERSIZE;i++){
 8000fde:	2300      	movs	r3, #0
 8000fe0:	667b      	str	r3, [r7, #100]	; 0x64
 8000fe2:	e00c      	b.n	8000ffe <main+0x42>
		pTxData[i] = 0;
 8000fe4:	4a2d      	ldr	r2, [pc, #180]	; (800109c <main+0xe0>)
 8000fe6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000fe8:	4413      	add	r3, r2
 8000fea:	2200      	movs	r2, #0
 8000fec:	701a      	strb	r2, [r3, #0]
		pRxData[i] = 0;
 8000fee:	4a2c      	ldr	r2, [pc, #176]	; (80010a0 <main+0xe4>)
 8000ff0:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ff2:	4413      	add	r3, r2
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]
	for (int i =0;i<BUFFERSIZE;i++){
 8000ff8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	667b      	str	r3, [r7, #100]	; 0x64
 8000ffe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001000:	2b07      	cmp	r3, #7
 8001002:	d9ef      	bls.n	8000fe4 <main+0x28>
	}

	//Gyros Init
	MPU6050_Data gyro_data;
	MPU6050_STATUS gyro_status = MPU6050_init(&hi2c1, &gyro_data, MPU6050_ACCL_16G, MPU6050_GYRO_2000deg, MPU6050_SampleRate_2KHz);
 8001004:	1d39      	adds	r1, r7, #4
 8001006:	2303      	movs	r3, #3
 8001008:	9300      	str	r3, [sp, #0]
 800100a:	2303      	movs	r3, #3
 800100c:	2203      	movs	r2, #3
 800100e:	4825      	ldr	r0, [pc, #148]	; (80010a4 <main+0xe8>)
 8001010:	f7ff faca 	bl	80005a8 <MPU6050_init>
 8001014:	4603      	mov	r3, r0
 8001016:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
	if (gyro_status != MPU6050_Status_OK){
 800101a:	f897 3063 	ldrb.w	r3, [r7, #99]	; 0x63
 800101e:	2b00      	cmp	r3, #0
 8001020:	d002      	beq.n	8001028 <main+0x6c>
		SyncBuffer.gyro_initilized = false;
 8001022:	4b21      	ldr	r3, [pc, #132]	; (80010a8 <main+0xec>)
 8001024:	2200      	movs	r2, #0
 8001026:	70da      	strb	r2, [r3, #3]
	}
	if ( MPU6050_Calibrate(&gyro_data) == MPU6050_Read_OK){
 8001028:	1d3b      	adds	r3, r7, #4
 800102a:	4618      	mov	r0, r3
 800102c:	f7ff fdc2 	bl	8000bb4 <MPU6050_Calibrate>
 8001030:	4603      	mov	r3, r0
 8001032:	2b01      	cmp	r3, #1
 8001034:	d106      	bne.n	8001044 <main+0x88>
		printf("MPU6050 calibrated\r\n");
 8001036:	481d      	ldr	r0, [pc, #116]	; (80010ac <main+0xf0>)
 8001038:	f004 f8ce 	bl	80051d8 <puts>
		SyncBuffer.gyro_initilized =true;
 800103c:	4b1a      	ldr	r3, [pc, #104]	; (80010a8 <main+0xec>)
 800103e:	2201      	movs	r2, #1
 8001040:	70da      	strb	r2, [r3, #3]
 8001042:	e005      	b.n	8001050 <main+0x94>
	}

	else{
		SyncBuffer.gyro_initilized = false;
 8001044:	4b18      	ldr	r3, [pc, #96]	; (80010a8 <main+0xec>)
 8001046:	2200      	movs	r2, #0
 8001048:	70da      	strb	r2, [r3, #3]
		printf("MPU6050 Error\r\n");
 800104a:	4819      	ldr	r0, [pc, #100]	; (80010b0 <main+0xf4>)
 800104c:	f004 f8c4 	bl	80051d8 <puts>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	HAL_SPI_TransmitReceive_DMA(&hspi1, pTxData, pRxData, BUFFERSIZE);
 8001050:	2308      	movs	r3, #8
 8001052:	4a13      	ldr	r2, [pc, #76]	; (80010a0 <main+0xe4>)
 8001054:	4911      	ldr	r1, [pc, #68]	; (800109c <main+0xe0>)
 8001056:	4817      	ldr	r0, [pc, #92]	; (80010b4 <main+0xf8>)
 8001058:	f003 f9d8 	bl	800440c <HAL_SPI_TransmitReceive_DMA>


	while (1){

		if(SyncBuffer.gyro_initilized == true){
 800105c:	4b12      	ldr	r3, [pc, #72]	; (80010a8 <main+0xec>)
 800105e:	78db      	ldrb	r3, [r3, #3]
 8001060:	2b01      	cmp	r3, #1
 8001062:	d10c      	bne.n	800107e <main+0xc2>
			//						Acc_z = Sensor_Data->Accl_Z;
			//						printf("Ax: %i\r\n", Acc_x);

//			MPU6050_Detect_MovementHIGH_DOWN();

			MPU6050_Detect_MovementRIGHT_LEFT();
 8001064:	f7ff fed4 	bl	8000e10 <MPU6050_Detect_MovementRIGHT_LEFT>

			if(MoveDetected){
 8001068:	4b13      	ldr	r3, [pc, #76]	; (80010b8 <main+0xfc>)
 800106a:	781b      	ldrb	r3, [r3, #0]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d006      	beq.n	800107e <main+0xc2>

				HAL_Delay(800);
 8001070:	f44f 7048 	mov.w	r0, #800	; 0x320
 8001074:	f000 fcae 	bl	80019d4 <HAL_Delay>
				MoveDetected = false;
 8001078:	4b0f      	ldr	r3, [pc, #60]	; (80010b8 <main+0xfc>)
 800107a:	2200      	movs	r2, #0
 800107c:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800107e:	b672      	cpsid	i
}
 8001080:	bf00      	nop
			//		SyncBuffer.tilt_detecded  = MPU6050_detectTilt();
		}


		__disable_irq();
		memcpy((void*)pTxData,(void*)&SyncBuffer, BUFFERSIZE);
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <main+0xe0>)
 8001084:	4a08      	ldr	r2, [pc, #32]	; (80010a8 <main+0xec>)
 8001086:	6811      	ldr	r1, [r2, #0]
 8001088:	6852      	ldr	r2, [r2, #4]
 800108a:	6019      	str	r1, [r3, #0]
 800108c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("cpsie i" : : : "memory");
 800108e:	b662      	cpsie	i
}
 8001090:	bf00      	nop
		__enable_irq();

		HAL_Delay(100);
 8001092:	2064      	movs	r0, #100	; 0x64
 8001094:	f000 fc9e 	bl	80019d4 <HAL_Delay>
		if(SyncBuffer.gyro_initilized == true){
 8001098:	e7e0      	b.n	800105c <main+0xa0>
 800109a:	bf00      	nop
 800109c:	20002fcc 	.word	0x20002fcc
 80010a0:	20002fac 	.word	0x20002fac
 80010a4:	20002fdc 	.word	0x20002fdc
 80010a8:	20002fc4 	.word	0x20002fc4
 80010ac:	080061a4 	.word	0x080061a4
 80010b0:	080061b8 	.word	0x080061b8
 80010b4:	20003030 	.word	0x20003030
 80010b8:	20001ffe 	.word	0x20001ffe

080010bc <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b094      	sub	sp, #80	; 0x50
 80010c0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010c2:	f107 031c 	add.w	r3, r7, #28
 80010c6:	2234      	movs	r2, #52	; 0x34
 80010c8:	2100      	movs	r1, #0
 80010ca:	4618      	mov	r0, r3
 80010cc:	f003 fff6 	bl	80050bc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010d0:	f107 0308 	add.w	r3, r7, #8
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	605a      	str	r2, [r3, #4]
 80010da:	609a      	str	r2, [r3, #8]
 80010dc:	60da      	str	r2, [r3, #12]
 80010de:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80010e0:	2300      	movs	r3, #0
 80010e2:	607b      	str	r3, [r7, #4]
 80010e4:	4b2a      	ldr	r3, [pc, #168]	; (8001190 <SystemClock_Config+0xd4>)
 80010e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e8:	4a29      	ldr	r2, [pc, #164]	; (8001190 <SystemClock_Config+0xd4>)
 80010ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ee:	6413      	str	r3, [r2, #64]	; 0x40
 80010f0:	4b27      	ldr	r3, [pc, #156]	; (8001190 <SystemClock_Config+0xd4>)
 80010f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010f8:	607b      	str	r3, [r7, #4]
 80010fa:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80010fc:	2300      	movs	r3, #0
 80010fe:	603b      	str	r3, [r7, #0]
 8001100:	4b24      	ldr	r3, [pc, #144]	; (8001194 <SystemClock_Config+0xd8>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001108:	4a22      	ldr	r2, [pc, #136]	; (8001194 <SystemClock_Config+0xd8>)
 800110a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800110e:	6013      	str	r3, [r2, #0]
 8001110:	4b20      	ldr	r3, [pc, #128]	; (8001194 <SystemClock_Config+0xd8>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001118:	603b      	str	r3, [r7, #0]
 800111a:	683b      	ldr	r3, [r7, #0]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800111c:	2302      	movs	r3, #2
 800111e:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001120:	2301      	movs	r3, #1
 8001122:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001124:	2310      	movs	r3, #16
 8001126:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001128:	2302      	movs	r3, #2
 800112a:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800112c:	2300      	movs	r3, #0
 800112e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001130:	2310      	movs	r3, #16
 8001132:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001134:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001138:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800113a:	2304      	movs	r3, #4
 800113c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = 2;
 800113e:	2302      	movs	r3, #2
 8001140:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = 2;
 8001142:	2302      	movs	r3, #2
 8001144:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001146:	f107 031c 	add.w	r3, r7, #28
 800114a:	4618      	mov	r0, r3
 800114c:	f002 fe36 	bl	8003dbc <HAL_RCC_OscConfig>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8001156:	f000 f95d 	bl	8001414 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800115a:	230f      	movs	r3, #15
 800115c:	60bb      	str	r3, [r7, #8]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800115e:	2302      	movs	r3, #2
 8001160:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001162:	2300      	movs	r3, #0
 8001164:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001166:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800116a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800116c:	2300      	movs	r3, #0
 800116e:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001170:	f107 0308 	add.w	r3, r7, #8
 8001174:	2102      	movs	r1, #2
 8001176:	4618      	mov	r0, r3
 8001178:	f002 fb54 	bl	8003824 <HAL_RCC_ClockConfig>
 800117c:	4603      	mov	r3, r0
 800117e:	2b00      	cmp	r3, #0
 8001180:	d001      	beq.n	8001186 <SystemClock_Config+0xca>
	{
		Error_Handler();
 8001182:	f000 f947 	bl	8001414 <Error_Handler>
	}
}
 8001186:	bf00      	nop
 8001188:	3750      	adds	r7, #80	; 0x50
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40023800 	.word	0x40023800
 8001194:	40007000 	.word	0x40007000

08001198 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001198:	b580      	push	{r7, lr}
 800119a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 800119c:	4b12      	ldr	r3, [pc, #72]	; (80011e8 <MX_I2C1_Init+0x50>)
 800119e:	4a13      	ldr	r2, [pc, #76]	; (80011ec <MX_I2C1_Init+0x54>)
 80011a0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 80011a2:	4b11      	ldr	r3, [pc, #68]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011a4:	4a12      	ldr	r2, [pc, #72]	; (80011f0 <MX_I2C1_Init+0x58>)
 80011a6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011a8:	4b0f      	ldr	r3, [pc, #60]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011aa:	2200      	movs	r2, #0
 80011ac:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80011ae:	4b0e      	ldr	r3, [pc, #56]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011b0:	2200      	movs	r2, #0
 80011b2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011b4:	4b0c      	ldr	r3, [pc, #48]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ba:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011bc:	4b0a      	ldr	r3, [pc, #40]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011be:	2200      	movs	r2, #0
 80011c0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80011c2:	4b09      	ldr	r3, [pc, #36]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011c8:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011d4:	4804      	ldr	r0, [pc, #16]	; (80011e8 <MX_I2C1_Init+0x50>)
 80011d6:	f001 fa37 	bl	8002648 <HAL_I2C_Init>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d001      	beq.n	80011e4 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80011e0:	f000 f918 	bl	8001414 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	20002fdc 	.word	0x20002fdc
 80011ec:	40005400 	.word	0x40005400
 80011f0:	00061a80 	.word	0x00061a80

080011f4 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 80011f8:	4b15      	ldr	r3, [pc, #84]	; (8001250 <MX_SPI1_Init+0x5c>)
 80011fa:	4a16      	ldr	r2, [pc, #88]	; (8001254 <MX_SPI1_Init+0x60>)
 80011fc:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_SLAVE;
 80011fe:	4b14      	ldr	r3, [pc, #80]	; (8001250 <MX_SPI1_Init+0x5c>)
 8001200:	2200      	movs	r2, #0
 8001202:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001204:	4b12      	ldr	r3, [pc, #72]	; (8001250 <MX_SPI1_Init+0x5c>)
 8001206:	2200      	movs	r2, #0
 8001208:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800120a:	4b11      	ldr	r3, [pc, #68]	; (8001250 <MX_SPI1_Init+0x5c>)
 800120c:	2200      	movs	r2, #0
 800120e:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001210:	4b0f      	ldr	r3, [pc, #60]	; (8001250 <MX_SPI1_Init+0x5c>)
 8001212:	2202      	movs	r2, #2
 8001214:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001216:	4b0e      	ldr	r3, [pc, #56]	; (8001250 <MX_SPI1_Init+0x5c>)
 8001218:	2200      	movs	r2, #0
 800121a:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 800121c:	4b0c      	ldr	r3, [pc, #48]	; (8001250 <MX_SPI1_Init+0x5c>)
 800121e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001222:	619a      	str	r2, [r3, #24]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001224:	4b0a      	ldr	r3, [pc, #40]	; (8001250 <MX_SPI1_Init+0x5c>)
 8001226:	2200      	movs	r2, #0
 8001228:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <MX_SPI1_Init+0x5c>)
 800122c:	2200      	movs	r2, #0
 800122e:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001230:	4b07      	ldr	r3, [pc, #28]	; (8001250 <MX_SPI1_Init+0x5c>)
 8001232:	2200      	movs	r2, #0
 8001234:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001236:	4b06      	ldr	r3, [pc, #24]	; (8001250 <MX_SPI1_Init+0x5c>)
 8001238:	220a      	movs	r2, #10
 800123a:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800123c:	4804      	ldr	r0, [pc, #16]	; (8001250 <MX_SPI1_Init+0x5c>)
 800123e:	f003 f85b 	bl	80042f8 <HAL_SPI_Init>
 8001242:	4603      	mov	r3, r0
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <MX_SPI1_Init+0x58>
	{
		Error_Handler();
 8001248:	f000 f8e4 	bl	8001414 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 800124c:	bf00      	nop
 800124e:	bd80      	pop	{r7, pc}
 8001250:	20003030 	.word	0x20003030
 8001254:	40013000 	.word	0x40013000

08001258 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 800125c:	4b11      	ldr	r3, [pc, #68]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 800125e:	4a12      	ldr	r2, [pc, #72]	; (80012a8 <MX_USART2_UART_Init+0x50>)
 8001260:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001262:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 8001264:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001268:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800126a:	4b0e      	ldr	r3, [pc, #56]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001270:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 8001272:	2200      	movs	r2, #0
 8001274:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001276:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 8001278:	2200      	movs	r2, #0
 800127a:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800127c:	4b09      	ldr	r3, [pc, #36]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 800127e:	220c      	movs	r2, #12
 8001280:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001282:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 8001284:	2200      	movs	r2, #0
 8001286:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001288:	4b06      	ldr	r3, [pc, #24]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 800128a:	2200      	movs	r2, #0
 800128c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 800128e:	4805      	ldr	r0, [pc, #20]	; (80012a4 <MX_USART2_UART_Init+0x4c>)
 8001290:	f003 fbf8 	bl	8004a84 <HAL_UART_Init>
 8001294:	4603      	mov	r3, r0
 8001296:	2b00      	cmp	r3, #0
 8001298:	d001      	beq.n	800129e <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 800129a:	f000 f8bb 	bl	8001414 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	20003088 	.word	0x20003088
 80012a8:	40004400 	.word	0x40004400

080012ac <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 80012b2:	2300      	movs	r3, #0
 80012b4:	607b      	str	r3, [r7, #4]
 80012b6:	4b10      	ldr	r3, [pc, #64]	; (80012f8 <MX_DMA_Init+0x4c>)
 80012b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ba:	4a0f      	ldr	r2, [pc, #60]	; (80012f8 <MX_DMA_Init+0x4c>)
 80012bc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80012c0:	6313      	str	r3, [r2, #48]	; 0x30
 80012c2:	4b0d      	ldr	r3, [pc, #52]	; (80012f8 <MX_DMA_Init+0x4c>)
 80012c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]

	/* DMA interrupt init */
	/* DMA2_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80012ce:	2200      	movs	r2, #0
 80012d0:	2100      	movs	r1, #0
 80012d2:	2038      	movs	r0, #56	; 0x38
 80012d4:	f000 fc7d 	bl	8001bd2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80012d8:	2038      	movs	r0, #56	; 0x38
 80012da:	f000 fc96 	bl	8001c0a <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80012de:	2200      	movs	r2, #0
 80012e0:	2100      	movs	r1, #0
 80012e2:	203b      	movs	r0, #59	; 0x3b
 80012e4:	f000 fc75 	bl	8001bd2 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80012e8:	203b      	movs	r0, #59	; 0x3b
 80012ea:	f000 fc8e 	bl	8001c0a <HAL_NVIC_EnableIRQ>

}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40023800 	.word	0x40023800

080012fc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b08a      	sub	sp, #40	; 0x28
 8001300:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001302:	f107 0314 	add.w	r3, r7, #20
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]
 800130c:	609a      	str	r2, [r3, #8]
 800130e:	60da      	str	r2, [r3, #12]
 8001310:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001312:	2300      	movs	r3, #0
 8001314:	613b      	str	r3, [r7, #16]
 8001316:	4b23      	ldr	r3, [pc, #140]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	4a22      	ldr	r2, [pc, #136]	; (80013a4 <MX_GPIO_Init+0xa8>)
 800131c:	f043 0304 	orr.w	r3, r3, #4
 8001320:	6313      	str	r3, [r2, #48]	; 0x30
 8001322:	4b20      	ldr	r3, [pc, #128]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	f003 0304 	and.w	r3, r3, #4
 800132a:	613b      	str	r3, [r7, #16]
 800132c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800132e:	2300      	movs	r3, #0
 8001330:	60fb      	str	r3, [r7, #12]
 8001332:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	4a1b      	ldr	r2, [pc, #108]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800133c:	6313      	str	r3, [r2, #48]	; 0x30
 800133e:	4b19      	ldr	r3, [pc, #100]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001340:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001342:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001346:	60fb      	str	r3, [r7, #12]
 8001348:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800134a:	2300      	movs	r3, #0
 800134c:	60bb      	str	r3, [r7, #8]
 800134e:	4b15      	ldr	r3, [pc, #84]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	4a14      	ldr	r2, [pc, #80]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001354:	f043 0301 	orr.w	r3, r3, #1
 8001358:	6313      	str	r3, [r2, #48]	; 0x30
 800135a:	4b12      	ldr	r3, [pc, #72]	; (80013a4 <MX_GPIO_Init+0xa8>)
 800135c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800135e:	f003 0301 	and.w	r3, r3, #1
 8001362:	60bb      	str	r3, [r7, #8]
 8001364:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001366:	2300      	movs	r3, #0
 8001368:	607b      	str	r3, [r7, #4]
 800136a:	4b0e      	ldr	r3, [pc, #56]	; (80013a4 <MX_GPIO_Init+0xa8>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	4a0d      	ldr	r2, [pc, #52]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001370:	f043 0302 	orr.w	r3, r3, #2
 8001374:	6313      	str	r3, [r2, #48]	; 0x30
 8001376:	4b0b      	ldr	r3, [pc, #44]	; (80013a4 <MX_GPIO_Init+0xa8>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	f003 0302 	and.w	r3, r3, #2
 800137e:	607b      	str	r3, [r7, #4]
 8001380:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : B1_Pin */
	GPIO_InitStruct.Pin = B1_Pin;
 8001382:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001386:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001388:	4b07      	ldr	r3, [pc, #28]	; (80013a8 <MX_GPIO_Init+0xac>)
 800138a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001390:	f107 0314 	add.w	r3, r7, #20
 8001394:	4619      	mov	r1, r3
 8001396:	4805      	ldr	r0, [pc, #20]	; (80013ac <MX_GPIO_Init+0xb0>)
 8001398:	f000 ffc2 	bl	8002320 <HAL_GPIO_Init>

}
 800139c:	bf00      	nop
 800139e:	3728      	adds	r7, #40	; 0x28
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40023800 	.word	0x40023800
 80013a8:	10210000 	.word	0x10210000
 80013ac:	40020800 	.word	0x40020800

080013b0 <__io_putchar>:

/* USER CODE BEGIN 4 */
//printf()
int __io_putchar(int ch)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b084      	sub	sp, #16
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
	uint8_t c[1];
	c[0] = ch & 0x00FF;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	733b      	strb	r3, [r7, #12]
	HAL_UART_Transmit(&huart2, &*c, 1, 10);
 80013be:	f107 010c 	add.w	r1, r7, #12
 80013c2:	230a      	movs	r3, #10
 80013c4:	2201      	movs	r2, #1
 80013c6:	4804      	ldr	r0, [pc, #16]	; (80013d8 <__io_putchar+0x28>)
 80013c8:	f003 fba9 	bl	8004b1e <HAL_UART_Transmit>
	return ch;
 80013cc:	687b      	ldr	r3, [r7, #4]
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3710      	adds	r7, #16
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
 80013d6:	bf00      	nop
 80013d8:	20003088 	.word	0x20003088

080013dc <_write>:

int _write(int file,char *ptr, int len)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b086      	sub	sp, #24
 80013e0:	af00      	add	r7, sp, #0
 80013e2:	60f8      	str	r0, [r7, #12]
 80013e4:	60b9      	str	r1, [r7, #8]
 80013e6:	607a      	str	r2, [r7, #4]
	int DataIdx;
	for(DataIdx= 0; DataIdx< len; DataIdx++)
 80013e8:	2300      	movs	r3, #0
 80013ea:	617b      	str	r3, [r7, #20]
 80013ec:	e009      	b.n	8001402 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	1c5a      	adds	r2, r3, #1
 80013f2:	60ba      	str	r2, [r7, #8]
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	4618      	mov	r0, r3
 80013f8:	f7ff ffda 	bl	80013b0 <__io_putchar>
	for(DataIdx= 0; DataIdx< len; DataIdx++)
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	3301      	adds	r3, #1
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	697a      	ldr	r2, [r7, #20]
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	429a      	cmp	r2, r3
 8001408:	dbf1      	blt.n	80013ee <_write+0x12>
	}
	return len;
 800140a:	687b      	ldr	r3, [r7, #4]
}
 800140c:	4618      	mov	r0, r3
 800140e:	3718      	adds	r7, #24
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}

08001414 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001418:	b672      	cpsid	i
}
 800141a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800141c:	e7fe      	b.n	800141c <Error_Handler+0x8>
	...

08001420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	607b      	str	r3, [r7, #4]
 800142a:	4b10      	ldr	r3, [pc, #64]	; (800146c <HAL_MspInit+0x4c>)
 800142c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800142e:	4a0f      	ldr	r2, [pc, #60]	; (800146c <HAL_MspInit+0x4c>)
 8001430:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001434:	6453      	str	r3, [r2, #68]	; 0x44
 8001436:	4b0d      	ldr	r3, [pc, #52]	; (800146c <HAL_MspInit+0x4c>)
 8001438:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800143a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800143e:	607b      	str	r3, [r7, #4]
 8001440:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001442:	2300      	movs	r3, #0
 8001444:	603b      	str	r3, [r7, #0]
 8001446:	4b09      	ldr	r3, [pc, #36]	; (800146c <HAL_MspInit+0x4c>)
 8001448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800144a:	4a08      	ldr	r2, [pc, #32]	; (800146c <HAL_MspInit+0x4c>)
 800144c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001450:	6413      	str	r3, [r2, #64]	; 0x40
 8001452:	4b06      	ldr	r3, [pc, #24]	; (800146c <HAL_MspInit+0x4c>)
 8001454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001456:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800145a:	603b      	str	r3, [r7, #0]
 800145c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800145e:	2007      	movs	r0, #7
 8001460:	f000 fbac 	bl	8001bbc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001464:	bf00      	nop
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
 800146c:	40023800 	.word	0x40023800

08001470 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b08a      	sub	sp, #40	; 0x28
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001478:	f107 0314 	add.w	r3, r7, #20
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]
 8001486:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a19      	ldr	r2, [pc, #100]	; (80014f4 <HAL_I2C_MspInit+0x84>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d12c      	bne.n	80014ec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001492:	2300      	movs	r3, #0
 8001494:	613b      	str	r3, [r7, #16]
 8001496:	4b18      	ldr	r3, [pc, #96]	; (80014f8 <HAL_I2C_MspInit+0x88>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	4a17      	ldr	r2, [pc, #92]	; (80014f8 <HAL_I2C_MspInit+0x88>)
 800149c:	f043 0302 	orr.w	r3, r3, #2
 80014a0:	6313      	str	r3, [r2, #48]	; 0x30
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <HAL_I2C_MspInit+0x88>)
 80014a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	613b      	str	r3, [r7, #16]
 80014ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80014ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80014b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80014b4:	2312      	movs	r3, #18
 80014b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014b8:	2301      	movs	r3, #1
 80014ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014bc:	2303      	movs	r3, #3
 80014be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80014c0:	2304      	movs	r3, #4
 80014c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014c4:	f107 0314 	add.w	r3, r7, #20
 80014c8:	4619      	mov	r1, r3
 80014ca:	480c      	ldr	r0, [pc, #48]	; (80014fc <HAL_I2C_MspInit+0x8c>)
 80014cc:	f000 ff28 	bl	8002320 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80014d0:	2300      	movs	r3, #0
 80014d2:	60fb      	str	r3, [r7, #12]
 80014d4:	4b08      	ldr	r3, [pc, #32]	; (80014f8 <HAL_I2C_MspInit+0x88>)
 80014d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014d8:	4a07      	ldr	r2, [pc, #28]	; (80014f8 <HAL_I2C_MspInit+0x88>)
 80014da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014de:	6413      	str	r3, [r2, #64]	; 0x40
 80014e0:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <HAL_I2C_MspInit+0x88>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014e8:	60fb      	str	r3, [r7, #12]
 80014ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80014ec:	bf00      	nop
 80014ee:	3728      	adds	r7, #40	; 0x28
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40005400 	.word	0x40005400
 80014f8:	40023800 	.word	0x40023800
 80014fc:	40020400 	.word	0x40020400

08001500 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b08a      	sub	sp, #40	; 0x28
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001508:	f107 0314 	add.w	r3, r7, #20
 800150c:	2200      	movs	r2, #0
 800150e:	601a      	str	r2, [r3, #0]
 8001510:	605a      	str	r2, [r3, #4]
 8001512:	609a      	str	r2, [r3, #8]
 8001514:	60da      	str	r2, [r3, #12]
 8001516:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a48      	ldr	r2, [pc, #288]	; (8001640 <HAL_SPI_MspInit+0x140>)
 800151e:	4293      	cmp	r3, r2
 8001520:	f040 808a 	bne.w	8001638 <HAL_SPI_MspInit+0x138>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001524:	2300      	movs	r3, #0
 8001526:	613b      	str	r3, [r7, #16]
 8001528:	4b46      	ldr	r3, [pc, #280]	; (8001644 <HAL_SPI_MspInit+0x144>)
 800152a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800152c:	4a45      	ldr	r2, [pc, #276]	; (8001644 <HAL_SPI_MspInit+0x144>)
 800152e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001532:	6453      	str	r3, [r2, #68]	; 0x44
 8001534:	4b43      	ldr	r3, [pc, #268]	; (8001644 <HAL_SPI_MspInit+0x144>)
 8001536:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001538:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800153c:	613b      	str	r3, [r7, #16]
 800153e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001540:	2300      	movs	r3, #0
 8001542:	60fb      	str	r3, [r7, #12]
 8001544:	4b3f      	ldr	r3, [pc, #252]	; (8001644 <HAL_SPI_MspInit+0x144>)
 8001546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001548:	4a3e      	ldr	r2, [pc, #248]	; (8001644 <HAL_SPI_MspInit+0x144>)
 800154a:	f043 0301 	orr.w	r3, r3, #1
 800154e:	6313      	str	r3, [r2, #48]	; 0x30
 8001550:	4b3c      	ldr	r3, [pc, #240]	; (8001644 <HAL_SPI_MspInit+0x144>)
 8001552:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001554:	f003 0301 	and.w	r3, r3, #1
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800155c:	23e0      	movs	r3, #224	; 0xe0
 800155e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001560:	2302      	movs	r3, #2
 8001562:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001564:	2300      	movs	r3, #0
 8001566:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001568:	2303      	movs	r3, #3
 800156a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800156c:	2305      	movs	r3, #5
 800156e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001570:	f107 0314 	add.w	r3, r7, #20
 8001574:	4619      	mov	r1, r3
 8001576:	4834      	ldr	r0, [pc, #208]	; (8001648 <HAL_SPI_MspInit+0x148>)
 8001578:	f000 fed2 	bl	8002320 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800157c:	4b33      	ldr	r3, [pc, #204]	; (800164c <HAL_SPI_MspInit+0x14c>)
 800157e:	4a34      	ldr	r2, [pc, #208]	; (8001650 <HAL_SPI_MspInit+0x150>)
 8001580:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001582:	4b32      	ldr	r3, [pc, #200]	; (800164c <HAL_SPI_MspInit+0x14c>)
 8001584:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8001588:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800158a:	4b30      	ldr	r3, [pc, #192]	; (800164c <HAL_SPI_MspInit+0x14c>)
 800158c:	2200      	movs	r2, #0
 800158e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001590:	4b2e      	ldr	r3, [pc, #184]	; (800164c <HAL_SPI_MspInit+0x14c>)
 8001592:	2200      	movs	r2, #0
 8001594:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001596:	4b2d      	ldr	r3, [pc, #180]	; (800164c <HAL_SPI_MspInit+0x14c>)
 8001598:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800159c:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800159e:	4b2b      	ldr	r3, [pc, #172]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015a0:	2200      	movs	r2, #0
 80015a2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80015a4:	4b29      	ldr	r3, [pc, #164]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_CIRCULAR;
 80015aa:	4b28      	ldr	r3, [pc, #160]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80015b0:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80015b2:	4b26      	ldr	r3, [pc, #152]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80015b8:	4b24      	ldr	r3, [pc, #144]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80015be:	4823      	ldr	r0, [pc, #140]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015c0:	f000 fb3e 	bl	8001c40 <HAL_DMA_Init>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 80015ca:	f7ff ff23 	bl	8001414 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	4a1e      	ldr	r2, [pc, #120]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015d2:	64da      	str	r2, [r3, #76]	; 0x4c
 80015d4:	4a1d      	ldr	r2, [pc, #116]	; (800164c <HAL_SPI_MspInit+0x14c>)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80015da:	4b1e      	ldr	r3, [pc, #120]	; (8001654 <HAL_SPI_MspInit+0x154>)
 80015dc:	4a1e      	ldr	r2, [pc, #120]	; (8001658 <HAL_SPI_MspInit+0x158>)
 80015de:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80015e0:	4b1c      	ldr	r3, [pc, #112]	; (8001654 <HAL_SPI_MspInit+0x154>)
 80015e2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80015e6:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80015e8:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <HAL_SPI_MspInit+0x154>)
 80015ea:	2240      	movs	r2, #64	; 0x40
 80015ec:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80015ee:	4b19      	ldr	r3, [pc, #100]	; (8001654 <HAL_SPI_MspInit+0x154>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80015f4:	4b17      	ldr	r3, [pc, #92]	; (8001654 <HAL_SPI_MspInit+0x154>)
 80015f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80015fa:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80015fc:	4b15      	ldr	r3, [pc, #84]	; (8001654 <HAL_SPI_MspInit+0x154>)
 80015fe:	2200      	movs	r2, #0
 8001600:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001602:	4b14      	ldr	r3, [pc, #80]	; (8001654 <HAL_SPI_MspInit+0x154>)
 8001604:	2200      	movs	r2, #0
 8001606:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_CIRCULAR;
 8001608:	4b12      	ldr	r3, [pc, #72]	; (8001654 <HAL_SPI_MspInit+0x154>)
 800160a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800160e:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001610:	4b10      	ldr	r3, [pc, #64]	; (8001654 <HAL_SPI_MspInit+0x154>)
 8001612:	2200      	movs	r2, #0
 8001614:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001616:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <HAL_SPI_MspInit+0x154>)
 8001618:	2200      	movs	r2, #0
 800161a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800161c:	480d      	ldr	r0, [pc, #52]	; (8001654 <HAL_SPI_MspInit+0x154>)
 800161e:	f000 fb0f 	bl	8001c40 <HAL_DMA_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8001628:	f7ff fef4 	bl	8001414 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	4a09      	ldr	r2, [pc, #36]	; (8001654 <HAL_SPI_MspInit+0x154>)
 8001630:	649a      	str	r2, [r3, #72]	; 0x48
 8001632:	4a08      	ldr	r2, [pc, #32]	; (8001654 <HAL_SPI_MspInit+0x154>)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001638:	bf00      	nop
 800163a:	3728      	adds	r7, #40	; 0x28
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40013000 	.word	0x40013000
 8001644:	40023800 	.word	0x40023800
 8001648:	40020000 	.word	0x40020000
 800164c:	200030cc 	.word	0x200030cc
 8001650:	40026410 	.word	0x40026410
 8001654:	2000312c 	.word	0x2000312c
 8001658:	40026458 	.word	0x40026458

0800165c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b08a      	sub	sp, #40	; 0x28
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001664:	f107 0314 	add.w	r3, r7, #20
 8001668:	2200      	movs	r2, #0
 800166a:	601a      	str	r2, [r3, #0]
 800166c:	605a      	str	r2, [r3, #4]
 800166e:	609a      	str	r2, [r3, #8]
 8001670:	60da      	str	r2, [r3, #12]
 8001672:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4a19      	ldr	r2, [pc, #100]	; (80016e0 <HAL_UART_MspInit+0x84>)
 800167a:	4293      	cmp	r3, r2
 800167c:	d12b      	bne.n	80016d6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <HAL_UART_MspInit+0x88>)
 8001684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001686:	4a17      	ldr	r2, [pc, #92]	; (80016e4 <HAL_UART_MspInit+0x88>)
 8001688:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800168c:	6413      	str	r3, [r2, #64]	; 0x40
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <HAL_UART_MspInit+0x88>)
 8001690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	613b      	str	r3, [r7, #16]
 8001698:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800169a:	2300      	movs	r3, #0
 800169c:	60fb      	str	r3, [r7, #12]
 800169e:	4b11      	ldr	r3, [pc, #68]	; (80016e4 <HAL_UART_MspInit+0x88>)
 80016a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a2:	4a10      	ldr	r2, [pc, #64]	; (80016e4 <HAL_UART_MspInit+0x88>)
 80016a4:	f043 0301 	orr.w	r3, r3, #1
 80016a8:	6313      	str	r3, [r2, #48]	; 0x30
 80016aa:	4b0e      	ldr	r3, [pc, #56]	; (80016e4 <HAL_UART_MspInit+0x88>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ae:	f003 0301 	and.w	r3, r3, #1
 80016b2:	60fb      	str	r3, [r7, #12]
 80016b4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80016b6:	230c      	movs	r3, #12
 80016b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ba:	2302      	movs	r3, #2
 80016bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016be:	2300      	movs	r3, #0
 80016c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016c2:	2303      	movs	r3, #3
 80016c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80016c6:	2307      	movs	r3, #7
 80016c8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016ca:	f107 0314 	add.w	r3, r7, #20
 80016ce:	4619      	mov	r1, r3
 80016d0:	4805      	ldr	r0, [pc, #20]	; (80016e8 <HAL_UART_MspInit+0x8c>)
 80016d2:	f000 fe25 	bl	8002320 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80016d6:	bf00      	nop
 80016d8:	3728      	adds	r7, #40	; 0x28
 80016da:	46bd      	mov	sp, r7
 80016dc:	bd80      	pop	{r7, pc}
 80016de:	bf00      	nop
 80016e0:	40004400 	.word	0x40004400
 80016e4:	40023800 	.word	0x40023800
 80016e8:	40020000 	.word	0x40020000

080016ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016ec:	b480      	push	{r7}
 80016ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016f0:	e7fe      	b.n	80016f0 <NMI_Handler+0x4>

080016f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f2:	b480      	push	{r7}
 80016f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016f6:	e7fe      	b.n	80016f6 <HardFault_Handler+0x4>

080016f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016fc:	e7fe      	b.n	80016fc <MemManage_Handler+0x4>

080016fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016fe:	b480      	push	{r7}
 8001700:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001702:	e7fe      	b.n	8001702 <BusFault_Handler+0x4>

08001704 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001708:	e7fe      	b.n	8001708 <UsageFault_Handler+0x4>

0800170a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001718:	b480      	push	{r7}
 800171a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800171c:	bf00      	nop
 800171e:	46bd      	mov	sp, r7
 8001720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001724:	4770      	bx	lr

08001726 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001726:	b480      	push	{r7}
 8001728:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800172a:	bf00      	nop
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr

08001734 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001738:	f000 f92c 	bl	8001994 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}

08001740 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001744:	4802      	ldr	r0, [pc, #8]	; (8001750 <DMA2_Stream0_IRQHandler+0x10>)
 8001746:	f000 fb81 	bl	8001e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200030cc 	.word	0x200030cc

08001754 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001758:	4802      	ldr	r0, [pc, #8]	; (8001764 <DMA2_Stream3_IRQHandler+0x10>)
 800175a:	f000 fb77 	bl	8001e4c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	2000312c 	.word	0x2000312c

08001768 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b086      	sub	sp, #24
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	e00a      	b.n	8001790 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800177a:	f3af 8000 	nop.w
 800177e:	4601      	mov	r1, r0
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	1c5a      	adds	r2, r3, #1
 8001784:	60ba      	str	r2, [r7, #8]
 8001786:	b2ca      	uxtb	r2, r1
 8001788:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	3301      	adds	r3, #1
 800178e:	617b      	str	r3, [r7, #20]
 8001790:	697a      	ldr	r2, [r7, #20]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	429a      	cmp	r2, r3
 8001796:	dbf0      	blt.n	800177a <_read+0x12>
	}

return len;
 8001798:	687b      	ldr	r3, [r7, #4]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3718      	adds	r7, #24
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80017a2:	b480      	push	{r7}
 80017a4:	b083      	sub	sp, #12
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
	return -1;
 80017aa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017ae:	4618      	mov	r0, r3
 80017b0:	370c      	adds	r7, #12
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <_fstat>:


int _fstat(int file, struct stat *st)
{
 80017ba:	b480      	push	{r7}
 80017bc:	b083      	sub	sp, #12
 80017be:	af00      	add	r7, sp, #0
 80017c0:	6078      	str	r0, [r7, #4]
 80017c2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80017ca:	605a      	str	r2, [r3, #4]
	return 0;
 80017cc:	2300      	movs	r3, #0
}
 80017ce:	4618      	mov	r0, r3
 80017d0:	370c      	adds	r7, #12
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <_isatty>:

int _isatty(int file)
{
 80017da:	b480      	push	{r7}
 80017dc:	b083      	sub	sp, #12
 80017de:	af00      	add	r7, sp, #0
 80017e0:	6078      	str	r0, [r7, #4]
	return 1;
 80017e2:	2301      	movs	r3, #1
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017f0:	b480      	push	{r7}
 80017f2:	b085      	sub	sp, #20
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	60f8      	str	r0, [r7, #12]
 80017f8:	60b9      	str	r1, [r7, #8]
 80017fa:	607a      	str	r2, [r7, #4]
	return 0;
 80017fc:	2300      	movs	r3, #0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
	...

0800180c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b086      	sub	sp, #24
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001814:	4a14      	ldr	r2, [pc, #80]	; (8001868 <_sbrk+0x5c>)
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <_sbrk+0x60>)
 8001818:	1ad3      	subs	r3, r2, r3
 800181a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800181c:	697b      	ldr	r3, [r7, #20]
 800181e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001820:	4b13      	ldr	r3, [pc, #76]	; (8001870 <_sbrk+0x64>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d102      	bne.n	800182e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001828:	4b11      	ldr	r3, [pc, #68]	; (8001870 <_sbrk+0x64>)
 800182a:	4a12      	ldr	r2, [pc, #72]	; (8001874 <_sbrk+0x68>)
 800182c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800182e:	4b10      	ldr	r3, [pc, #64]	; (8001870 <_sbrk+0x64>)
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	693a      	ldr	r2, [r7, #16]
 8001838:	429a      	cmp	r2, r3
 800183a:	d207      	bcs.n	800184c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800183c:	f003 fc14 	bl	8005068 <__errno>
 8001840:	4603      	mov	r3, r0
 8001842:	220c      	movs	r2, #12
 8001844:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001846:	f04f 33ff 	mov.w	r3, #4294967295
 800184a:	e009      	b.n	8001860 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800184c:	4b08      	ldr	r3, [pc, #32]	; (8001870 <_sbrk+0x64>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001852:	4b07      	ldr	r3, [pc, #28]	; (8001870 <_sbrk+0x64>)
 8001854:	681a      	ldr	r2, [r3, #0]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	4a05      	ldr	r2, [pc, #20]	; (8001870 <_sbrk+0x64>)
 800185c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800185e:	68fb      	ldr	r3, [r7, #12]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3718      	adds	r7, #24
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20020000 	.word	0x20020000
 800186c:	00000400 	.word	0x00000400
 8001870:	2000008c 	.word	0x2000008c
 8001874:	200031a0 	.word	0x200031a0

08001878 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001878:	b480      	push	{r7}
 800187a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800187c:	4b06      	ldr	r3, [pc, #24]	; (8001898 <SystemInit+0x20>)
 800187e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001882:	4a05      	ldr	r2, [pc, #20]	; (8001898 <SystemInit+0x20>)
 8001884:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001888:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000ed00 	.word	0xe000ed00

0800189c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800189c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80018d4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018a0:	480d      	ldr	r0, [pc, #52]	; (80018d8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80018a2:	490e      	ldr	r1, [pc, #56]	; (80018dc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80018a4:	4a0e      	ldr	r2, [pc, #56]	; (80018e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80018a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018a8:	e002      	b.n	80018b0 <LoopCopyDataInit>

080018aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ae:	3304      	adds	r3, #4

080018b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018b4:	d3f9      	bcc.n	80018aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018b6:	4a0b      	ldr	r2, [pc, #44]	; (80018e4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80018b8:	4c0b      	ldr	r4, [pc, #44]	; (80018e8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80018ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018bc:	e001      	b.n	80018c2 <LoopFillZerobss>

080018be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018c0:	3204      	adds	r2, #4

080018c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018c4:	d3fb      	bcc.n	80018be <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80018c6:	f7ff ffd7 	bl	8001878 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80018ca:	f003 fbd3 	bl	8005074 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018ce:	f7ff fb75 	bl	8000fbc <main>
  bx  lr    
 80018d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018d4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018dc:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80018e0:	08006290 	.word	0x08006290
  ldr r2, =_sbss
 80018e4:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80018e8:	200031a0 	.word	0x200031a0

080018ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80018ec:	e7fe      	b.n	80018ec <ADC_IRQHandler>
	...

080018f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80018f4:	4b0e      	ldr	r3, [pc, #56]	; (8001930 <HAL_Init+0x40>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	4a0d      	ldr	r2, [pc, #52]	; (8001930 <HAL_Init+0x40>)
 80018fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018fe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001900:	4b0b      	ldr	r3, [pc, #44]	; (8001930 <HAL_Init+0x40>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a0a      	ldr	r2, [pc, #40]	; (8001930 <HAL_Init+0x40>)
 8001906:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800190a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800190c:	4b08      	ldr	r3, [pc, #32]	; (8001930 <HAL_Init+0x40>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a07      	ldr	r2, [pc, #28]	; (8001930 <HAL_Init+0x40>)
 8001912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001916:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001918:	2003      	movs	r0, #3
 800191a:	f000 f94f 	bl	8001bbc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800191e:	2000      	movs	r0, #0
 8001920:	f000 f808 	bl	8001934 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001924:	f7ff fd7c 	bl	8001420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	40023c00 	.word	0x40023c00

08001934 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b082      	sub	sp, #8
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800193c:	4b12      	ldr	r3, [pc, #72]	; (8001988 <HAL_InitTick+0x54>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_InitTick+0x58>)
 8001942:	781b      	ldrb	r3, [r3, #0]
 8001944:	4619      	mov	r1, r3
 8001946:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800194a:	fbb3 f3f1 	udiv	r3, r3, r1
 800194e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001952:	4618      	mov	r0, r3
 8001954:	f000 f967 	bl	8001c26 <HAL_SYSTICK_Config>
 8001958:	4603      	mov	r3, r0
 800195a:	2b00      	cmp	r3, #0
 800195c:	d001      	beq.n	8001962 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e00e      	b.n	8001980 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	2b0f      	cmp	r3, #15
 8001966:	d80a      	bhi.n	800197e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001968:	2200      	movs	r2, #0
 800196a:	6879      	ldr	r1, [r7, #4]
 800196c:	f04f 30ff 	mov.w	r0, #4294967295
 8001970:	f000 f92f 	bl	8001bd2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001974:	4a06      	ldr	r2, [pc, #24]	; (8001990 <HAL_InitTick+0x5c>)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800197a:	2300      	movs	r3, #0
 800197c:	e000      	b.n	8001980 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
}
 8001980:	4618      	mov	r0, r3
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000000 	.word	0x20000000
 800198c:	20000008 	.word	0x20000008
 8001990:	20000004 	.word	0x20000004

08001994 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001994:	b480      	push	{r7}
 8001996:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <HAL_IncTick+0x20>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	461a      	mov	r2, r3
 800199e:	4b06      	ldr	r3, [pc, #24]	; (80019b8 <HAL_IncTick+0x24>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4413      	add	r3, r2
 80019a4:	4a04      	ldr	r2, [pc, #16]	; (80019b8 <HAL_IncTick+0x24>)
 80019a6:	6013      	str	r3, [r2, #0]
}
 80019a8:	bf00      	nop
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	20000008 	.word	0x20000008
 80019b8:	2000318c 	.word	0x2000318c

080019bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  return uwTick;
 80019c0:	4b03      	ldr	r3, [pc, #12]	; (80019d0 <HAL_GetTick+0x14>)
 80019c2:	681b      	ldr	r3, [r3, #0]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	46bd      	mov	sp, r7
 80019c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019cc:	4770      	bx	lr
 80019ce:	bf00      	nop
 80019d0:	2000318c 	.word	0x2000318c

080019d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b084      	sub	sp, #16
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019dc:	f7ff ffee 	bl	80019bc <HAL_GetTick>
 80019e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019ec:	d005      	beq.n	80019fa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80019ee:	4b0a      	ldr	r3, [pc, #40]	; (8001a18 <HAL_Delay+0x44>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	461a      	mov	r2, r3
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	4413      	add	r3, r2
 80019f8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80019fa:	bf00      	nop
 80019fc:	f7ff ffde 	bl	80019bc <HAL_GetTick>
 8001a00:	4602      	mov	r2, r0
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	1ad3      	subs	r3, r2, r3
 8001a06:	68fa      	ldr	r2, [r7, #12]
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d8f7      	bhi.n	80019fc <HAL_Delay+0x28>
  {
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	bf00      	nop
 8001a10:	3710      	adds	r7, #16
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000008 	.word	0x20000008

08001a1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b085      	sub	sp, #20
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f003 0307 	and.w	r3, r3, #7
 8001a2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a2c:	4b0c      	ldr	r3, [pc, #48]	; (8001a60 <__NVIC_SetPriorityGrouping+0x44>)
 8001a2e:	68db      	ldr	r3, [r3, #12]
 8001a30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a32:	68ba      	ldr	r2, [r7, #8]
 8001a34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a38:	4013      	ands	r3, r2
 8001a3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a3c:	68fb      	ldr	r3, [r7, #12]
 8001a3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a4e:	4a04      	ldr	r2, [pc, #16]	; (8001a60 <__NVIC_SetPriorityGrouping+0x44>)
 8001a50:	68bb      	ldr	r3, [r7, #8]
 8001a52:	60d3      	str	r3, [r2, #12]
}
 8001a54:	bf00      	nop
 8001a56:	3714      	adds	r7, #20
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a68:	4b04      	ldr	r3, [pc, #16]	; (8001a7c <__NVIC_GetPriorityGrouping+0x18>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	0a1b      	lsrs	r3, r3, #8
 8001a6e:	f003 0307 	and.w	r3, r3, #7
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr
 8001a7c:	e000ed00 	.word	0xe000ed00

08001a80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	4603      	mov	r3, r0
 8001a88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	db0b      	blt.n	8001aaa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a92:	79fb      	ldrb	r3, [r7, #7]
 8001a94:	f003 021f 	and.w	r2, r3, #31
 8001a98:	4907      	ldr	r1, [pc, #28]	; (8001ab8 <__NVIC_EnableIRQ+0x38>)
 8001a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a9e:	095b      	lsrs	r3, r3, #5
 8001aa0:	2001      	movs	r0, #1
 8001aa2:	fa00 f202 	lsl.w	r2, r0, r2
 8001aa6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001aaa:	bf00      	nop
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab4:	4770      	bx	lr
 8001ab6:	bf00      	nop
 8001ab8:	e000e100 	.word	0xe000e100

08001abc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	6039      	str	r1, [r7, #0]
 8001ac6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ac8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	db0a      	blt.n	8001ae6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	b2da      	uxtb	r2, r3
 8001ad4:	490c      	ldr	r1, [pc, #48]	; (8001b08 <__NVIC_SetPriority+0x4c>)
 8001ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ada:	0112      	lsls	r2, r2, #4
 8001adc:	b2d2      	uxtb	r2, r2
 8001ade:	440b      	add	r3, r1
 8001ae0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ae4:	e00a      	b.n	8001afc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4908      	ldr	r1, [pc, #32]	; (8001b0c <__NVIC_SetPriority+0x50>)
 8001aec:	79fb      	ldrb	r3, [r7, #7]
 8001aee:	f003 030f 	and.w	r3, r3, #15
 8001af2:	3b04      	subs	r3, #4
 8001af4:	0112      	lsls	r2, r2, #4
 8001af6:	b2d2      	uxtb	r2, r2
 8001af8:	440b      	add	r3, r1
 8001afa:	761a      	strb	r2, [r3, #24]
}
 8001afc:	bf00      	nop
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	e000e100 	.word	0xe000e100
 8001b0c:	e000ed00 	.word	0xe000ed00

08001b10 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b10:	b480      	push	{r7}
 8001b12:	b089      	sub	sp, #36	; 0x24
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	60f8      	str	r0, [r7, #12]
 8001b18:	60b9      	str	r1, [r7, #8]
 8001b1a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	f003 0307 	and.w	r3, r3, #7
 8001b22:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b24:	69fb      	ldr	r3, [r7, #28]
 8001b26:	f1c3 0307 	rsb	r3, r3, #7
 8001b2a:	2b04      	cmp	r3, #4
 8001b2c:	bf28      	it	cs
 8001b2e:	2304      	movcs	r3, #4
 8001b30:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	3304      	adds	r3, #4
 8001b36:	2b06      	cmp	r3, #6
 8001b38:	d902      	bls.n	8001b40 <NVIC_EncodePriority+0x30>
 8001b3a:	69fb      	ldr	r3, [r7, #28]
 8001b3c:	3b03      	subs	r3, #3
 8001b3e:	e000      	b.n	8001b42 <NVIC_EncodePriority+0x32>
 8001b40:	2300      	movs	r3, #0
 8001b42:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b44:	f04f 32ff 	mov.w	r2, #4294967295
 8001b48:	69bb      	ldr	r3, [r7, #24]
 8001b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4e:	43da      	mvns	r2, r3
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	401a      	ands	r2, r3
 8001b54:	697b      	ldr	r3, [r7, #20]
 8001b56:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b58:	f04f 31ff 	mov.w	r1, #4294967295
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b62:	43d9      	mvns	r1, r3
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b68:	4313      	orrs	r3, r2
         );
}
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	3724      	adds	r7, #36	; 0x24
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b74:	4770      	bx	lr
	...

08001b78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b88:	d301      	bcc.n	8001b8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e00f      	b.n	8001bae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b8e:	4a0a      	ldr	r2, [pc, #40]	; (8001bb8 <SysTick_Config+0x40>)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	3b01      	subs	r3, #1
 8001b94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b96:	210f      	movs	r1, #15
 8001b98:	f04f 30ff 	mov.w	r0, #4294967295
 8001b9c:	f7ff ff8e 	bl	8001abc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ba0:	4b05      	ldr	r3, [pc, #20]	; (8001bb8 <SysTick_Config+0x40>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ba6:	4b04      	ldr	r3, [pc, #16]	; (8001bb8 <SysTick_Config+0x40>)
 8001ba8:	2207      	movs	r2, #7
 8001baa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bac:	2300      	movs	r3, #0
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	e000e010 	.word	0xe000e010

08001bbc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bbc:	b580      	push	{r7, lr}
 8001bbe:	b082      	sub	sp, #8
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bc4:	6878      	ldr	r0, [r7, #4]
 8001bc6:	f7ff ff29 	bl	8001a1c <__NVIC_SetPriorityGrouping>
}
 8001bca:	bf00      	nop
 8001bcc:	3708      	adds	r7, #8
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b086      	sub	sp, #24
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	60b9      	str	r1, [r7, #8]
 8001bdc:	607a      	str	r2, [r7, #4]
 8001bde:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001be4:	f7ff ff3e 	bl	8001a64 <__NVIC_GetPriorityGrouping>
 8001be8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	6978      	ldr	r0, [r7, #20]
 8001bf0:	f7ff ff8e 	bl	8001b10 <NVIC_EncodePriority>
 8001bf4:	4602      	mov	r2, r0
 8001bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff ff5d 	bl	8001abc <__NVIC_SetPriority>
}
 8001c02:	bf00      	nop
 8001c04:	3718      	adds	r7, #24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bd80      	pop	{r7, pc}

08001c0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c0a:	b580      	push	{r7, lr}
 8001c0c:	b082      	sub	sp, #8
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	4603      	mov	r3, r0
 8001c12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7ff ff31 	bl	8001a80 <__NVIC_EnableIRQ>
}
 8001c1e:	bf00      	nop
 8001c20:	3708      	adds	r7, #8
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b082      	sub	sp, #8
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c2e:	6878      	ldr	r0, [r7, #4]
 8001c30:	f7ff ffa2 	bl	8001b78 <SysTick_Config>
 8001c34:	4603      	mov	r3, r0
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001c4c:	f7ff feb6 	bl	80019bc <HAL_GetTick>
 8001c50:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e099      	b.n	8001d90 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	2202      	movs	r2, #2
 8001c68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 0201 	bic.w	r2, r2, #1
 8001c7a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c7c:	e00f      	b.n	8001c9e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001c7e:	f7ff fe9d 	bl	80019bc <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b05      	cmp	r3, #5
 8001c8a:	d908      	bls.n	8001c9e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2220      	movs	r2, #32
 8001c90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2203      	movs	r2, #3
 8001c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	e078      	b.n	8001d90 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 0301 	and.w	r3, r3, #1
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1e8      	bne.n	8001c7e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	4b38      	ldr	r3, [pc, #224]	; (8001d98 <HAL_DMA_Init+0x158>)
 8001cb8:	4013      	ands	r3, r2
 8001cba:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	685a      	ldr	r2, [r3, #4]
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	689b      	ldr	r3, [r3, #8]
 8001cc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cca:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	691b      	ldr	r3, [r3, #16]
 8001cd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001cd6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001ce2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6a1b      	ldr	r3, [r3, #32]
 8001ce8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf4:	2b04      	cmp	r3, #4
 8001cf6:	d107      	bne.n	8001d08 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d00:	4313      	orrs	r3, r2
 8001d02:	697a      	ldr	r2, [r7, #20]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	697a      	ldr	r2, [r7, #20]
 8001d0e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f023 0307 	bic.w	r3, r3, #7
 8001d1e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d24:	697a      	ldr	r2, [r7, #20]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d2e:	2b04      	cmp	r3, #4
 8001d30:	d117      	bne.n	8001d62 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d36:	697a      	ldr	r2, [r7, #20]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d00e      	beq.n	8001d62 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 fa6f 	bl	8002228 <DMA_CheckFifoParam>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d008      	beq.n	8001d62 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2240      	movs	r2, #64	; 0x40
 8001d54:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2201      	movs	r2, #1
 8001d5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e016      	b.n	8001d90 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	697a      	ldr	r2, [r7, #20]
 8001d68:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001d6a:	6878      	ldr	r0, [r7, #4]
 8001d6c:	f000 fa26 	bl	80021bc <DMA_CalcBaseAndBitshift>
 8001d70:	4603      	mov	r3, r0
 8001d72:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d78:	223f      	movs	r2, #63	; 0x3f
 8001d7a:	409a      	lsls	r2, r3
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2200      	movs	r2, #0
 8001d84:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3718      	adds	r7, #24
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	f010803f 	.word	0xf010803f

08001d9c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
 8001da8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001daa:	2300      	movs	r3, #0
 8001dac:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001db2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001dba:	2b01      	cmp	r3, #1
 8001dbc:	d101      	bne.n	8001dc2 <HAL_DMA_Start_IT+0x26>
 8001dbe:	2302      	movs	r3, #2
 8001dc0:	e040      	b.n	8001e44 <HAL_DMA_Start_IT+0xa8>
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	2201      	movs	r2, #1
 8001dc6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001dd0:	b2db      	uxtb	r3, r3
 8001dd2:	2b01      	cmp	r3, #1
 8001dd4:	d12f      	bne.n	8001e36 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	2202      	movs	r2, #2
 8001dda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2200      	movs	r2, #0
 8001de2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	687a      	ldr	r2, [r7, #4]
 8001de8:	68b9      	ldr	r1, [r7, #8]
 8001dea:	68f8      	ldr	r0, [r7, #12]
 8001dec:	f000 f9b8 	bl	8002160 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001df4:	223f      	movs	r2, #63	; 0x3f
 8001df6:	409a      	lsls	r2, r3
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 0216 	orr.w	r2, r2, #22
 8001e0a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d007      	beq.n	8001e24 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	f042 0208 	orr.w	r2, r2, #8
 8001e22:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	681a      	ldr	r2, [r3, #0]
 8001e2a:	68fb      	ldr	r3, [r7, #12]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f042 0201 	orr.w	r2, r2, #1
 8001e32:	601a      	str	r2, [r3, #0]
 8001e34:	e005      	b.n	8001e42 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001e3e:	2302      	movs	r3, #2
 8001e40:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001e42:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3718      	adds	r7, #24
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b086      	sub	sp, #24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001e58:	4b92      	ldr	r3, [pc, #584]	; (80020a4 <HAL_DMA_IRQHandler+0x258>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a92      	ldr	r2, [pc, #584]	; (80020a8 <HAL_DMA_IRQHandler+0x25c>)
 8001e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e62:	0a9b      	lsrs	r3, r3, #10
 8001e64:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e6a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e76:	2208      	movs	r2, #8
 8001e78:	409a      	lsls	r2, r3
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4013      	ands	r3, r2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d01a      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	f003 0304 	and.w	r3, r3, #4
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d013      	beq.n	8001eb8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f022 0204 	bic.w	r2, r2, #4
 8001e9e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ea4:	2208      	movs	r2, #8
 8001ea6:	409a      	lsls	r2, r3
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb0:	f043 0201 	orr.w	r2, r3, #1
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	409a      	lsls	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d012      	beq.n	8001eee <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00b      	beq.n	8001eee <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001eda:	2201      	movs	r2, #1
 8001edc:	409a      	lsls	r2, r3
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ee6:	f043 0202 	orr.w	r2, r3, #2
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ef2:	2204      	movs	r2, #4
 8001ef4:	409a      	lsls	r2, r3
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d012      	beq.n	8001f24 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 0302 	and.w	r3, r3, #2
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d00b      	beq.n	8001f24 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f10:	2204      	movs	r2, #4
 8001f12:	409a      	lsls	r2, r3
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f1c:	f043 0204 	orr.w	r2, r3, #4
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f28:	2210      	movs	r2, #16
 8001f2a:	409a      	lsls	r2, r3
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d043      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f003 0308 	and.w	r3, r3, #8
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d03c      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f46:	2210      	movs	r2, #16
 8001f48:	409a      	lsls	r2, r3
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d018      	beq.n	8001f8e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d108      	bne.n	8001f7c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d024      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	4798      	blx	r3
 8001f7a:	e01f      	b.n	8001fbc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d01b      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001f88:	6878      	ldr	r0, [r7, #4]
 8001f8a:	4798      	blx	r3
 8001f8c:	e016      	b.n	8001fbc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d107      	bne.n	8001fac <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f022 0208 	bic.w	r2, r2, #8
 8001faa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fb8:	6878      	ldr	r0, [r7, #4]
 8001fba:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc0:	2220      	movs	r2, #32
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4013      	ands	r3, r2
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	f000 808e 	beq.w	80020ea <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f003 0310 	and.w	r3, r3, #16
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	f000 8086 	beq.w	80020ea <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fe2:	2220      	movs	r2, #32
 8001fe4:	409a      	lsls	r2, r3
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	2b05      	cmp	r3, #5
 8001ff4:	d136      	bne.n	8002064 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	681a      	ldr	r2, [r3, #0]
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f022 0216 	bic.w	r2, r2, #22
 8002004:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	695a      	ldr	r2, [r3, #20]
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002014:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800201a:	2b00      	cmp	r3, #0
 800201c:	d103      	bne.n	8002026 <HAL_DMA_IRQHandler+0x1da>
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002022:	2b00      	cmp	r3, #0
 8002024:	d007      	beq.n	8002036 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	681a      	ldr	r2, [r3, #0]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	f022 0208 	bic.w	r2, r2, #8
 8002034:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800203a:	223f      	movs	r2, #63	; 0x3f
 800203c:	409a      	lsls	r2, r3
 800203e:	693b      	ldr	r3, [r7, #16]
 8002040:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002056:	2b00      	cmp	r3, #0
 8002058:	d07d      	beq.n	8002156 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	4798      	blx	r3
        }
        return;
 8002062:	e078      	b.n	8002156 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800206e:	2b00      	cmp	r3, #0
 8002070:	d01c      	beq.n	80020ac <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	681b      	ldr	r3, [r3, #0]
 8002078:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800207c:	2b00      	cmp	r3, #0
 800207e:	d108      	bne.n	8002092 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002084:	2b00      	cmp	r3, #0
 8002086:	d030      	beq.n	80020ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800208c:	6878      	ldr	r0, [r7, #4]
 800208e:	4798      	blx	r3
 8002090:	e02b      	b.n	80020ea <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002096:	2b00      	cmp	r3, #0
 8002098:	d027      	beq.n	80020ea <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	4798      	blx	r3
 80020a2:	e022      	b.n	80020ea <HAL_DMA_IRQHandler+0x29e>
 80020a4:	20000000 	.word	0x20000000
 80020a8:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d10f      	bne.n	80020da <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f022 0210 	bic.w	r2, r2, #16
 80020c8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	2200      	movs	r2, #0
 80020ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2201      	movs	r2, #1
 80020d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020e6:	6878      	ldr	r0, [r7, #4]
 80020e8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d032      	beq.n	8002158 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d022      	beq.n	8002144 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2205      	movs	r2, #5
 8002102:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	681a      	ldr	r2, [r3, #0]
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	f022 0201 	bic.w	r2, r2, #1
 8002114:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	3301      	adds	r3, #1
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	429a      	cmp	r2, r3
 8002120:	d307      	bcc.n	8002132 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f003 0301 	and.w	r3, r3, #1
 800212c:	2b00      	cmp	r3, #0
 800212e:	d1f2      	bne.n	8002116 <HAL_DMA_IRQHandler+0x2ca>
 8002130:	e000      	b.n	8002134 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8002132:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2200      	movs	r2, #0
 8002138:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2201      	movs	r2, #1
 8002140:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002148:	2b00      	cmp	r3, #0
 800214a:	d005      	beq.n	8002158 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002150:	6878      	ldr	r0, [r7, #4]
 8002152:	4798      	blx	r3
 8002154:	e000      	b.n	8002158 <HAL_DMA_IRQHandler+0x30c>
        return;
 8002156:	bf00      	nop
    }
  }
}
 8002158:	3718      	adds	r7, #24
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop

08002160 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002160:	b480      	push	{r7}
 8002162:	b085      	sub	sp, #20
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
 800216c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	681a      	ldr	r2, [r3, #0]
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800217c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	683a      	ldr	r2, [r7, #0]
 8002184:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	2b40      	cmp	r3, #64	; 0x40
 800218c:	d108      	bne.n	80021a0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	687a      	ldr	r2, [r7, #4]
 8002194:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68ba      	ldr	r2, [r7, #8]
 800219c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800219e:	e007      	b.n	80021b0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	68ba      	ldr	r2, [r7, #8]
 80021a6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	687a      	ldr	r2, [r7, #4]
 80021ae:	60da      	str	r2, [r3, #12]
}
 80021b0:	bf00      	nop
 80021b2:	3714      	adds	r7, #20
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	3b10      	subs	r3, #16
 80021cc:	4a14      	ldr	r2, [pc, #80]	; (8002220 <DMA_CalcBaseAndBitshift+0x64>)
 80021ce:	fba2 2303 	umull	r2, r3, r2, r3
 80021d2:	091b      	lsrs	r3, r3, #4
 80021d4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80021d6:	4a13      	ldr	r2, [pc, #76]	; (8002224 <DMA_CalcBaseAndBitshift+0x68>)
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	4413      	add	r3, r2
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	461a      	mov	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	2b03      	cmp	r3, #3
 80021e8:	d909      	bls.n	80021fe <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80021f2:	f023 0303 	bic.w	r3, r3, #3
 80021f6:	1d1a      	adds	r2, r3, #4
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	659a      	str	r2, [r3, #88]	; 0x58
 80021fc:	e007      	b.n	800220e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002206:	f023 0303 	bic.w	r3, r3, #3
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002212:	4618      	mov	r0, r3
 8002214:	3714      	adds	r7, #20
 8002216:	46bd      	mov	sp, r7
 8002218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	aaaaaaab 	.word	0xaaaaaaab
 8002224:	080061e0 	.word	0x080061e0

08002228 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002228:	b480      	push	{r7}
 800222a:	b085      	sub	sp, #20
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002230:	2300      	movs	r3, #0
 8002232:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002238:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	699b      	ldr	r3, [r3, #24]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d11f      	bne.n	8002282 <DMA_CheckFifoParam+0x5a>
 8002242:	68bb      	ldr	r3, [r7, #8]
 8002244:	2b03      	cmp	r3, #3
 8002246:	d856      	bhi.n	80022f6 <DMA_CheckFifoParam+0xce>
 8002248:	a201      	add	r2, pc, #4	; (adr r2, 8002250 <DMA_CheckFifoParam+0x28>)
 800224a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800224e:	bf00      	nop
 8002250:	08002261 	.word	0x08002261
 8002254:	08002273 	.word	0x08002273
 8002258:	08002261 	.word	0x08002261
 800225c:	080022f7 	.word	0x080022f7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002264:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d046      	beq.n	80022fa <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800226c:	2301      	movs	r3, #1
 800226e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002270:	e043      	b.n	80022fa <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002276:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800227a:	d140      	bne.n	80022fe <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800227c:	2301      	movs	r3, #1
 800227e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002280:	e03d      	b.n	80022fe <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	699b      	ldr	r3, [r3, #24]
 8002286:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800228a:	d121      	bne.n	80022d0 <DMA_CheckFifoParam+0xa8>
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	2b03      	cmp	r3, #3
 8002290:	d837      	bhi.n	8002302 <DMA_CheckFifoParam+0xda>
 8002292:	a201      	add	r2, pc, #4	; (adr r2, 8002298 <DMA_CheckFifoParam+0x70>)
 8002294:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002298:	080022a9 	.word	0x080022a9
 800229c:	080022af 	.word	0x080022af
 80022a0:	080022a9 	.word	0x080022a9
 80022a4:	080022c1 	.word	0x080022c1
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80022a8:	2301      	movs	r3, #1
 80022aa:	73fb      	strb	r3, [r7, #15]
      break;
 80022ac:	e030      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022b2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d025      	beq.n	8002306 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80022be:	e022      	b.n	8002306 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022c4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80022c8:	d11f      	bne.n	800230a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80022ca:	2301      	movs	r3, #1
 80022cc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80022ce:	e01c      	b.n	800230a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80022d0:	68bb      	ldr	r3, [r7, #8]
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	d903      	bls.n	80022de <DMA_CheckFifoParam+0xb6>
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	2b03      	cmp	r3, #3
 80022da:	d003      	beq.n	80022e4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80022dc:	e018      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80022de:	2301      	movs	r3, #1
 80022e0:	73fb      	strb	r3, [r7, #15]
      break;
 80022e2:	e015      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d00e      	beq.n	800230e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80022f0:	2301      	movs	r3, #1
 80022f2:	73fb      	strb	r3, [r7, #15]
      break;
 80022f4:	e00b      	b.n	800230e <DMA_CheckFifoParam+0xe6>
      break;
 80022f6:	bf00      	nop
 80022f8:	e00a      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      break;
 80022fa:	bf00      	nop
 80022fc:	e008      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      break;
 80022fe:	bf00      	nop
 8002300:	e006      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      break;
 8002302:	bf00      	nop
 8002304:	e004      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      break;
 8002306:	bf00      	nop
 8002308:	e002      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      break;   
 800230a:	bf00      	nop
 800230c:	e000      	b.n	8002310 <DMA_CheckFifoParam+0xe8>
      break;
 800230e:	bf00      	nop
    }
  } 
  
  return status; 
 8002310:	7bfb      	ldrb	r3, [r7, #15]
}
 8002312:	4618      	mov	r0, r3
 8002314:	3714      	adds	r7, #20
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
 800231e:	bf00      	nop

08002320 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002320:	b480      	push	{r7}
 8002322:	b089      	sub	sp, #36	; 0x24
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
 8002328:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800232a:	2300      	movs	r3, #0
 800232c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800232e:	2300      	movs	r3, #0
 8002330:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002332:	2300      	movs	r3, #0
 8002334:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002336:	2300      	movs	r3, #0
 8002338:	61fb      	str	r3, [r7, #28]
 800233a:	e165      	b.n	8002608 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800233c:	2201      	movs	r2, #1
 800233e:	69fb      	ldr	r3, [r7, #28]
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	697a      	ldr	r2, [r7, #20]
 800234c:	4013      	ands	r3, r2
 800234e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002350:	693a      	ldr	r2, [r7, #16]
 8002352:	697b      	ldr	r3, [r7, #20]
 8002354:	429a      	cmp	r2, r3
 8002356:	f040 8154 	bne.w	8002602 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f003 0303 	and.w	r3, r3, #3
 8002362:	2b01      	cmp	r3, #1
 8002364:	d005      	beq.n	8002372 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	685b      	ldr	r3, [r3, #4]
 800236a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800236e:	2b02      	cmp	r3, #2
 8002370:	d130      	bne.n	80023d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	005b      	lsls	r3, r3, #1
 800237c:	2203      	movs	r2, #3
 800237e:	fa02 f303 	lsl.w	r3, r2, r3
 8002382:	43db      	mvns	r3, r3
 8002384:	69ba      	ldr	r2, [r7, #24]
 8002386:	4013      	ands	r3, r2
 8002388:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800238a:	683b      	ldr	r3, [r7, #0]
 800238c:	68da      	ldr	r2, [r3, #12]
 800238e:	69fb      	ldr	r3, [r7, #28]
 8002390:	005b      	lsls	r3, r3, #1
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	69ba      	ldr	r2, [r7, #24]
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	69ba      	ldr	r2, [r7, #24]
 80023a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80023a8:	2201      	movs	r2, #1
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	fa02 f303 	lsl.w	r3, r2, r3
 80023b0:	43db      	mvns	r3, r3
 80023b2:	69ba      	ldr	r2, [r7, #24]
 80023b4:	4013      	ands	r3, r2
 80023b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	091b      	lsrs	r3, r3, #4
 80023be:	f003 0201 	and.w	r2, r3, #1
 80023c2:	69fb      	ldr	r3, [r7, #28]
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	69ba      	ldr	r2, [r7, #24]
 80023ca:	4313      	orrs	r3, r2
 80023cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	69ba      	ldr	r2, [r7, #24]
 80023d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f003 0303 	and.w	r3, r3, #3
 80023dc:	2b03      	cmp	r3, #3
 80023de:	d017      	beq.n	8002410 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	2203      	movs	r2, #3
 80023ec:	fa02 f303 	lsl.w	r3, r2, r3
 80023f0:	43db      	mvns	r3, r3
 80023f2:	69ba      	ldr	r2, [r7, #24]
 80023f4:	4013      	ands	r3, r2
 80023f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	69fb      	ldr	r3, [r7, #28]
 80023fe:	005b      	lsls	r3, r3, #1
 8002400:	fa02 f303 	lsl.w	r3, r2, r3
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	4313      	orrs	r3, r2
 8002408:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	69ba      	ldr	r2, [r7, #24]
 800240e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f003 0303 	and.w	r3, r3, #3
 8002418:	2b02      	cmp	r3, #2
 800241a:	d123      	bne.n	8002464 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	08da      	lsrs	r2, r3, #3
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	3208      	adds	r2, #8
 8002424:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002428:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	f003 0307 	and.w	r3, r3, #7
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	220f      	movs	r2, #15
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	43db      	mvns	r3, r3
 800243a:	69ba      	ldr	r2, [r7, #24]
 800243c:	4013      	ands	r3, r2
 800243e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	691a      	ldr	r2, [r3, #16]
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	f003 0307 	and.w	r3, r3, #7
 800244a:	009b      	lsls	r3, r3, #2
 800244c:	fa02 f303 	lsl.w	r3, r2, r3
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	4313      	orrs	r3, r2
 8002454:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002456:	69fb      	ldr	r3, [r7, #28]
 8002458:	08da      	lsrs	r2, r3, #3
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	3208      	adds	r2, #8
 800245e:	69b9      	ldr	r1, [r7, #24]
 8002460:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	005b      	lsls	r3, r3, #1
 800246e:	2203      	movs	r2, #3
 8002470:	fa02 f303 	lsl.w	r3, r2, r3
 8002474:	43db      	mvns	r3, r3
 8002476:	69ba      	ldr	r2, [r7, #24]
 8002478:	4013      	ands	r3, r2
 800247a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	685b      	ldr	r3, [r3, #4]
 8002480:	f003 0203 	and.w	r2, r3, #3
 8002484:	69fb      	ldr	r3, [r7, #28]
 8002486:	005b      	lsls	r3, r3, #1
 8002488:	fa02 f303 	lsl.w	r3, r2, r3
 800248c:	69ba      	ldr	r2, [r7, #24]
 800248e:	4313      	orrs	r3, r2
 8002490:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	69ba      	ldr	r2, [r7, #24]
 8002496:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	f000 80ae 	beq.w	8002602 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024a6:	2300      	movs	r3, #0
 80024a8:	60fb      	str	r3, [r7, #12]
 80024aa:	4b5d      	ldr	r3, [pc, #372]	; (8002620 <HAL_GPIO_Init+0x300>)
 80024ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ae:	4a5c      	ldr	r2, [pc, #368]	; (8002620 <HAL_GPIO_Init+0x300>)
 80024b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024b4:	6453      	str	r3, [r2, #68]	; 0x44
 80024b6:	4b5a      	ldr	r3, [pc, #360]	; (8002620 <HAL_GPIO_Init+0x300>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024be:	60fb      	str	r3, [r7, #12]
 80024c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80024c2:	4a58      	ldr	r2, [pc, #352]	; (8002624 <HAL_GPIO_Init+0x304>)
 80024c4:	69fb      	ldr	r3, [r7, #28]
 80024c6:	089b      	lsrs	r3, r3, #2
 80024c8:	3302      	adds	r3, #2
 80024ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f003 0303 	and.w	r3, r3, #3
 80024d6:	009b      	lsls	r3, r3, #2
 80024d8:	220f      	movs	r2, #15
 80024da:	fa02 f303 	lsl.w	r3, r2, r3
 80024de:	43db      	mvns	r3, r3
 80024e0:	69ba      	ldr	r2, [r7, #24]
 80024e2:	4013      	ands	r3, r2
 80024e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	4a4f      	ldr	r2, [pc, #316]	; (8002628 <HAL_GPIO_Init+0x308>)
 80024ea:	4293      	cmp	r3, r2
 80024ec:	d025      	beq.n	800253a <HAL_GPIO_Init+0x21a>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	4a4e      	ldr	r2, [pc, #312]	; (800262c <HAL_GPIO_Init+0x30c>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d01f      	beq.n	8002536 <HAL_GPIO_Init+0x216>
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4a4d      	ldr	r2, [pc, #308]	; (8002630 <HAL_GPIO_Init+0x310>)
 80024fa:	4293      	cmp	r3, r2
 80024fc:	d019      	beq.n	8002532 <HAL_GPIO_Init+0x212>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	4a4c      	ldr	r2, [pc, #304]	; (8002634 <HAL_GPIO_Init+0x314>)
 8002502:	4293      	cmp	r3, r2
 8002504:	d013      	beq.n	800252e <HAL_GPIO_Init+0x20e>
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	4a4b      	ldr	r2, [pc, #300]	; (8002638 <HAL_GPIO_Init+0x318>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d00d      	beq.n	800252a <HAL_GPIO_Init+0x20a>
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	4a4a      	ldr	r2, [pc, #296]	; (800263c <HAL_GPIO_Init+0x31c>)
 8002512:	4293      	cmp	r3, r2
 8002514:	d007      	beq.n	8002526 <HAL_GPIO_Init+0x206>
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	4a49      	ldr	r2, [pc, #292]	; (8002640 <HAL_GPIO_Init+0x320>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d101      	bne.n	8002522 <HAL_GPIO_Init+0x202>
 800251e:	2306      	movs	r3, #6
 8002520:	e00c      	b.n	800253c <HAL_GPIO_Init+0x21c>
 8002522:	2307      	movs	r3, #7
 8002524:	e00a      	b.n	800253c <HAL_GPIO_Init+0x21c>
 8002526:	2305      	movs	r3, #5
 8002528:	e008      	b.n	800253c <HAL_GPIO_Init+0x21c>
 800252a:	2304      	movs	r3, #4
 800252c:	e006      	b.n	800253c <HAL_GPIO_Init+0x21c>
 800252e:	2303      	movs	r3, #3
 8002530:	e004      	b.n	800253c <HAL_GPIO_Init+0x21c>
 8002532:	2302      	movs	r3, #2
 8002534:	e002      	b.n	800253c <HAL_GPIO_Init+0x21c>
 8002536:	2301      	movs	r3, #1
 8002538:	e000      	b.n	800253c <HAL_GPIO_Init+0x21c>
 800253a:	2300      	movs	r3, #0
 800253c:	69fa      	ldr	r2, [r7, #28]
 800253e:	f002 0203 	and.w	r2, r2, #3
 8002542:	0092      	lsls	r2, r2, #2
 8002544:	4093      	lsls	r3, r2
 8002546:	69ba      	ldr	r2, [r7, #24]
 8002548:	4313      	orrs	r3, r2
 800254a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800254c:	4935      	ldr	r1, [pc, #212]	; (8002624 <HAL_GPIO_Init+0x304>)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	089b      	lsrs	r3, r3, #2
 8002552:	3302      	adds	r3, #2
 8002554:	69ba      	ldr	r2, [r7, #24]
 8002556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800255a:	4b3a      	ldr	r3, [pc, #232]	; (8002644 <HAL_GPIO_Init+0x324>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002560:	693b      	ldr	r3, [r7, #16]
 8002562:	43db      	mvns	r3, r3
 8002564:	69ba      	ldr	r2, [r7, #24]
 8002566:	4013      	ands	r3, r2
 8002568:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d003      	beq.n	800257e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002576:	69ba      	ldr	r2, [r7, #24]
 8002578:	693b      	ldr	r3, [r7, #16]
 800257a:	4313      	orrs	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800257e:	4a31      	ldr	r2, [pc, #196]	; (8002644 <HAL_GPIO_Init+0x324>)
 8002580:	69bb      	ldr	r3, [r7, #24]
 8002582:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002584:	4b2f      	ldr	r3, [pc, #188]	; (8002644 <HAL_GPIO_Init+0x324>)
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800258a:	693b      	ldr	r3, [r7, #16]
 800258c:	43db      	mvns	r3, r3
 800258e:	69ba      	ldr	r2, [r7, #24]
 8002590:	4013      	ands	r3, r2
 8002592:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d003      	beq.n	80025a8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80025a0:	69ba      	ldr	r2, [r7, #24]
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	4313      	orrs	r3, r2
 80025a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80025a8:	4a26      	ldr	r2, [pc, #152]	; (8002644 <HAL_GPIO_Init+0x324>)
 80025aa:	69bb      	ldr	r3, [r7, #24]
 80025ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025ae:	4b25      	ldr	r3, [pc, #148]	; (8002644 <HAL_GPIO_Init+0x324>)
 80025b0:	689b      	ldr	r3, [r3, #8]
 80025b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025b4:	693b      	ldr	r3, [r7, #16]
 80025b6:	43db      	mvns	r3, r3
 80025b8:	69ba      	ldr	r2, [r7, #24]
 80025ba:	4013      	ands	r3, r2
 80025bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	685b      	ldr	r3, [r3, #4]
 80025c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d003      	beq.n	80025d2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80025ca:	69ba      	ldr	r2, [r7, #24]
 80025cc:	693b      	ldr	r3, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80025d2:	4a1c      	ldr	r2, [pc, #112]	; (8002644 <HAL_GPIO_Init+0x324>)
 80025d4:	69bb      	ldr	r3, [r7, #24]
 80025d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80025d8:	4b1a      	ldr	r3, [pc, #104]	; (8002644 <HAL_GPIO_Init+0x324>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80025de:	693b      	ldr	r3, [r7, #16]
 80025e0:	43db      	mvns	r3, r3
 80025e2:	69ba      	ldr	r2, [r7, #24]
 80025e4:	4013      	ands	r3, r2
 80025e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d003      	beq.n	80025fc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80025f4:	69ba      	ldr	r2, [r7, #24]
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	4313      	orrs	r3, r2
 80025fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80025fc:	4a11      	ldr	r2, [pc, #68]	; (8002644 <HAL_GPIO_Init+0x324>)
 80025fe:	69bb      	ldr	r3, [r7, #24]
 8002600:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002602:	69fb      	ldr	r3, [r7, #28]
 8002604:	3301      	adds	r3, #1
 8002606:	61fb      	str	r3, [r7, #28]
 8002608:	69fb      	ldr	r3, [r7, #28]
 800260a:	2b0f      	cmp	r3, #15
 800260c:	f67f ae96 	bls.w	800233c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002610:	bf00      	nop
 8002612:	bf00      	nop
 8002614:	3724      	adds	r7, #36	; 0x24
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr
 800261e:	bf00      	nop
 8002620:	40023800 	.word	0x40023800
 8002624:	40013800 	.word	0x40013800
 8002628:	40020000 	.word	0x40020000
 800262c:	40020400 	.word	0x40020400
 8002630:	40020800 	.word	0x40020800
 8002634:	40020c00 	.word	0x40020c00
 8002638:	40021000 	.word	0x40021000
 800263c:	40021400 	.word	0x40021400
 8002640:	40021800 	.word	0x40021800
 8002644:	40013c00 	.word	0x40013c00

08002648 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b084      	sub	sp, #16
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	2b00      	cmp	r3, #0
 8002654:	d101      	bne.n	800265a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002656:	2301      	movs	r3, #1
 8002658:	e12b      	b.n	80028b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d106      	bne.n	8002674 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800266e:	6878      	ldr	r0, [r7, #4]
 8002670:	f7fe fefe 	bl	8001470 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2224      	movs	r2, #36	; 0x24
 8002678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	681a      	ldr	r2, [r3, #0]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f022 0201 	bic.w	r2, r2, #1
 800268a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800269a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026ac:	f001 f9ac 	bl	8003a08 <HAL_RCC_GetPCLK1Freq>
 80026b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	685b      	ldr	r3, [r3, #4]
 80026b6:	4a81      	ldr	r2, [pc, #516]	; (80028bc <HAL_I2C_Init+0x274>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d807      	bhi.n	80026cc <HAL_I2C_Init+0x84>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	4a80      	ldr	r2, [pc, #512]	; (80028c0 <HAL_I2C_Init+0x278>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	bf94      	ite	ls
 80026c4:	2301      	movls	r3, #1
 80026c6:	2300      	movhi	r3, #0
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	e006      	b.n	80026da <HAL_I2C_Init+0x92>
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	4a7d      	ldr	r2, [pc, #500]	; (80028c4 <HAL_I2C_Init+0x27c>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	bf94      	ite	ls
 80026d4:	2301      	movls	r3, #1
 80026d6:	2300      	movhi	r3, #0
 80026d8:	b2db      	uxtb	r3, r3
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d001      	beq.n	80026e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e0e7      	b.n	80028b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	4a78      	ldr	r2, [pc, #480]	; (80028c8 <HAL_I2C_Init+0x280>)
 80026e6:	fba2 2303 	umull	r2, r3, r2, r3
 80026ea:	0c9b      	lsrs	r3, r3, #18
 80026ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	685b      	ldr	r3, [r3, #4]
 80026f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68ba      	ldr	r2, [r7, #8]
 80026fe:	430a      	orrs	r2, r1
 8002700:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	6a1b      	ldr	r3, [r3, #32]
 8002708:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	4a6a      	ldr	r2, [pc, #424]	; (80028bc <HAL_I2C_Init+0x274>)
 8002712:	4293      	cmp	r3, r2
 8002714:	d802      	bhi.n	800271c <HAL_I2C_Init+0xd4>
 8002716:	68bb      	ldr	r3, [r7, #8]
 8002718:	3301      	adds	r3, #1
 800271a:	e009      	b.n	8002730 <HAL_I2C_Init+0xe8>
 800271c:	68bb      	ldr	r3, [r7, #8]
 800271e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	4a69      	ldr	r2, [pc, #420]	; (80028cc <HAL_I2C_Init+0x284>)
 8002728:	fba2 2303 	umull	r2, r3, r2, r3
 800272c:	099b      	lsrs	r3, r3, #6
 800272e:	3301      	adds	r3, #1
 8002730:	687a      	ldr	r2, [r7, #4]
 8002732:	6812      	ldr	r2, [r2, #0]
 8002734:	430b      	orrs	r3, r1
 8002736:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	69db      	ldr	r3, [r3, #28]
 800273e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002742:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	495c      	ldr	r1, [pc, #368]	; (80028bc <HAL_I2C_Init+0x274>)
 800274c:	428b      	cmp	r3, r1
 800274e:	d819      	bhi.n	8002784 <HAL_I2C_Init+0x13c>
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	1e59      	subs	r1, r3, #1
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	685b      	ldr	r3, [r3, #4]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	fbb1 f3f3 	udiv	r3, r1, r3
 800275e:	1c59      	adds	r1, r3, #1
 8002760:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002764:	400b      	ands	r3, r1
 8002766:	2b00      	cmp	r3, #0
 8002768:	d00a      	beq.n	8002780 <HAL_I2C_Init+0x138>
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	1e59      	subs	r1, r3, #1
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	685b      	ldr	r3, [r3, #4]
 8002772:	005b      	lsls	r3, r3, #1
 8002774:	fbb1 f3f3 	udiv	r3, r1, r3
 8002778:	3301      	adds	r3, #1
 800277a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800277e:	e051      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 8002780:	2304      	movs	r3, #4
 8002782:	e04f      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d111      	bne.n	80027b0 <HAL_I2C_Init+0x168>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	1e58      	subs	r0, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6859      	ldr	r1, [r3, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	440b      	add	r3, r1
 800279a:	fbb0 f3f3 	udiv	r3, r0, r3
 800279e:	3301      	adds	r3, #1
 80027a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	bf0c      	ite	eq
 80027a8:	2301      	moveq	r3, #1
 80027aa:	2300      	movne	r3, #0
 80027ac:	b2db      	uxtb	r3, r3
 80027ae:	e012      	b.n	80027d6 <HAL_I2C_Init+0x18e>
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	1e58      	subs	r0, r3, #1
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6859      	ldr	r1, [r3, #4]
 80027b8:	460b      	mov	r3, r1
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	0099      	lsls	r1, r3, #2
 80027c0:	440b      	add	r3, r1
 80027c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80027c6:	3301      	adds	r3, #1
 80027c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	bf0c      	ite	eq
 80027d0:	2301      	moveq	r3, #1
 80027d2:	2300      	movne	r3, #0
 80027d4:	b2db      	uxtb	r3, r3
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d001      	beq.n	80027de <HAL_I2C_Init+0x196>
 80027da:	2301      	movs	r3, #1
 80027dc:	e022      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	689b      	ldr	r3, [r3, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d10e      	bne.n	8002804 <HAL_I2C_Init+0x1bc>
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	1e58      	subs	r0, r3, #1
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6859      	ldr	r1, [r3, #4]
 80027ee:	460b      	mov	r3, r1
 80027f0:	005b      	lsls	r3, r3, #1
 80027f2:	440b      	add	r3, r1
 80027f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80027f8:	3301      	adds	r3, #1
 80027fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002802:	e00f      	b.n	8002824 <HAL_I2C_Init+0x1dc>
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	1e58      	subs	r0, r3, #1
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6859      	ldr	r1, [r3, #4]
 800280c:	460b      	mov	r3, r1
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	0099      	lsls	r1, r3, #2
 8002814:	440b      	add	r3, r1
 8002816:	fbb0 f3f3 	udiv	r3, r0, r3
 800281a:	3301      	adds	r3, #1
 800281c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002820:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002824:	6879      	ldr	r1, [r7, #4]
 8002826:	6809      	ldr	r1, [r1, #0]
 8002828:	4313      	orrs	r3, r2
 800282a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	69da      	ldr	r2, [r3, #28]
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	431a      	orrs	r2, r3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	430a      	orrs	r2, r1
 8002846:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	689b      	ldr	r3, [r3, #8]
 800284e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002852:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	6911      	ldr	r1, [r2, #16]
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68d2      	ldr	r2, [r2, #12]
 800285e:	4311      	orrs	r1, r2
 8002860:	687a      	ldr	r2, [r7, #4]
 8002862:	6812      	ldr	r2, [r2, #0]
 8002864:	430b      	orrs	r3, r1
 8002866:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	68db      	ldr	r3, [r3, #12]
 800286e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	695a      	ldr	r2, [r3, #20]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	431a      	orrs	r2, r3
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	430a      	orrs	r2, r1
 8002882:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0201 	orr.w	r2, r2, #1
 8002892:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2220      	movs	r2, #32
 800289e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2200      	movs	r2, #0
 80028ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3710      	adds	r7, #16
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bd80      	pop	{r7, pc}
 80028ba:	bf00      	nop
 80028bc:	000186a0 	.word	0x000186a0
 80028c0:	001e847f 	.word	0x001e847f
 80028c4:	003d08ff 	.word	0x003d08ff
 80028c8:	431bde83 	.word	0x431bde83
 80028cc:	10624dd3 	.word	0x10624dd3

080028d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af02      	add	r7, sp, #8
 80028d6:	60f8      	str	r0, [r7, #12]
 80028d8:	4608      	mov	r0, r1
 80028da:	4611      	mov	r1, r2
 80028dc:	461a      	mov	r2, r3
 80028de:	4603      	mov	r3, r0
 80028e0:	817b      	strh	r3, [r7, #10]
 80028e2:	460b      	mov	r3, r1
 80028e4:	813b      	strh	r3, [r7, #8]
 80028e6:	4613      	mov	r3, r2
 80028e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80028ea:	f7ff f867 	bl	80019bc <HAL_GetTick>
 80028ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028f6:	b2db      	uxtb	r3, r3
 80028f8:	2b20      	cmp	r3, #32
 80028fa:	f040 80d9 	bne.w	8002ab0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028fe:	697b      	ldr	r3, [r7, #20]
 8002900:	9300      	str	r3, [sp, #0]
 8002902:	2319      	movs	r3, #25
 8002904:	2201      	movs	r2, #1
 8002906:	496d      	ldr	r1, [pc, #436]	; (8002abc <HAL_I2C_Mem_Write+0x1ec>)
 8002908:	68f8      	ldr	r0, [r7, #12]
 800290a:	f000 fdad 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 800290e:	4603      	mov	r3, r0
 8002910:	2b00      	cmp	r3, #0
 8002912:	d001      	beq.n	8002918 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002914:	2302      	movs	r3, #2
 8002916:	e0cc      	b.n	8002ab2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800291e:	2b01      	cmp	r3, #1
 8002920:	d101      	bne.n	8002926 <HAL_I2C_Mem_Write+0x56>
 8002922:	2302      	movs	r3, #2
 8002924:	e0c5      	b.n	8002ab2 <HAL_I2C_Mem_Write+0x1e2>
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2201      	movs	r2, #1
 800292a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0301 	and.w	r3, r3, #1
 8002938:	2b01      	cmp	r3, #1
 800293a:	d007      	beq.n	800294c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f042 0201 	orr.w	r2, r2, #1
 800294a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800295a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2221      	movs	r2, #33	; 0x21
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2240      	movs	r2, #64	; 0x40
 8002968:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2200      	movs	r2, #0
 8002970:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6a3a      	ldr	r2, [r7, #32]
 8002976:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800297c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002982:	b29a      	uxth	r2, r3
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	4a4d      	ldr	r2, [pc, #308]	; (8002ac0 <HAL_I2C_Mem_Write+0x1f0>)
 800298c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800298e:	88f8      	ldrh	r0, [r7, #6]
 8002990:	893a      	ldrh	r2, [r7, #8]
 8002992:	8979      	ldrh	r1, [r7, #10]
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	9301      	str	r3, [sp, #4]
 8002998:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800299a:	9300      	str	r3, [sp, #0]
 800299c:	4603      	mov	r3, r0
 800299e:	68f8      	ldr	r0, [r7, #12]
 80029a0:	f000 fbe4 	bl	800316c <I2C_RequestMemoryWrite>
 80029a4:	4603      	mov	r3, r0
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d052      	beq.n	8002a50 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e081      	b.n	8002ab2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029ae:	697a      	ldr	r2, [r7, #20]
 80029b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	f000 fe2e 	bl	8003614 <I2C_WaitOnTXEFlagUntilTimeout>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d00d      	beq.n	80029da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029c2:	2b04      	cmp	r3, #4
 80029c4:	d107      	bne.n	80029d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80029d6:	2301      	movs	r3, #1
 80029d8:	e06b      	b.n	8002ab2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029de:	781a      	ldrb	r2, [r3, #0]
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029ea:	1c5a      	adds	r2, r3, #1
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	695b      	ldr	r3, [r3, #20]
 8002a10:	f003 0304 	and.w	r3, r3, #4
 8002a14:	2b04      	cmp	r3, #4
 8002a16:	d11b      	bne.n	8002a50 <HAL_I2C_Mem_Write+0x180>
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d017      	beq.n	8002a50 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a24:	781a      	ldrb	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a30:	1c5a      	adds	r2, r3, #1
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a3a:	3b01      	subs	r3, #1
 8002a3c:	b29a      	uxth	r2, r3
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	3b01      	subs	r3, #1
 8002a4a:	b29a      	uxth	r2, r3
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d1aa      	bne.n	80029ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f000 fe1a 	bl	8003696 <I2C_WaitOnBTFFlagUntilTimeout>
 8002a62:	4603      	mov	r3, r0
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d00d      	beq.n	8002a84 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a6c:	2b04      	cmp	r3, #4
 8002a6e:	d107      	bne.n	8002a80 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681a      	ldr	r2, [r3, #0]
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a7e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002a80:	2301      	movs	r3, #1
 8002a82:	e016      	b.n	8002ab2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	2220      	movs	r2, #32
 8002a98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002aac:	2300      	movs	r3, #0
 8002aae:	e000      	b.n	8002ab2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ab0:	2302      	movs	r3, #2
  }
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3718      	adds	r7, #24
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}
 8002aba:	bf00      	nop
 8002abc:	00100002 	.word	0x00100002
 8002ac0:	ffff0000 	.word	0xffff0000

08002ac4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b08c      	sub	sp, #48	; 0x30
 8002ac8:	af02      	add	r7, sp, #8
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	4608      	mov	r0, r1
 8002ace:	4611      	mov	r1, r2
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	817b      	strh	r3, [r7, #10]
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	813b      	strh	r3, [r7, #8]
 8002ada:	4613      	mov	r3, r2
 8002adc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ade:	f7fe ff6d 	bl	80019bc <HAL_GetTick>
 8002ae2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b20      	cmp	r3, #32
 8002aee:	f040 8208 	bne.w	8002f02 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002af4:	9300      	str	r3, [sp, #0]
 8002af6:	2319      	movs	r3, #25
 8002af8:	2201      	movs	r2, #1
 8002afa:	497b      	ldr	r1, [pc, #492]	; (8002ce8 <HAL_I2C_Mem_Read+0x224>)
 8002afc:	68f8      	ldr	r0, [r7, #12]
 8002afe:	f000 fcb3 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002b08:	2302      	movs	r3, #2
 8002b0a:	e1fb      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d101      	bne.n	8002b1a <HAL_I2C_Mem_Read+0x56>
 8002b16:	2302      	movs	r3, #2
 8002b18:	e1f4      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	2201      	movs	r2, #1
 8002b1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b01      	cmp	r3, #1
 8002b2e:	d007      	beq.n	8002b40 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	681a      	ldr	r2, [r3, #0]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f042 0201 	orr.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b4e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	2222      	movs	r2, #34	; 0x22
 8002b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2240      	movs	r2, #64	; 0x40
 8002b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b6a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002b70:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b76:	b29a      	uxth	r2, r3
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	4a5b      	ldr	r2, [pc, #364]	; (8002cec <HAL_I2C_Mem_Read+0x228>)
 8002b80:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b82:	88f8      	ldrh	r0, [r7, #6]
 8002b84:	893a      	ldrh	r2, [r7, #8]
 8002b86:	8979      	ldrh	r1, [r7, #10]
 8002b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b8a:	9301      	str	r3, [sp, #4]
 8002b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b8e:	9300      	str	r3, [sp, #0]
 8002b90:	4603      	mov	r3, r0
 8002b92:	68f8      	ldr	r0, [r7, #12]
 8002b94:	f000 fb80 	bl	8003298 <I2C_RequestMemoryRead>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
 8002ba0:	e1b0      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d113      	bne.n	8002bd2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002baa:	2300      	movs	r3, #0
 8002bac:	623b      	str	r3, [r7, #32]
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	695b      	ldr	r3, [r3, #20]
 8002bb4:	623b      	str	r3, [r7, #32]
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	699b      	ldr	r3, [r3, #24]
 8002bbc:	623b      	str	r3, [r7, #32]
 8002bbe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002bce:	601a      	str	r2, [r3, #0]
 8002bd0:	e184      	b.n	8002edc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bd6:	2b01      	cmp	r3, #1
 8002bd8:	d11b      	bne.n	8002c12 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	681a      	ldr	r2, [r3, #0]
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002be8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	695b      	ldr	r3, [r3, #20]
 8002bf4:	61fb      	str	r3, [r7, #28]
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	699b      	ldr	r3, [r3, #24]
 8002bfc:	61fb      	str	r3, [r7, #28]
 8002bfe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c0e:	601a      	str	r2, [r3, #0]
 8002c10:	e164      	b.n	8002edc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d11b      	bne.n	8002c52 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681a      	ldr	r2, [r3, #0]
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c28:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	681a      	ldr	r2, [r3, #0]
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002c38:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	61bb      	str	r3, [r7, #24]
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	695b      	ldr	r3, [r3, #20]
 8002c44:	61bb      	str	r3, [r7, #24]
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	699b      	ldr	r3, [r3, #24]
 8002c4c:	61bb      	str	r3, [r7, #24]
 8002c4e:	69bb      	ldr	r3, [r7, #24]
 8002c50:	e144      	b.n	8002edc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002c52:	2300      	movs	r3, #0
 8002c54:	617b      	str	r3, [r7, #20]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	695b      	ldr	r3, [r3, #20]
 8002c5c:	617b      	str	r3, [r7, #20]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	699b      	ldr	r3, [r3, #24]
 8002c64:	617b      	str	r3, [r7, #20]
 8002c66:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002c68:	e138      	b.n	8002edc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c6e:	2b03      	cmp	r3, #3
 8002c70:	f200 80f1 	bhi.w	8002e56 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d123      	bne.n	8002cc4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c7e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002c80:	68f8      	ldr	r0, [r7, #12]
 8002c82:	f000 fd49 	bl	8003718 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c86:	4603      	mov	r3, r0
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d001      	beq.n	8002c90 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	e139      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	691a      	ldr	r2, [r3, #16]
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9a:	b2d2      	uxtb	r2, r2
 8002c9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca2:	1c5a      	adds	r2, r3, #1
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b29a      	uxth	r2, r3
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cb8:	b29b      	uxth	r3, r3
 8002cba:	3b01      	subs	r3, #1
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002cc2:	e10b      	b.n	8002edc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cc8:	2b02      	cmp	r3, #2
 8002cca:	d14e      	bne.n	8002d6a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002cd2:	2200      	movs	r2, #0
 8002cd4:	4906      	ldr	r1, [pc, #24]	; (8002cf0 <HAL_I2C_Mem_Read+0x22c>)
 8002cd6:	68f8      	ldr	r0, [r7, #12]
 8002cd8:	f000 fbc6 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d008      	beq.n	8002cf4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002ce2:	2301      	movs	r3, #1
 8002ce4:	e10e      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
 8002ce6:	bf00      	nop
 8002ce8:	00100002 	.word	0x00100002
 8002cec:	ffff0000 	.word	0xffff0000
 8002cf0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	681a      	ldr	r2, [r3, #0]
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d02:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	691a      	ldr	r2, [r3, #16]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d0e:	b2d2      	uxtb	r2, r2
 8002d10:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d16:	1c5a      	adds	r2, r3, #1
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d20:	3b01      	subs	r3, #1
 8002d22:	b29a      	uxth	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d2c:	b29b      	uxth	r3, r3
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	b29a      	uxth	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	691a      	ldr	r2, [r3, #16]
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d40:	b2d2      	uxtb	r2, r2
 8002d42:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d48:	1c5a      	adds	r2, r3, #1
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d52:	3b01      	subs	r3, #1
 8002d54:	b29a      	uxth	r2, r3
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	3b01      	subs	r3, #1
 8002d62:	b29a      	uxth	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002d68:	e0b8      	b.n	8002edc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d70:	2200      	movs	r2, #0
 8002d72:	4966      	ldr	r1, [pc, #408]	; (8002f0c <HAL_I2C_Mem_Read+0x448>)
 8002d74:	68f8      	ldr	r0, [r7, #12]
 8002d76:	f000 fb77 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d001      	beq.n	8002d84 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e0bf      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	681a      	ldr	r2, [r3, #0]
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	691a      	ldr	r2, [r3, #16]
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9e:	b2d2      	uxtb	r2, r2
 8002da0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da6:	1c5a      	adds	r2, r3, #1
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	b29a      	uxth	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc8:	9300      	str	r3, [sp, #0]
 8002dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dcc:	2200      	movs	r2, #0
 8002dce:	494f      	ldr	r1, [pc, #316]	; (8002f0c <HAL_I2C_Mem_Read+0x448>)
 8002dd0:	68f8      	ldr	r0, [r7, #12]
 8002dd2:	f000 fb49 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	e091      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002dee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	691a      	ldr	r2, [r3, #16]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	b2d2      	uxtb	r2, r2
 8002dfc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e02:	1c5a      	adds	r2, r3, #1
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e0c:	3b01      	subs	r3, #1
 8002e0e:	b29a      	uxth	r2, r3
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e18:	b29b      	uxth	r3, r3
 8002e1a:	3b01      	subs	r3, #1
 8002e1c:	b29a      	uxth	r2, r3
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	691a      	ldr	r2, [r3, #16]
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	b2d2      	uxtb	r2, r2
 8002e2e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e34:	1c5a      	adds	r2, r3, #1
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002e54:	e042      	b.n	8002edc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e58:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002e5a:	68f8      	ldr	r0, [r7, #12]
 8002e5c:	f000 fc5c 	bl	8003718 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e04c      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	691a      	ldr	r2, [r3, #16]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e74:	b2d2      	uxtb	r2, r2
 8002e76:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e7c:	1c5a      	adds	r2, r3, #1
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e86:	3b01      	subs	r3, #1
 8002e88:	b29a      	uxth	r2, r3
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e92:	b29b      	uxth	r3, r3
 8002e94:	3b01      	subs	r3, #1
 8002e96:	b29a      	uxth	r2, r3
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	695b      	ldr	r3, [r3, #20]
 8002ea2:	f003 0304 	and.w	r3, r3, #4
 8002ea6:	2b04      	cmp	r3, #4
 8002ea8:	d118      	bne.n	8002edc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	691a      	ldr	r2, [r3, #16]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eb4:	b2d2      	uxtb	r2, r2
 8002eb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ebc:	1c5a      	adds	r2, r3, #1
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ec6:	3b01      	subs	r3, #1
 8002ec8:	b29a      	uxth	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	3b01      	subs	r3, #1
 8002ed6:	b29a      	uxth	r2, r3
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	f47f aec2 	bne.w	8002c6a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2220      	movs	r2, #32
 8002eea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002efe:	2300      	movs	r3, #0
 8002f00:	e000      	b.n	8002f04 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002f02:	2302      	movs	r3, #2
  }
}
 8002f04:	4618      	mov	r0, r3
 8002f06:	3728      	adds	r7, #40	; 0x28
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	00010004 	.word	0x00010004

08002f10 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b08a      	sub	sp, #40	; 0x28
 8002f14:	af02      	add	r7, sp, #8
 8002f16:	60f8      	str	r0, [r7, #12]
 8002f18:	607a      	str	r2, [r7, #4]
 8002f1a:	603b      	str	r3, [r7, #0]
 8002f1c:	460b      	mov	r3, r1
 8002f1e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002f20:	f7fe fd4c 	bl	80019bc <HAL_GetTick>
 8002f24:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8002f26:	2301      	movs	r3, #1
 8002f28:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f30:	b2db      	uxtb	r3, r3
 8002f32:	2b20      	cmp	r3, #32
 8002f34:	f040 8111 	bne.w	800315a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	9300      	str	r3, [sp, #0]
 8002f3c:	2319      	movs	r3, #25
 8002f3e:	2201      	movs	r2, #1
 8002f40:	4988      	ldr	r1, [pc, #544]	; (8003164 <HAL_I2C_IsDeviceReady+0x254>)
 8002f42:	68f8      	ldr	r0, [r7, #12]
 8002f44:	f000 fa90 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 8002f48:	4603      	mov	r3, r0
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d001      	beq.n	8002f52 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002f4e:	2302      	movs	r3, #2
 8002f50:	e104      	b.n	800315c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f58:	2b01      	cmp	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <HAL_I2C_IsDeviceReady+0x50>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e0fd      	b.n	800315c <HAL_I2C_IsDeviceReady+0x24c>
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2201      	movs	r2, #1
 8002f64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f003 0301 	and.w	r3, r3, #1
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d007      	beq.n	8002f86 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f042 0201 	orr.w	r2, r2, #1
 8002f84:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	681a      	ldr	r2, [r3, #0]
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f94:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2224      	movs	r2, #36	; 0x24
 8002f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	4a70      	ldr	r2, [pc, #448]	; (8003168 <HAL_I2C_IsDeviceReady+0x258>)
 8002fa8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	681a      	ldr	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002fb8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	9300      	str	r3, [sp, #0]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	2200      	movs	r2, #0
 8002fc2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 fa4e 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00d      	beq.n	8002fee <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002fe0:	d103      	bne.n	8002fea <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002fe8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e0b6      	b.n	800315c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002fee:	897b      	ldrh	r3, [r7, #10]
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002ffc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002ffe:	f7fe fcdd 	bl	80019bc <HAL_GetTick>
 8003002:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	695b      	ldr	r3, [r3, #20]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b02      	cmp	r3, #2
 8003010:	bf0c      	ite	eq
 8003012:	2301      	moveq	r3, #1
 8003014:	2300      	movne	r3, #0
 8003016:	b2db      	uxtb	r3, r3
 8003018:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003024:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003028:	bf0c      	ite	eq
 800302a:	2301      	moveq	r3, #1
 800302c:	2300      	movne	r3, #0
 800302e:	b2db      	uxtb	r3, r3
 8003030:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003032:	e025      	b.n	8003080 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003034:	f7fe fcc2 	bl	80019bc <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	69fb      	ldr	r3, [r7, #28]
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	683a      	ldr	r2, [r7, #0]
 8003040:	429a      	cmp	r2, r3
 8003042:	d302      	bcc.n	800304a <HAL_I2C_IsDeviceReady+0x13a>
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d103      	bne.n	8003052 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	22a0      	movs	r2, #160	; 0xa0
 800304e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	695b      	ldr	r3, [r3, #20]
 8003058:	f003 0302 	and.w	r3, r3, #2
 800305c:	2b02      	cmp	r3, #2
 800305e:	bf0c      	ite	eq
 8003060:	2301      	moveq	r3, #1
 8003062:	2300      	movne	r3, #0
 8003064:	b2db      	uxtb	r3, r3
 8003066:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	695b      	ldr	r3, [r3, #20]
 800306e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003072:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003076:	bf0c      	ite	eq
 8003078:	2301      	moveq	r3, #1
 800307a:	2300      	movne	r3, #0
 800307c:	b2db      	uxtb	r3, r3
 800307e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003086:	b2db      	uxtb	r3, r3
 8003088:	2ba0      	cmp	r3, #160	; 0xa0
 800308a:	d005      	beq.n	8003098 <HAL_I2C_IsDeviceReady+0x188>
 800308c:	7dfb      	ldrb	r3, [r7, #23]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d102      	bne.n	8003098 <HAL_I2C_IsDeviceReady+0x188>
 8003092:	7dbb      	ldrb	r3, [r7, #22]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d0cd      	beq.n	8003034 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	2220      	movs	r2, #32
 800309c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	695b      	ldr	r3, [r3, #20]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b02      	cmp	r3, #2
 80030ac:	d129      	bne.n	8003102 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030bc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030be:	2300      	movs	r3, #0
 80030c0:	613b      	str	r3, [r7, #16]
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	695b      	ldr	r3, [r3, #20]
 80030c8:	613b      	str	r3, [r7, #16]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	613b      	str	r3, [r7, #16]
 80030d2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030d4:	69fb      	ldr	r3, [r7, #28]
 80030d6:	9300      	str	r3, [sp, #0]
 80030d8:	2319      	movs	r3, #25
 80030da:	2201      	movs	r2, #1
 80030dc:	4921      	ldr	r1, [pc, #132]	; (8003164 <HAL_I2C_IsDeviceReady+0x254>)
 80030de:	68f8      	ldr	r0, [r7, #12]
 80030e0:	f000 f9c2 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d001      	beq.n	80030ee <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80030ea:	2301      	movs	r3, #1
 80030ec:	e036      	b.n	800315c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2220      	movs	r2, #32
 80030f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80030fe:	2300      	movs	r3, #0
 8003100:	e02c      	b.n	800315c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003110:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800311a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800311c:	69fb      	ldr	r3, [r7, #28]
 800311e:	9300      	str	r3, [sp, #0]
 8003120:	2319      	movs	r3, #25
 8003122:	2201      	movs	r2, #1
 8003124:	490f      	ldr	r1, [pc, #60]	; (8003164 <HAL_I2C_IsDeviceReady+0x254>)
 8003126:	68f8      	ldr	r0, [r7, #12]
 8003128:	f000 f99e 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 800312c:	4603      	mov	r3, r0
 800312e:	2b00      	cmp	r3, #0
 8003130:	d001      	beq.n	8003136 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003132:	2301      	movs	r3, #1
 8003134:	e012      	b.n	800315c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003136:	69bb      	ldr	r3, [r7, #24]
 8003138:	3301      	adds	r3, #1
 800313a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	429a      	cmp	r2, r3
 8003142:	f4ff af32 	bcc.w	8002faa <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	2220      	movs	r2, #32
 800314a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	2200      	movs	r2, #0
 8003152:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e000      	b.n	800315c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800315a:	2302      	movs	r3, #2
  }
}
 800315c:	4618      	mov	r0, r3
 800315e:	3720      	adds	r7, #32
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	00100002 	.word	0x00100002
 8003168:	ffff0000 	.word	0xffff0000

0800316c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800316c:	b580      	push	{r7, lr}
 800316e:	b088      	sub	sp, #32
 8003170:	af02      	add	r7, sp, #8
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	4608      	mov	r0, r1
 8003176:	4611      	mov	r1, r2
 8003178:	461a      	mov	r2, r3
 800317a:	4603      	mov	r3, r0
 800317c:	817b      	strh	r3, [r7, #10]
 800317e:	460b      	mov	r3, r1
 8003180:	813b      	strh	r3, [r7, #8]
 8003182:	4613      	mov	r3, r2
 8003184:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003194:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003196:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003198:	9300      	str	r3, [sp, #0]
 800319a:	6a3b      	ldr	r3, [r7, #32]
 800319c:	2200      	movs	r2, #0
 800319e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 f960 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00d      	beq.n	80031ca <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80031bc:	d103      	bne.n	80031c6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031c4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80031c6:	2303      	movs	r3, #3
 80031c8:	e05f      	b.n	800328a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80031ca:	897b      	ldrh	r3, [r7, #10]
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	461a      	mov	r2, r3
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80031d8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80031da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031dc:	6a3a      	ldr	r2, [r7, #32]
 80031de:	492d      	ldr	r1, [pc, #180]	; (8003294 <I2C_RequestMemoryWrite+0x128>)
 80031e0:	68f8      	ldr	r0, [r7, #12]
 80031e2:	f000 f998 	bl	8003516 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d001      	beq.n	80031f0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80031ec:	2301      	movs	r3, #1
 80031ee:	e04c      	b.n	800328a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031f0:	2300      	movs	r3, #0
 80031f2:	617b      	str	r3, [r7, #20]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	617b      	str	r3, [r7, #20]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	699b      	ldr	r3, [r3, #24]
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003206:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003208:	6a39      	ldr	r1, [r7, #32]
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 fa02 	bl	8003614 <I2C_WaitOnTXEFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00d      	beq.n	8003232 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	2b04      	cmp	r3, #4
 800321c:	d107      	bne.n	800322e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800322c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e02b      	b.n	800328a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003232:	88fb      	ldrh	r3, [r7, #6]
 8003234:	2b01      	cmp	r3, #1
 8003236:	d105      	bne.n	8003244 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003238:	893b      	ldrh	r3, [r7, #8]
 800323a:	b2da      	uxtb	r2, r3
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	611a      	str	r2, [r3, #16]
 8003242:	e021      	b.n	8003288 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003244:	893b      	ldrh	r3, [r7, #8]
 8003246:	0a1b      	lsrs	r3, r3, #8
 8003248:	b29b      	uxth	r3, r3
 800324a:	b2da      	uxtb	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003252:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003254:	6a39      	ldr	r1, [r7, #32]
 8003256:	68f8      	ldr	r0, [r7, #12]
 8003258:	f000 f9dc 	bl	8003614 <I2C_WaitOnTXEFlagUntilTimeout>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d00d      	beq.n	800327e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	2b04      	cmp	r3, #4
 8003268:	d107      	bne.n	800327a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003278:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e005      	b.n	800328a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800327e:	893b      	ldrh	r3, [r7, #8]
 8003280:	b2da      	uxtb	r2, r3
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003288:	2300      	movs	r3, #0
}
 800328a:	4618      	mov	r0, r3
 800328c:	3718      	adds	r7, #24
 800328e:	46bd      	mov	sp, r7
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	00010002 	.word	0x00010002

08003298 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b088      	sub	sp, #32
 800329c:	af02      	add	r7, sp, #8
 800329e:	60f8      	str	r0, [r7, #12]
 80032a0:	4608      	mov	r0, r1
 80032a2:	4611      	mov	r1, r2
 80032a4:	461a      	mov	r2, r3
 80032a6:	4603      	mov	r3, r0
 80032a8:	817b      	strh	r3, [r7, #10]
 80032aa:	460b      	mov	r3, r1
 80032ac:	813b      	strh	r3, [r7, #8]
 80032ae:	4613      	mov	r3, r2
 80032b0:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	681a      	ldr	r2, [r3, #0]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80032c0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	681a      	ldr	r2, [r3, #0]
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80032d0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	9300      	str	r3, [sp, #0]
 80032d6:	6a3b      	ldr	r3, [r7, #32]
 80032d8:	2200      	movs	r2, #0
 80032da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80032de:	68f8      	ldr	r0, [r7, #12]
 80032e0:	f000 f8c2 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 80032e4:	4603      	mov	r3, r0
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d00d      	beq.n	8003306 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80032f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80032f8:	d103      	bne.n	8003302 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003300:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e0aa      	b.n	800345c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003306:	897b      	ldrh	r3, [r7, #10]
 8003308:	b2db      	uxtb	r3, r3
 800330a:	461a      	mov	r2, r3
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003314:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003318:	6a3a      	ldr	r2, [r7, #32]
 800331a:	4952      	ldr	r1, [pc, #328]	; (8003464 <I2C_RequestMemoryRead+0x1cc>)
 800331c:	68f8      	ldr	r0, [r7, #12]
 800331e:	f000 f8fa 	bl	8003516 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003322:	4603      	mov	r3, r0
 8003324:	2b00      	cmp	r3, #0
 8003326:	d001      	beq.n	800332c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e097      	b.n	800345c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800332c:	2300      	movs	r3, #0
 800332e:	617b      	str	r3, [r7, #20]
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	617b      	str	r3, [r7, #20]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	699b      	ldr	r3, [r3, #24]
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003342:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003344:	6a39      	ldr	r1, [r7, #32]
 8003346:	68f8      	ldr	r0, [r7, #12]
 8003348:	f000 f964 	bl	8003614 <I2C_WaitOnTXEFlagUntilTimeout>
 800334c:	4603      	mov	r3, r0
 800334e:	2b00      	cmp	r3, #0
 8003350:	d00d      	beq.n	800336e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	2b04      	cmp	r3, #4
 8003358:	d107      	bne.n	800336a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003368:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e076      	b.n	800345c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800336e:	88fb      	ldrh	r3, [r7, #6]
 8003370:	2b01      	cmp	r3, #1
 8003372:	d105      	bne.n	8003380 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003374:	893b      	ldrh	r3, [r7, #8]
 8003376:	b2da      	uxtb	r2, r3
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	611a      	str	r2, [r3, #16]
 800337e:	e021      	b.n	80033c4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003380:	893b      	ldrh	r3, [r7, #8]
 8003382:	0a1b      	lsrs	r3, r3, #8
 8003384:	b29b      	uxth	r3, r3
 8003386:	b2da      	uxtb	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800338e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003390:	6a39      	ldr	r1, [r7, #32]
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 f93e 	bl	8003614 <I2C_WaitOnTXEFlagUntilTimeout>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d00d      	beq.n	80033ba <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a2:	2b04      	cmp	r3, #4
 80033a4:	d107      	bne.n	80033b6 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033b4:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80033b6:	2301      	movs	r3, #1
 80033b8:	e050      	b.n	800345c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80033ba:	893b      	ldrh	r3, [r7, #8]
 80033bc:	b2da      	uxtb	r2, r3
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033c6:	6a39      	ldr	r1, [r7, #32]
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 f923 	bl	8003614 <I2C_WaitOnTXEFlagUntilTimeout>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d00d      	beq.n	80033f0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	2b04      	cmp	r3, #4
 80033da:	d107      	bne.n	80033ec <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ea:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e035      	b.n	800345c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033fe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003402:	9300      	str	r3, [sp, #0]
 8003404:	6a3b      	ldr	r3, [r7, #32]
 8003406:	2200      	movs	r2, #0
 8003408:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800340c:	68f8      	ldr	r0, [r7, #12]
 800340e:	f000 f82b 	bl	8003468 <I2C_WaitOnFlagUntilTimeout>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00d      	beq.n	8003434 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003422:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003426:	d103      	bne.n	8003430 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800342e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003430:	2303      	movs	r3, #3
 8003432:	e013      	b.n	800345c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003434:	897b      	ldrh	r3, [r7, #10]
 8003436:	b2db      	uxtb	r3, r3
 8003438:	f043 0301 	orr.w	r3, r3, #1
 800343c:	b2da      	uxtb	r2, r3
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003446:	6a3a      	ldr	r2, [r7, #32]
 8003448:	4906      	ldr	r1, [pc, #24]	; (8003464 <I2C_RequestMemoryRead+0x1cc>)
 800344a:	68f8      	ldr	r0, [r7, #12]
 800344c:	f000 f863 	bl	8003516 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003450:	4603      	mov	r3, r0
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	4618      	mov	r0, r3
 800345e:	3718      	adds	r7, #24
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}
 8003464:	00010002 	.word	0x00010002

08003468 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b084      	sub	sp, #16
 800346c:	af00      	add	r7, sp, #0
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	60b9      	str	r1, [r7, #8]
 8003472:	603b      	str	r3, [r7, #0]
 8003474:	4613      	mov	r3, r2
 8003476:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003478:	e025      	b.n	80034c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003480:	d021      	beq.n	80034c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003482:	f7fe fa9b 	bl	80019bc <HAL_GetTick>
 8003486:	4602      	mov	r2, r0
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	1ad3      	subs	r3, r2, r3
 800348c:	683a      	ldr	r2, [r7, #0]
 800348e:	429a      	cmp	r2, r3
 8003490:	d302      	bcc.n	8003498 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d116      	bne.n	80034c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2200      	movs	r2, #0
 800349c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2220      	movs	r2, #32
 80034a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2200      	movs	r2, #0
 80034aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b2:	f043 0220 	orr.w	r2, r3, #32
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	2200      	movs	r2, #0
 80034be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	e023      	b.n	800350e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d10d      	bne.n	80034ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	43da      	mvns	r2, r3
 80034d8:	68bb      	ldr	r3, [r7, #8]
 80034da:	4013      	ands	r3, r2
 80034dc:	b29b      	uxth	r3, r3
 80034de:	2b00      	cmp	r3, #0
 80034e0:	bf0c      	ite	eq
 80034e2:	2301      	moveq	r3, #1
 80034e4:	2300      	movne	r3, #0
 80034e6:	b2db      	uxtb	r3, r3
 80034e8:	461a      	mov	r2, r3
 80034ea:	e00c      	b.n	8003506 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	699b      	ldr	r3, [r3, #24]
 80034f2:	43da      	mvns	r2, r3
 80034f4:	68bb      	ldr	r3, [r7, #8]
 80034f6:	4013      	ands	r3, r2
 80034f8:	b29b      	uxth	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	bf0c      	ite	eq
 80034fe:	2301      	moveq	r3, #1
 8003500:	2300      	movne	r3, #0
 8003502:	b2db      	uxtb	r3, r3
 8003504:	461a      	mov	r2, r3
 8003506:	79fb      	ldrb	r3, [r7, #7]
 8003508:	429a      	cmp	r2, r3
 800350a:	d0b6      	beq.n	800347a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	3710      	adds	r7, #16
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	b084      	sub	sp, #16
 800351a:	af00      	add	r7, sp, #0
 800351c:	60f8      	str	r0, [r7, #12]
 800351e:	60b9      	str	r1, [r7, #8]
 8003520:	607a      	str	r2, [r7, #4]
 8003522:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003524:	e051      	b.n	80035ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	695b      	ldr	r3, [r3, #20]
 800352c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003530:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003534:	d123      	bne.n	800357e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	681a      	ldr	r2, [r3, #0]
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003544:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800354e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2200      	movs	r2, #0
 8003554:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	2220      	movs	r2, #32
 800355a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800356a:	f043 0204 	orr.w	r2, r3, #4
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	2200      	movs	r2, #0
 8003576:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800357a:	2301      	movs	r3, #1
 800357c:	e046      	b.n	800360c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003584:	d021      	beq.n	80035ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003586:	f7fe fa19 	bl	80019bc <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	687a      	ldr	r2, [r7, #4]
 8003592:	429a      	cmp	r2, r3
 8003594:	d302      	bcc.n	800359c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d116      	bne.n	80035ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2200      	movs	r2, #0
 80035a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2220      	movs	r2, #32
 80035a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	2200      	movs	r2, #0
 80035ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b6:	f043 0220 	orr.w	r2, r3, #32
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e020      	b.n	800360c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80035ca:	68bb      	ldr	r3, [r7, #8]
 80035cc:	0c1b      	lsrs	r3, r3, #16
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d10c      	bne.n	80035ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	695b      	ldr	r3, [r3, #20]
 80035da:	43da      	mvns	r2, r3
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	4013      	ands	r3, r2
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	bf14      	ite	ne
 80035e6:	2301      	movne	r3, #1
 80035e8:	2300      	moveq	r3, #0
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	e00b      	b.n	8003606 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	699b      	ldr	r3, [r3, #24]
 80035f4:	43da      	mvns	r2, r3
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	4013      	ands	r3, r2
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	bf14      	ite	ne
 8003600:	2301      	movne	r3, #1
 8003602:	2300      	moveq	r3, #0
 8003604:	b2db      	uxtb	r3, r3
 8003606:	2b00      	cmp	r3, #0
 8003608:	d18d      	bne.n	8003526 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3710      	adds	r7, #16
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}

08003614 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003620:	e02d      	b.n	800367e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003622:	68f8      	ldr	r0, [r7, #12]
 8003624:	f000 f8ce 	bl	80037c4 <I2C_IsAcknowledgeFailed>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e02d      	b.n	800368e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003632:	68bb      	ldr	r3, [r7, #8]
 8003634:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003638:	d021      	beq.n	800367e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800363a:	f7fe f9bf 	bl	80019bc <HAL_GetTick>
 800363e:	4602      	mov	r2, r0
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	1ad3      	subs	r3, r2, r3
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	429a      	cmp	r2, r3
 8003648:	d302      	bcc.n	8003650 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800364a:	68bb      	ldr	r3, [r7, #8]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d116      	bne.n	800367e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	2200      	movs	r2, #0
 8003654:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	2220      	movs	r2, #32
 800365a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800366a:	f043 0220 	orr.w	r2, r3, #32
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	2200      	movs	r2, #0
 8003676:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800367a:	2301      	movs	r3, #1
 800367c:	e007      	b.n	800368e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003688:	2b80      	cmp	r3, #128	; 0x80
 800368a:	d1ca      	bne.n	8003622 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800368c:	2300      	movs	r3, #0
}
 800368e:	4618      	mov	r0, r3
 8003690:	3710      	adds	r7, #16
 8003692:	46bd      	mov	sp, r7
 8003694:	bd80      	pop	{r7, pc}

08003696 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003696:	b580      	push	{r7, lr}
 8003698:	b084      	sub	sp, #16
 800369a:	af00      	add	r7, sp, #0
 800369c:	60f8      	str	r0, [r7, #12]
 800369e:	60b9      	str	r1, [r7, #8]
 80036a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80036a2:	e02d      	b.n	8003700 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80036a4:	68f8      	ldr	r0, [r7, #12]
 80036a6:	f000 f88d 	bl	80037c4 <I2C_IsAcknowledgeFailed>
 80036aa:	4603      	mov	r3, r0
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	d001      	beq.n	80036b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80036b0:	2301      	movs	r3, #1
 80036b2:	e02d      	b.n	8003710 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036ba:	d021      	beq.n	8003700 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036bc:	f7fe f97e 	bl	80019bc <HAL_GetTick>
 80036c0:	4602      	mov	r2, r0
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	68ba      	ldr	r2, [r7, #8]
 80036c8:	429a      	cmp	r2, r3
 80036ca:	d302      	bcc.n	80036d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80036cc:	68bb      	ldr	r3, [r7, #8]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d116      	bne.n	8003700 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2200      	movs	r2, #0
 80036d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2220      	movs	r2, #32
 80036dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ec:	f043 0220 	orr.w	r2, r3, #32
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2200      	movs	r2, #0
 80036f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036fc:	2301      	movs	r3, #1
 80036fe:	e007      	b.n	8003710 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	695b      	ldr	r3, [r3, #20]
 8003706:	f003 0304 	and.w	r3, r3, #4
 800370a:	2b04      	cmp	r3, #4
 800370c:	d1ca      	bne.n	80036a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800370e:	2300      	movs	r3, #0
}
 8003710:	4618      	mov	r0, r3
 8003712:	3710      	adds	r7, #16
 8003714:	46bd      	mov	sp, r7
 8003716:	bd80      	pop	{r7, pc}

08003718 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003718:	b580      	push	{r7, lr}
 800371a:	b084      	sub	sp, #16
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003724:	e042      	b.n	80037ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	f003 0310 	and.w	r3, r3, #16
 8003730:	2b10      	cmp	r3, #16
 8003732:	d119      	bne.n	8003768 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f06f 0210 	mvn.w	r2, #16
 800373c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	2200      	movs	r2, #0
 8003742:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	2220      	movs	r2, #32
 8003748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	2200      	movs	r2, #0
 8003760:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e029      	b.n	80037bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003768:	f7fe f928 	bl	80019bc <HAL_GetTick>
 800376c:	4602      	mov	r2, r0
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	1ad3      	subs	r3, r2, r3
 8003772:	68ba      	ldr	r2, [r7, #8]
 8003774:	429a      	cmp	r2, r3
 8003776:	d302      	bcc.n	800377e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003778:	68bb      	ldr	r3, [r7, #8]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d116      	bne.n	80037ac <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2220      	movs	r2, #32
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003798:	f043 0220 	orr.w	r2, r3, #32
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e007      	b.n	80037bc <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	695b      	ldr	r3, [r3, #20]
 80037b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037b6:	2b40      	cmp	r3, #64	; 0x40
 80037b8:	d1b5      	bne.n	8003726 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80037c4:	b480      	push	{r7}
 80037c6:	b083      	sub	sp, #12
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80037d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037da:	d11b      	bne.n	8003814 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2220      	movs	r2, #32
 80037f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2200      	movs	r2, #0
 80037f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003800:	f043 0204 	orr.w	r2, r3, #4
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003810:	2301      	movs	r3, #1
 8003812:	e000      	b.n	8003816 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003814:	2300      	movs	r3, #0
}
 8003816:	4618      	mov	r0, r3
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
	...

08003824 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e0cc      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003838:	4b68      	ldr	r3, [pc, #416]	; (80039dc <HAL_RCC_ClockConfig+0x1b8>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f003 030f 	and.w	r3, r3, #15
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d90c      	bls.n	8003860 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003846:	4b65      	ldr	r3, [pc, #404]	; (80039dc <HAL_RCC_ClockConfig+0x1b8>)
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800384e:	4b63      	ldr	r3, [pc, #396]	; (80039dc <HAL_RCC_ClockConfig+0x1b8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f003 030f 	and.w	r3, r3, #15
 8003856:	683a      	ldr	r2, [r7, #0]
 8003858:	429a      	cmp	r2, r3
 800385a:	d001      	beq.n	8003860 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800385c:	2301      	movs	r3, #1
 800385e:	e0b8      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0302 	and.w	r3, r3, #2
 8003868:	2b00      	cmp	r3, #0
 800386a:	d020      	beq.n	80038ae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	f003 0304 	and.w	r3, r3, #4
 8003874:	2b00      	cmp	r3, #0
 8003876:	d005      	beq.n	8003884 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003878:	4b59      	ldr	r3, [pc, #356]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	4a58      	ldr	r2, [pc, #352]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 800387e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003882:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0308 	and.w	r3, r3, #8
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003890:	4b53      	ldr	r3, [pc, #332]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	4a52      	ldr	r2, [pc, #328]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003896:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800389a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800389c:	4b50      	ldr	r3, [pc, #320]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 800389e:	689b      	ldr	r3, [r3, #8]
 80038a0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	689b      	ldr	r3, [r3, #8]
 80038a8:	494d      	ldr	r1, [pc, #308]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 80038aa:	4313      	orrs	r3, r2
 80038ac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	f003 0301 	and.w	r3, r3, #1
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d044      	beq.n	8003944 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	685b      	ldr	r3, [r3, #4]
 80038be:	2b01      	cmp	r3, #1
 80038c0:	d107      	bne.n	80038d2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038c2:	4b47      	ldr	r3, [pc, #284]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d119      	bne.n	8003902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e07f      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b02      	cmp	r3, #2
 80038d8:	d003      	beq.n	80038e2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038de:	2b03      	cmp	r3, #3
 80038e0:	d107      	bne.n	80038f2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038e2:	4b3f      	ldr	r3, [pc, #252]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d109      	bne.n	8003902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	e06f      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f2:	4b3b      	ldr	r3, [pc, #236]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 0302 	and.w	r3, r3, #2
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d101      	bne.n	8003902 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e067      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003902:	4b37      	ldr	r3, [pc, #220]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003904:	689b      	ldr	r3, [r3, #8]
 8003906:	f023 0203 	bic.w	r2, r3, #3
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	4934      	ldr	r1, [pc, #208]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003910:	4313      	orrs	r3, r2
 8003912:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003914:	f7fe f852 	bl	80019bc <HAL_GetTick>
 8003918:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800391a:	e00a      	b.n	8003932 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800391c:	f7fe f84e 	bl	80019bc <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	f241 3288 	movw	r2, #5000	; 0x1388
 800392a:	4293      	cmp	r3, r2
 800392c:	d901      	bls.n	8003932 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e04f      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003932:	4b2b      	ldr	r3, [pc, #172]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	f003 020c 	and.w	r2, r3, #12
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	009b      	lsls	r3, r3, #2
 8003940:	429a      	cmp	r2, r3
 8003942:	d1eb      	bne.n	800391c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003944:	4b25      	ldr	r3, [pc, #148]	; (80039dc <HAL_RCC_ClockConfig+0x1b8>)
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	f003 030f 	and.w	r3, r3, #15
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d20c      	bcs.n	800396c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003952:	4b22      	ldr	r3, [pc, #136]	; (80039dc <HAL_RCC_ClockConfig+0x1b8>)
 8003954:	683a      	ldr	r2, [r7, #0]
 8003956:	b2d2      	uxtb	r2, r2
 8003958:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800395a:	4b20      	ldr	r3, [pc, #128]	; (80039dc <HAL_RCC_ClockConfig+0x1b8>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 030f 	and.w	r3, r3, #15
 8003962:	683a      	ldr	r2, [r7, #0]
 8003964:	429a      	cmp	r2, r3
 8003966:	d001      	beq.n	800396c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003968:	2301      	movs	r3, #1
 800396a:	e032      	b.n	80039d2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f003 0304 	and.w	r3, r3, #4
 8003974:	2b00      	cmp	r3, #0
 8003976:	d008      	beq.n	800398a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003978:	4b19      	ldr	r3, [pc, #100]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 800397a:	689b      	ldr	r3, [r3, #8]
 800397c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	68db      	ldr	r3, [r3, #12]
 8003984:	4916      	ldr	r1, [pc, #88]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003986:	4313      	orrs	r3, r2
 8003988:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0308 	and.w	r3, r3, #8
 8003992:	2b00      	cmp	r3, #0
 8003994:	d009      	beq.n	80039aa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003996:	4b12      	ldr	r3, [pc, #72]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	691b      	ldr	r3, [r3, #16]
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	490e      	ldr	r1, [pc, #56]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 80039a6:	4313      	orrs	r3, r2
 80039a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80039aa:	f000 f855 	bl	8003a58 <HAL_RCC_GetSysClockFreq>
 80039ae:	4602      	mov	r2, r0
 80039b0:	4b0b      	ldr	r3, [pc, #44]	; (80039e0 <HAL_RCC_ClockConfig+0x1bc>)
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	091b      	lsrs	r3, r3, #4
 80039b6:	f003 030f 	and.w	r3, r3, #15
 80039ba:	490a      	ldr	r1, [pc, #40]	; (80039e4 <HAL_RCC_ClockConfig+0x1c0>)
 80039bc:	5ccb      	ldrb	r3, [r1, r3]
 80039be:	fa22 f303 	lsr.w	r3, r2, r3
 80039c2:	4a09      	ldr	r2, [pc, #36]	; (80039e8 <HAL_RCC_ClockConfig+0x1c4>)
 80039c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80039c6:	4b09      	ldr	r3, [pc, #36]	; (80039ec <HAL_RCC_ClockConfig+0x1c8>)
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	4618      	mov	r0, r3
 80039cc:	f7fd ffb2 	bl	8001934 <HAL_InitTick>

  return HAL_OK;
 80039d0:	2300      	movs	r3, #0
}
 80039d2:	4618      	mov	r0, r3
 80039d4:	3710      	adds	r7, #16
 80039d6:	46bd      	mov	sp, r7
 80039d8:	bd80      	pop	{r7, pc}
 80039da:	bf00      	nop
 80039dc:	40023c00 	.word	0x40023c00
 80039e0:	40023800 	.word	0x40023800
 80039e4:	080061c8 	.word	0x080061c8
 80039e8:	20000000 	.word	0x20000000
 80039ec:	20000004 	.word	0x20000004

080039f0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80039f4:	4b03      	ldr	r3, [pc, #12]	; (8003a04 <HAL_RCC_GetHCLKFreq+0x14>)
 80039f6:	681b      	ldr	r3, [r3, #0]
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	20000000 	.word	0x20000000

08003a08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003a0c:	f7ff fff0 	bl	80039f0 <HAL_RCC_GetHCLKFreq>
 8003a10:	4602      	mov	r2, r0
 8003a12:	4b05      	ldr	r3, [pc, #20]	; (8003a28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003a14:	689b      	ldr	r3, [r3, #8]
 8003a16:	0a9b      	lsrs	r3, r3, #10
 8003a18:	f003 0307 	and.w	r3, r3, #7
 8003a1c:	4903      	ldr	r1, [pc, #12]	; (8003a2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003a1e:	5ccb      	ldrb	r3, [r1, r3]
 8003a20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	bd80      	pop	{r7, pc}
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	080061d8 	.word	0x080061d8

08003a30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003a34:	f7ff ffdc 	bl	80039f0 <HAL_RCC_GetHCLKFreq>
 8003a38:	4602      	mov	r2, r0
 8003a3a:	4b05      	ldr	r3, [pc, #20]	; (8003a50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	0b5b      	lsrs	r3, r3, #13
 8003a40:	f003 0307 	and.w	r3, r3, #7
 8003a44:	4903      	ldr	r1, [pc, #12]	; (8003a54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003a46:	5ccb      	ldrb	r3, [r1, r3]
 8003a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	40023800 	.word	0x40023800
 8003a54:	080061d8 	.word	0x080061d8

08003a58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a5c:	b088      	sub	sp, #32
 8003a5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003a60:	2300      	movs	r3, #0
 8003a62:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8003a70:	2300      	movs	r3, #0
 8003a72:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a74:	4bce      	ldr	r3, [pc, #824]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	f003 030c 	and.w	r3, r3, #12
 8003a7c:	2b0c      	cmp	r3, #12
 8003a7e:	f200 818d 	bhi.w	8003d9c <HAL_RCC_GetSysClockFreq+0x344>
 8003a82:	a201      	add	r2, pc, #4	; (adr r2, 8003a88 <HAL_RCC_GetSysClockFreq+0x30>)
 8003a84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a88:	08003abd 	.word	0x08003abd
 8003a8c:	08003d9d 	.word	0x08003d9d
 8003a90:	08003d9d 	.word	0x08003d9d
 8003a94:	08003d9d 	.word	0x08003d9d
 8003a98:	08003ac3 	.word	0x08003ac3
 8003a9c:	08003d9d 	.word	0x08003d9d
 8003aa0:	08003d9d 	.word	0x08003d9d
 8003aa4:	08003d9d 	.word	0x08003d9d
 8003aa8:	08003ac9 	.word	0x08003ac9
 8003aac:	08003d9d 	.word	0x08003d9d
 8003ab0:	08003d9d 	.word	0x08003d9d
 8003ab4:	08003d9d 	.word	0x08003d9d
 8003ab8:	08003c3d 	.word	0x08003c3d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003abc:	4bbd      	ldr	r3, [pc, #756]	; (8003db4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003abe:	61bb      	str	r3, [r7, #24]
       break;
 8003ac0:	e16f      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003ac2:	4bbd      	ldr	r3, [pc, #756]	; (8003db8 <HAL_RCC_GetSysClockFreq+0x360>)
 8003ac4:	61bb      	str	r3, [r7, #24]
      break;
 8003ac6:	e16c      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ac8:	4bb9      	ldr	r3, [pc, #740]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003aca:	685b      	ldr	r3, [r3, #4]
 8003acc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ad0:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003ad2:	4bb7      	ldr	r3, [pc, #732]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d053      	beq.n	8003b86 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ade:	4bb4      	ldr	r3, [pc, #720]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003ae0:	685b      	ldr	r3, [r3, #4]
 8003ae2:	099b      	lsrs	r3, r3, #6
 8003ae4:	461a      	mov	r2, r3
 8003ae6:	f04f 0300 	mov.w	r3, #0
 8003aea:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003aee:	f04f 0100 	mov.w	r1, #0
 8003af2:	ea02 0400 	and.w	r4, r2, r0
 8003af6:	603c      	str	r4, [r7, #0]
 8003af8:	400b      	ands	r3, r1
 8003afa:	607b      	str	r3, [r7, #4]
 8003afc:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b00:	4620      	mov	r0, r4
 8003b02:	4629      	mov	r1, r5
 8003b04:	f04f 0200 	mov.w	r2, #0
 8003b08:	f04f 0300 	mov.w	r3, #0
 8003b0c:	014b      	lsls	r3, r1, #5
 8003b0e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003b12:	0142      	lsls	r2, r0, #5
 8003b14:	4610      	mov	r0, r2
 8003b16:	4619      	mov	r1, r3
 8003b18:	4623      	mov	r3, r4
 8003b1a:	1ac0      	subs	r0, r0, r3
 8003b1c:	462b      	mov	r3, r5
 8003b1e:	eb61 0103 	sbc.w	r1, r1, r3
 8003b22:	f04f 0200 	mov.w	r2, #0
 8003b26:	f04f 0300 	mov.w	r3, #0
 8003b2a:	018b      	lsls	r3, r1, #6
 8003b2c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003b30:	0182      	lsls	r2, r0, #6
 8003b32:	1a12      	subs	r2, r2, r0
 8003b34:	eb63 0301 	sbc.w	r3, r3, r1
 8003b38:	f04f 0000 	mov.w	r0, #0
 8003b3c:	f04f 0100 	mov.w	r1, #0
 8003b40:	00d9      	lsls	r1, r3, #3
 8003b42:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003b46:	00d0      	lsls	r0, r2, #3
 8003b48:	4602      	mov	r2, r0
 8003b4a:	460b      	mov	r3, r1
 8003b4c:	4621      	mov	r1, r4
 8003b4e:	1852      	adds	r2, r2, r1
 8003b50:	4629      	mov	r1, r5
 8003b52:	eb43 0101 	adc.w	r1, r3, r1
 8003b56:	460b      	mov	r3, r1
 8003b58:	f04f 0000 	mov.w	r0, #0
 8003b5c:	f04f 0100 	mov.w	r1, #0
 8003b60:	0259      	lsls	r1, r3, #9
 8003b62:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003b66:	0250      	lsls	r0, r2, #9
 8003b68:	4602      	mov	r2, r0
 8003b6a:	460b      	mov	r3, r1
 8003b6c:	4610      	mov	r0, r2
 8003b6e:	4619      	mov	r1, r3
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	461a      	mov	r2, r3
 8003b74:	f04f 0300 	mov.w	r3, #0
 8003b78:	f7fc fb9a 	bl	80002b0 <__aeabi_uldivmod>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4613      	mov	r3, r2
 8003b82:	61fb      	str	r3, [r7, #28]
 8003b84:	e04c      	b.n	8003c20 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b86:	4b8a      	ldr	r3, [pc, #552]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003b88:	685b      	ldr	r3, [r3, #4]
 8003b8a:	099b      	lsrs	r3, r3, #6
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	f04f 0300 	mov.w	r3, #0
 8003b92:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003b96:	f04f 0100 	mov.w	r1, #0
 8003b9a:	ea02 0a00 	and.w	sl, r2, r0
 8003b9e:	ea03 0b01 	and.w	fp, r3, r1
 8003ba2:	4650      	mov	r0, sl
 8003ba4:	4659      	mov	r1, fp
 8003ba6:	f04f 0200 	mov.w	r2, #0
 8003baa:	f04f 0300 	mov.w	r3, #0
 8003bae:	014b      	lsls	r3, r1, #5
 8003bb0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003bb4:	0142      	lsls	r2, r0, #5
 8003bb6:	4610      	mov	r0, r2
 8003bb8:	4619      	mov	r1, r3
 8003bba:	ebb0 000a 	subs.w	r0, r0, sl
 8003bbe:	eb61 010b 	sbc.w	r1, r1, fp
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	f04f 0300 	mov.w	r3, #0
 8003bca:	018b      	lsls	r3, r1, #6
 8003bcc:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003bd0:	0182      	lsls	r2, r0, #6
 8003bd2:	1a12      	subs	r2, r2, r0
 8003bd4:	eb63 0301 	sbc.w	r3, r3, r1
 8003bd8:	f04f 0000 	mov.w	r0, #0
 8003bdc:	f04f 0100 	mov.w	r1, #0
 8003be0:	00d9      	lsls	r1, r3, #3
 8003be2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003be6:	00d0      	lsls	r0, r2, #3
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	eb12 020a 	adds.w	r2, r2, sl
 8003bf0:	eb43 030b 	adc.w	r3, r3, fp
 8003bf4:	f04f 0000 	mov.w	r0, #0
 8003bf8:	f04f 0100 	mov.w	r1, #0
 8003bfc:	0299      	lsls	r1, r3, #10
 8003bfe:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003c02:	0290      	lsls	r0, r2, #10
 8003c04:	4602      	mov	r2, r0
 8003c06:	460b      	mov	r3, r1
 8003c08:	4610      	mov	r0, r2
 8003c0a:	4619      	mov	r1, r3
 8003c0c:	697b      	ldr	r3, [r7, #20]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	f04f 0300 	mov.w	r3, #0
 8003c14:	f7fc fb4c 	bl	80002b0 <__aeabi_uldivmod>
 8003c18:	4602      	mov	r2, r0
 8003c1a:	460b      	mov	r3, r1
 8003c1c:	4613      	mov	r3, r2
 8003c1e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003c20:	4b63      	ldr	r3, [pc, #396]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	0c1b      	lsrs	r3, r3, #16
 8003c26:	f003 0303 	and.w	r3, r3, #3
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8003c30:	69fa      	ldr	r2, [r7, #28]
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c38:	61bb      	str	r3, [r7, #24]
      break;
 8003c3a:	e0b2      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003c3c:	4b5c      	ldr	r3, [pc, #368]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c44:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003c46:	4b5a      	ldr	r3, [pc, #360]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d04d      	beq.n	8003cee <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c52:	4b57      	ldr	r3, [pc, #348]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003c54:	685b      	ldr	r3, [r3, #4]
 8003c56:	099b      	lsrs	r3, r3, #6
 8003c58:	461a      	mov	r2, r3
 8003c5a:	f04f 0300 	mov.w	r3, #0
 8003c5e:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003c62:	f04f 0100 	mov.w	r1, #0
 8003c66:	ea02 0800 	and.w	r8, r2, r0
 8003c6a:	ea03 0901 	and.w	r9, r3, r1
 8003c6e:	4640      	mov	r0, r8
 8003c70:	4649      	mov	r1, r9
 8003c72:	f04f 0200 	mov.w	r2, #0
 8003c76:	f04f 0300 	mov.w	r3, #0
 8003c7a:	014b      	lsls	r3, r1, #5
 8003c7c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003c80:	0142      	lsls	r2, r0, #5
 8003c82:	4610      	mov	r0, r2
 8003c84:	4619      	mov	r1, r3
 8003c86:	ebb0 0008 	subs.w	r0, r0, r8
 8003c8a:	eb61 0109 	sbc.w	r1, r1, r9
 8003c8e:	f04f 0200 	mov.w	r2, #0
 8003c92:	f04f 0300 	mov.w	r3, #0
 8003c96:	018b      	lsls	r3, r1, #6
 8003c98:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003c9c:	0182      	lsls	r2, r0, #6
 8003c9e:	1a12      	subs	r2, r2, r0
 8003ca0:	eb63 0301 	sbc.w	r3, r3, r1
 8003ca4:	f04f 0000 	mov.w	r0, #0
 8003ca8:	f04f 0100 	mov.w	r1, #0
 8003cac:	00d9      	lsls	r1, r3, #3
 8003cae:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003cb2:	00d0      	lsls	r0, r2, #3
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	460b      	mov	r3, r1
 8003cb8:	eb12 0208 	adds.w	r2, r2, r8
 8003cbc:	eb43 0309 	adc.w	r3, r3, r9
 8003cc0:	f04f 0000 	mov.w	r0, #0
 8003cc4:	f04f 0100 	mov.w	r1, #0
 8003cc8:	0259      	lsls	r1, r3, #9
 8003cca:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003cce:	0250      	lsls	r0, r2, #9
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	460b      	mov	r3, r1
 8003cd4:	4610      	mov	r0, r2
 8003cd6:	4619      	mov	r1, r3
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	f04f 0300 	mov.w	r3, #0
 8003ce0:	f7fc fae6 	bl	80002b0 <__aeabi_uldivmod>
 8003ce4:	4602      	mov	r2, r0
 8003ce6:	460b      	mov	r3, r1
 8003ce8:	4613      	mov	r3, r2
 8003cea:	61fb      	str	r3, [r7, #28]
 8003cec:	e04a      	b.n	8003d84 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cee:	4b30      	ldr	r3, [pc, #192]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	099b      	lsrs	r3, r3, #6
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	f04f 0300 	mov.w	r3, #0
 8003cfa:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003cfe:	f04f 0100 	mov.w	r1, #0
 8003d02:	ea02 0400 	and.w	r4, r2, r0
 8003d06:	ea03 0501 	and.w	r5, r3, r1
 8003d0a:	4620      	mov	r0, r4
 8003d0c:	4629      	mov	r1, r5
 8003d0e:	f04f 0200 	mov.w	r2, #0
 8003d12:	f04f 0300 	mov.w	r3, #0
 8003d16:	014b      	lsls	r3, r1, #5
 8003d18:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003d1c:	0142      	lsls	r2, r0, #5
 8003d1e:	4610      	mov	r0, r2
 8003d20:	4619      	mov	r1, r3
 8003d22:	1b00      	subs	r0, r0, r4
 8003d24:	eb61 0105 	sbc.w	r1, r1, r5
 8003d28:	f04f 0200 	mov.w	r2, #0
 8003d2c:	f04f 0300 	mov.w	r3, #0
 8003d30:	018b      	lsls	r3, r1, #6
 8003d32:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003d36:	0182      	lsls	r2, r0, #6
 8003d38:	1a12      	subs	r2, r2, r0
 8003d3a:	eb63 0301 	sbc.w	r3, r3, r1
 8003d3e:	f04f 0000 	mov.w	r0, #0
 8003d42:	f04f 0100 	mov.w	r1, #0
 8003d46:	00d9      	lsls	r1, r3, #3
 8003d48:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003d4c:	00d0      	lsls	r0, r2, #3
 8003d4e:	4602      	mov	r2, r0
 8003d50:	460b      	mov	r3, r1
 8003d52:	1912      	adds	r2, r2, r4
 8003d54:	eb45 0303 	adc.w	r3, r5, r3
 8003d58:	f04f 0000 	mov.w	r0, #0
 8003d5c:	f04f 0100 	mov.w	r1, #0
 8003d60:	0299      	lsls	r1, r3, #10
 8003d62:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003d66:	0290      	lsls	r0, r2, #10
 8003d68:	4602      	mov	r2, r0
 8003d6a:	460b      	mov	r3, r1
 8003d6c:	4610      	mov	r0, r2
 8003d6e:	4619      	mov	r1, r3
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	461a      	mov	r2, r3
 8003d74:	f04f 0300 	mov.w	r3, #0
 8003d78:	f7fc fa9a 	bl	80002b0 <__aeabi_uldivmod>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	460b      	mov	r3, r1
 8003d80:	4613      	mov	r3, r2
 8003d82:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003d84:	4b0a      	ldr	r3, [pc, #40]	; (8003db0 <HAL_RCC_GetSysClockFreq+0x358>)
 8003d86:	685b      	ldr	r3, [r3, #4]
 8003d88:	0f1b      	lsrs	r3, r3, #28
 8003d8a:	f003 0307 	and.w	r3, r3, #7
 8003d8e:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8003d90:	69fa      	ldr	r2, [r7, #28]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d98:	61bb      	str	r3, [r7, #24]
      break;
 8003d9a:	e002      	b.n	8003da2 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d9c:	4b05      	ldr	r3, [pc, #20]	; (8003db4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003d9e:	61bb      	str	r3, [r7, #24]
      break;
 8003da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003da2:	69bb      	ldr	r3, [r7, #24]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	3720      	adds	r7, #32
 8003da8:	46bd      	mov	sp, r7
 8003daa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003dae:	bf00      	nop
 8003db0:	40023800 	.word	0x40023800
 8003db4:	00f42400 	.word	0x00f42400
 8003db8:	007a1200 	.word	0x007a1200

08003dbc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b086      	sub	sp, #24
 8003dc0:	af00      	add	r7, sp, #0
 8003dc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d101      	bne.n	8003dce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e28d      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0301 	and.w	r3, r3, #1
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	f000 8083 	beq.w	8003ee2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003ddc:	4b94      	ldr	r3, [pc, #592]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f003 030c 	and.w	r3, r3, #12
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	d019      	beq.n	8003e1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003de8:	4b91      	ldr	r3, [pc, #580]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003dea:	689b      	ldr	r3, [r3, #8]
 8003dec:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d106      	bne.n	8003e02 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003df4:	4b8e      	ldr	r3, [pc, #568]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dfc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e00:	d00c      	beq.n	8003e1c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e02:	4b8b      	ldr	r3, [pc, #556]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003e0a:	2b0c      	cmp	r3, #12
 8003e0c:	d112      	bne.n	8003e34 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003e0e:	4b88      	ldr	r3, [pc, #544]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e1a:	d10b      	bne.n	8003e34 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e1c:	4b84      	ldr	r3, [pc, #528]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d05b      	beq.n	8003ee0 <HAL_RCC_OscConfig+0x124>
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d157      	bne.n	8003ee0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003e30:	2301      	movs	r3, #1
 8003e32:	e25a      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003e3c:	d106      	bne.n	8003e4c <HAL_RCC_OscConfig+0x90>
 8003e3e:	4b7c      	ldr	r3, [pc, #496]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a7b      	ldr	r2, [pc, #492]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e48:	6013      	str	r3, [r2, #0]
 8003e4a:	e01d      	b.n	8003e88 <HAL_RCC_OscConfig+0xcc>
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003e54:	d10c      	bne.n	8003e70 <HAL_RCC_OscConfig+0xb4>
 8003e56:	4b76      	ldr	r3, [pc, #472]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4a75      	ldr	r2, [pc, #468]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003e60:	6013      	str	r3, [r2, #0]
 8003e62:	4b73      	ldr	r3, [pc, #460]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	4a72      	ldr	r2, [pc, #456]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003e6c:	6013      	str	r3, [r2, #0]
 8003e6e:	e00b      	b.n	8003e88 <HAL_RCC_OscConfig+0xcc>
 8003e70:	4b6f      	ldr	r3, [pc, #444]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a6e      	ldr	r2, [pc, #440]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003e7a:	6013      	str	r3, [r2, #0]
 8003e7c:	4b6c      	ldr	r3, [pc, #432]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a6b      	ldr	r2, [pc, #428]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003e82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003e86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d013      	beq.n	8003eb8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e90:	f7fd fd94 	bl	80019bc <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003e98:	f7fd fd90 	bl	80019bc <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b64      	cmp	r3, #100	; 0x64
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e21f      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003eaa:	4b61      	ldr	r3, [pc, #388]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d0f0      	beq.n	8003e98 <HAL_RCC_OscConfig+0xdc>
 8003eb6:	e014      	b.n	8003ee2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eb8:	f7fd fd80 	bl	80019bc <HAL_GetTick>
 8003ebc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ebe:	e008      	b.n	8003ed2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003ec0:	f7fd fd7c 	bl	80019bc <HAL_GetTick>
 8003ec4:	4602      	mov	r2, r0
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	1ad3      	subs	r3, r2, r3
 8003eca:	2b64      	cmp	r3, #100	; 0x64
 8003ecc:	d901      	bls.n	8003ed2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e20b      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003ed2:	4b57      	ldr	r3, [pc, #348]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1f0      	bne.n	8003ec0 <HAL_RCC_OscConfig+0x104>
 8003ede:	e000      	b.n	8003ee2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ee0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f003 0302 	and.w	r3, r3, #2
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d06f      	beq.n	8003fce <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003eee:	4b50      	ldr	r3, [pc, #320]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	f003 030c 	and.w	r3, r3, #12
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d017      	beq.n	8003f2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003efa:	4b4d      	ldr	r3, [pc, #308]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003f02:	2b08      	cmp	r3, #8
 8003f04:	d105      	bne.n	8003f12 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f06:	4b4a      	ldr	r3, [pc, #296]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f08:	685b      	ldr	r3, [r3, #4]
 8003f0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00b      	beq.n	8003f2a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f12:	4b47      	ldr	r3, [pc, #284]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8003f1a:	2b0c      	cmp	r3, #12
 8003f1c:	d11c      	bne.n	8003f58 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003f1e:	4b44      	ldr	r3, [pc, #272]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d116      	bne.n	8003f58 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f2a:	4b41      	ldr	r3, [pc, #260]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f003 0302 	and.w	r3, r3, #2
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d005      	beq.n	8003f42 <HAL_RCC_OscConfig+0x186>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	68db      	ldr	r3, [r3, #12]
 8003f3a:	2b01      	cmp	r3, #1
 8003f3c:	d001      	beq.n	8003f42 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e1d3      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f42:	4b3b      	ldr	r3, [pc, #236]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	691b      	ldr	r3, [r3, #16]
 8003f4e:	00db      	lsls	r3, r3, #3
 8003f50:	4937      	ldr	r1, [pc, #220]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f52:	4313      	orrs	r3, r2
 8003f54:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003f56:	e03a      	b.n	8003fce <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	68db      	ldr	r3, [r3, #12]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d020      	beq.n	8003fa2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003f60:	4b34      	ldr	r3, [pc, #208]	; (8004034 <HAL_RCC_OscConfig+0x278>)
 8003f62:	2201      	movs	r2, #1
 8003f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f66:	f7fd fd29 	bl	80019bc <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f6c:	e008      	b.n	8003f80 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f6e:	f7fd fd25 	bl	80019bc <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b02      	cmp	r3, #2
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e1b4      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f80:	4b2b      	ldr	r3, [pc, #172]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0302 	and.w	r3, r3, #2
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d0f0      	beq.n	8003f6e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f8c:	4b28      	ldr	r3, [pc, #160]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	00db      	lsls	r3, r3, #3
 8003f9a:	4925      	ldr	r1, [pc, #148]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]
 8003fa0:	e015      	b.n	8003fce <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fa2:	4b24      	ldr	r3, [pc, #144]	; (8004034 <HAL_RCC_OscConfig+0x278>)
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003fa8:	f7fd fd08 	bl	80019bc <HAL_GetTick>
 8003fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fae:	e008      	b.n	8003fc2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003fb0:	f7fd fd04 	bl	80019bc <HAL_GetTick>
 8003fb4:	4602      	mov	r2, r0
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	1ad3      	subs	r3, r2, r3
 8003fba:	2b02      	cmp	r3, #2
 8003fbc:	d901      	bls.n	8003fc2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003fbe:	2303      	movs	r3, #3
 8003fc0:	e193      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003fc2:	4b1b      	ldr	r3, [pc, #108]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 0302 	and.w	r3, r3, #2
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d1f0      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d036      	beq.n	8004048 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	695b      	ldr	r3, [r3, #20]
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d016      	beq.n	8004010 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003fe2:	4b15      	ldr	r3, [pc, #84]	; (8004038 <HAL_RCC_OscConfig+0x27c>)
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fe8:	f7fd fce8 	bl	80019bc <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ff0:	f7fd fce4 	bl	80019bc <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e173      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004002:	4b0b      	ldr	r3, [pc, #44]	; (8004030 <HAL_RCC_OscConfig+0x274>)
 8004004:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004006:	f003 0302 	and.w	r3, r3, #2
 800400a:	2b00      	cmp	r3, #0
 800400c:	d0f0      	beq.n	8003ff0 <HAL_RCC_OscConfig+0x234>
 800400e:	e01b      	b.n	8004048 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004010:	4b09      	ldr	r3, [pc, #36]	; (8004038 <HAL_RCC_OscConfig+0x27c>)
 8004012:	2200      	movs	r2, #0
 8004014:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004016:	f7fd fcd1 	bl	80019bc <HAL_GetTick>
 800401a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800401c:	e00e      	b.n	800403c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800401e:	f7fd fccd 	bl	80019bc <HAL_GetTick>
 8004022:	4602      	mov	r2, r0
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d907      	bls.n	800403c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e15c      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
 8004030:	40023800 	.word	0x40023800
 8004034:	42470000 	.word	0x42470000
 8004038:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800403c:	4b8a      	ldr	r3, [pc, #552]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800403e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004040:	f003 0302 	and.w	r3, r3, #2
 8004044:	2b00      	cmp	r3, #0
 8004046:	d1ea      	bne.n	800401e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f003 0304 	and.w	r3, r3, #4
 8004050:	2b00      	cmp	r3, #0
 8004052:	f000 8097 	beq.w	8004184 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004056:	2300      	movs	r3, #0
 8004058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800405a:	4b83      	ldr	r3, [pc, #524]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d10f      	bne.n	8004086 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004066:	2300      	movs	r3, #0
 8004068:	60bb      	str	r3, [r7, #8]
 800406a:	4b7f      	ldr	r3, [pc, #508]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800406c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800406e:	4a7e      	ldr	r2, [pc, #504]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 8004070:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004074:	6413      	str	r3, [r2, #64]	; 0x40
 8004076:	4b7c      	ldr	r3, [pc, #496]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 8004078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800407a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800407e:	60bb      	str	r3, [r7, #8]
 8004080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004082:	2301      	movs	r3, #1
 8004084:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004086:	4b79      	ldr	r3, [pc, #484]	; (800426c <HAL_RCC_OscConfig+0x4b0>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408e:	2b00      	cmp	r3, #0
 8004090:	d118      	bne.n	80040c4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004092:	4b76      	ldr	r3, [pc, #472]	; (800426c <HAL_RCC_OscConfig+0x4b0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	4a75      	ldr	r2, [pc, #468]	; (800426c <HAL_RCC_OscConfig+0x4b0>)
 8004098:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800409c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800409e:	f7fd fc8d 	bl	80019bc <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80040a6:	f7fd fc89 	bl	80019bc <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e118      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80040b8:	4b6c      	ldr	r3, [pc, #432]	; (800426c <HAL_RCC_OscConfig+0x4b0>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0f0      	beq.n	80040a6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d106      	bne.n	80040da <HAL_RCC_OscConfig+0x31e>
 80040cc:	4b66      	ldr	r3, [pc, #408]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80040ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040d0:	4a65      	ldr	r2, [pc, #404]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80040d2:	f043 0301 	orr.w	r3, r3, #1
 80040d6:	6713      	str	r3, [r2, #112]	; 0x70
 80040d8:	e01c      	b.n	8004114 <HAL_RCC_OscConfig+0x358>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	689b      	ldr	r3, [r3, #8]
 80040de:	2b05      	cmp	r3, #5
 80040e0:	d10c      	bne.n	80040fc <HAL_RCC_OscConfig+0x340>
 80040e2:	4b61      	ldr	r3, [pc, #388]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80040e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040e6:	4a60      	ldr	r2, [pc, #384]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80040e8:	f043 0304 	orr.w	r3, r3, #4
 80040ec:	6713      	str	r3, [r2, #112]	; 0x70
 80040ee:	4b5e      	ldr	r3, [pc, #376]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80040f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f2:	4a5d      	ldr	r2, [pc, #372]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80040f4:	f043 0301 	orr.w	r3, r3, #1
 80040f8:	6713      	str	r3, [r2, #112]	; 0x70
 80040fa:	e00b      	b.n	8004114 <HAL_RCC_OscConfig+0x358>
 80040fc:	4b5a      	ldr	r3, [pc, #360]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80040fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004100:	4a59      	ldr	r2, [pc, #356]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 8004102:	f023 0301 	bic.w	r3, r3, #1
 8004106:	6713      	str	r3, [r2, #112]	; 0x70
 8004108:	4b57      	ldr	r3, [pc, #348]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800410a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800410c:	4a56      	ldr	r2, [pc, #344]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800410e:	f023 0304 	bic.w	r3, r3, #4
 8004112:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	689b      	ldr	r3, [r3, #8]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d015      	beq.n	8004148 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800411c:	f7fd fc4e 	bl	80019bc <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004122:	e00a      	b.n	800413a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004124:	f7fd fc4a 	bl	80019bc <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004132:	4293      	cmp	r3, r2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e0d7      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800413a:	4b4b      	ldr	r3, [pc, #300]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800413c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800413e:	f003 0302 	and.w	r3, r3, #2
 8004142:	2b00      	cmp	r3, #0
 8004144:	d0ee      	beq.n	8004124 <HAL_RCC_OscConfig+0x368>
 8004146:	e014      	b.n	8004172 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004148:	f7fd fc38 	bl	80019bc <HAL_GetTick>
 800414c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800414e:	e00a      	b.n	8004166 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004150:	f7fd fc34 	bl	80019bc <HAL_GetTick>
 8004154:	4602      	mov	r2, r0
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	1ad3      	subs	r3, r2, r3
 800415a:	f241 3288 	movw	r2, #5000	; 0x1388
 800415e:	4293      	cmp	r3, r2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e0c1      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004166:	4b40      	ldr	r3, [pc, #256]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 8004168:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d1ee      	bne.n	8004150 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004172:	7dfb      	ldrb	r3, [r7, #23]
 8004174:	2b01      	cmp	r3, #1
 8004176:	d105      	bne.n	8004184 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004178:	4b3b      	ldr	r3, [pc, #236]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800417a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800417c:	4a3a      	ldr	r2, [pc, #232]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 800417e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004182:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	2b00      	cmp	r3, #0
 800418a:	f000 80ad 	beq.w	80042e8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800418e:	4b36      	ldr	r3, [pc, #216]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 030c 	and.w	r3, r3, #12
 8004196:	2b08      	cmp	r3, #8
 8004198:	d060      	beq.n	800425c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	2b02      	cmp	r3, #2
 80041a0:	d145      	bne.n	800422e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a2:	4b33      	ldr	r3, [pc, #204]	; (8004270 <HAL_RCC_OscConfig+0x4b4>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041a8:	f7fd fc08 	bl	80019bc <HAL_GetTick>
 80041ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041ae:	e008      	b.n	80041c2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80041b0:	f7fd fc04 	bl	80019bc <HAL_GetTick>
 80041b4:	4602      	mov	r2, r0
 80041b6:	693b      	ldr	r3, [r7, #16]
 80041b8:	1ad3      	subs	r3, r2, r3
 80041ba:	2b02      	cmp	r3, #2
 80041bc:	d901      	bls.n	80041c2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80041be:	2303      	movs	r3, #3
 80041c0:	e093      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041c2:	4b29      	ldr	r3, [pc, #164]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d1f0      	bne.n	80041b0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	69da      	ldr	r2, [r3, #28]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a1b      	ldr	r3, [r3, #32]
 80041d6:	431a      	orrs	r2, r3
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041dc:	019b      	lsls	r3, r3, #6
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e4:	085b      	lsrs	r3, r3, #1
 80041e6:	3b01      	subs	r3, #1
 80041e8:	041b      	lsls	r3, r3, #16
 80041ea:	431a      	orrs	r2, r3
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041f0:	061b      	lsls	r3, r3, #24
 80041f2:	431a      	orrs	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041f8:	071b      	lsls	r3, r3, #28
 80041fa:	491b      	ldr	r1, [pc, #108]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 80041fc:	4313      	orrs	r3, r2
 80041fe:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004200:	4b1b      	ldr	r3, [pc, #108]	; (8004270 <HAL_RCC_OscConfig+0x4b4>)
 8004202:	2201      	movs	r2, #1
 8004204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004206:	f7fd fbd9 	bl	80019bc <HAL_GetTick>
 800420a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800420c:	e008      	b.n	8004220 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800420e:	f7fd fbd5 	bl	80019bc <HAL_GetTick>
 8004212:	4602      	mov	r2, r0
 8004214:	693b      	ldr	r3, [r7, #16]
 8004216:	1ad3      	subs	r3, r2, r3
 8004218:	2b02      	cmp	r3, #2
 800421a:	d901      	bls.n	8004220 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800421c:	2303      	movs	r3, #3
 800421e:	e064      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004220:	4b11      	ldr	r3, [pc, #68]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d0f0      	beq.n	800420e <HAL_RCC_OscConfig+0x452>
 800422c:	e05c      	b.n	80042e8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800422e:	4b10      	ldr	r3, [pc, #64]	; (8004270 <HAL_RCC_OscConfig+0x4b4>)
 8004230:	2200      	movs	r2, #0
 8004232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004234:	f7fd fbc2 	bl	80019bc <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800423c:	f7fd fbbe 	bl	80019bc <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e04d      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800424e:	4b06      	ldr	r3, [pc, #24]	; (8004268 <HAL_RCC_OscConfig+0x4ac>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d1f0      	bne.n	800423c <HAL_RCC_OscConfig+0x480>
 800425a:	e045      	b.n	80042e8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	2b01      	cmp	r3, #1
 8004262:	d107      	bne.n	8004274 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004264:	2301      	movs	r3, #1
 8004266:	e040      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
 8004268:	40023800 	.word	0x40023800
 800426c:	40007000 	.word	0x40007000
 8004270:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004274:	4b1f      	ldr	r3, [pc, #124]	; (80042f4 <HAL_RCC_OscConfig+0x538>)
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	699b      	ldr	r3, [r3, #24]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d030      	beq.n	80042e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800428c:	429a      	cmp	r2, r3
 800428e:	d129      	bne.n	80042e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800429a:	429a      	cmp	r2, r3
 800429c:	d122      	bne.n	80042e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800429e:	68fa      	ldr	r2, [r7, #12]
 80042a0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80042a4:	4013      	ands	r3, r2
 80042a6:	687a      	ldr	r2, [r7, #4]
 80042a8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80042aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d119      	bne.n	80042e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042ba:	085b      	lsrs	r3, r3, #1
 80042bc:	3b01      	subs	r3, #1
 80042be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d10f      	bne.n	80042e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80042d0:	429a      	cmp	r2, r3
 80042d2:	d107      	bne.n	80042e4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042de:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d001      	beq.n	80042e8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e000      	b.n	80042ea <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	40023800 	.word	0x40023800

080042f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2b00      	cmp	r3, #0
 8004304:	d101      	bne.n	800430a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004306:	2301      	movs	r3, #1
 8004308:	e07b      	b.n	8004402 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430e:	2b00      	cmp	r3, #0
 8004310:	d108      	bne.n	8004324 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800431a:	d009      	beq.n	8004330 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	61da      	str	r2, [r3, #28]
 8004322:	e005      	b.n	8004330 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2200      	movs	r2, #0
 8004328:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	2200      	movs	r2, #0
 800432e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800433c:	b2db      	uxtb	r3, r3
 800433e:	2b00      	cmp	r3, #0
 8004340:	d106      	bne.n	8004350 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800434a:	6878      	ldr	r0, [r7, #4]
 800434c:	f7fd f8d8 	bl	8001500 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004366:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004378:	431a      	orrs	r2, r3
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	68db      	ldr	r3, [r3, #12]
 800437e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004382:	431a      	orrs	r2, r3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	691b      	ldr	r3, [r3, #16]
 8004388:	f003 0302 	and.w	r3, r3, #2
 800438c:	431a      	orrs	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	695b      	ldr	r3, [r3, #20]
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	431a      	orrs	r2, r3
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043a0:	431a      	orrs	r2, r3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	69db      	ldr	r3, [r3, #28]
 80043a6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043aa:	431a      	orrs	r2, r3
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6a1b      	ldr	r3, [r3, #32]
 80043b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043b4:	ea42 0103 	orr.w	r1, r2, r3
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043bc:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	430a      	orrs	r2, r1
 80043c6:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	0c1b      	lsrs	r3, r3, #16
 80043ce:	f003 0104 	and.w	r1, r3, #4
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043d6:	f003 0210 	and.w	r2, r3, #16
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	430a      	orrs	r2, r1
 80043e0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	69da      	ldr	r2, [r3, #28]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80043f0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004400:	2300      	movs	r3, #0
}
 8004402:	4618      	mov	r0, r3
 8004404:	3708      	adds	r7, #8
 8004406:	46bd      	mov	sp, r7
 8004408:	bd80      	pop	{r7, pc}
	...

0800440c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800440c:	b580      	push	{r7, lr}
 800440e:	b086      	sub	sp, #24
 8004410:	af00      	add	r7, sp, #0
 8004412:	60f8      	str	r0, [r7, #12]
 8004414:	60b9      	str	r1, [r7, #8]
 8004416:	607a      	str	r2, [r7, #4]
 8004418:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800441a:	2300      	movs	r3, #0
 800441c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_SPI_TransmitReceive_DMA+0x20>
 8004428:	2302      	movs	r3, #2
 800442a:	e0e3      	b.n	80045f4 <HAL_SPI_TransmitReceive_DMA+0x1e8>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800443a:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8004442:	7dbb      	ldrb	r3, [r7, #22]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d00d      	beq.n	8004464 <HAL_SPI_TransmitReceive_DMA+0x58>
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800444e:	d106      	bne.n	800445e <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	689b      	ldr	r3, [r3, #8]
 8004454:	2b00      	cmp	r3, #0
 8004456:	d102      	bne.n	800445e <HAL_SPI_TransmitReceive_DMA+0x52>
 8004458:	7dbb      	ldrb	r3, [r7, #22]
 800445a:	2b04      	cmp	r3, #4
 800445c:	d002      	beq.n	8004464 <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800445e:	2302      	movs	r3, #2
 8004460:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004462:	e0c2      	b.n	80045ea <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004464:	68bb      	ldr	r3, [r7, #8]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d005      	beq.n	8004476 <HAL_SPI_TransmitReceive_DMA+0x6a>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d002      	beq.n	8004476 <HAL_SPI_TransmitReceive_DMA+0x6a>
 8004470:	887b      	ldrh	r3, [r7, #2]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d102      	bne.n	800447c <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	75fb      	strb	r3, [r7, #23]
    goto error;
 800447a:	e0b6      	b.n	80045ea <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2b04      	cmp	r3, #4
 8004486:	d003      	beq.n	8004490 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2205      	movs	r2, #5
 800448c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	2200      	movs	r2, #0
 8004494:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	68ba      	ldr	r2, [r7, #8]
 800449a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	887a      	ldrh	r2, [r7, #2]
 80044a0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	887a      	ldrh	r2, [r7, #2]
 80044a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	887a      	ldrh	r2, [r7, #2]
 80044b2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	887a      	ldrh	r2, [r7, #2]
 80044b8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	2200      	movs	r2, #0
 80044be:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	2200      	movs	r2, #0
 80044c4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044cc:	b2db      	uxtb	r3, r3
 80044ce:	2b04      	cmp	r3, #4
 80044d0:	d108      	bne.n	80044e4 <HAL_SPI_TransmitReceive_DMA+0xd8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044d6:	4a49      	ldr	r2, [pc, #292]	; (80045fc <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 80044d8:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044de:	4a48      	ldr	r2, [pc, #288]	; (8004600 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 80044e0:	63da      	str	r2, [r3, #60]	; 0x3c
 80044e2:	e007      	b.n	80044f4 <HAL_SPI_TransmitReceive_DMA+0xe8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044e8:	4a46      	ldr	r2, [pc, #280]	; (8004604 <HAL_SPI_TransmitReceive_DMA+0x1f8>)
 80044ea:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f0:	4a45      	ldr	r2, [pc, #276]	; (8004608 <HAL_SPI_TransmitReceive_DMA+0x1fc>)
 80044f2:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044f8:	4a44      	ldr	r2, [pc, #272]	; (800460c <HAL_SPI_TransmitReceive_DMA+0x200>)
 80044fa:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004500:	2200      	movs	r2, #0
 8004502:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	330c      	adds	r3, #12
 800450e:	4619      	mov	r1, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004514:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800451a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800451c:	f7fd fc3e 	bl	8001d9c <HAL_DMA_Start_IT>
 8004520:	4603      	mov	r3, r0
 8004522:	2b00      	cmp	r3, #0
 8004524:	d00c      	beq.n	8004540 <HAL_SPI_TransmitReceive_DMA+0x134>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800452a:	f043 0210 	orr.w	r2, r3, #16
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8004532:	2301      	movs	r3, #1
 8004534:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2201      	movs	r2, #1
 800453a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800453e:	e054      	b.n	80045ea <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	685a      	ldr	r2, [r3, #4]
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f042 0201 	orr.w	r2, r2, #1
 800454e:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004554:	2200      	movs	r2, #0
 8004556:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800455c:	2200      	movs	r2, #0
 800455e:	63da      	str	r2, [r3, #60]	; 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004564:	2200      	movs	r2, #0
 8004566:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800456c:	2200      	movs	r2, #0
 800456e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	6c98      	ldr	r0, [r3, #72]	; 0x48
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004578:	4619      	mov	r1, r3
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	330c      	adds	r3, #12
 8004580:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004586:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004588:	f7fd fc08 	bl	8001d9c <HAL_DMA_Start_IT>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	d00c      	beq.n	80045ac <HAL_SPI_TransmitReceive_DMA+0x1a0>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004596:	f043 0210 	orr.w	r2, r3, #16
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2201      	movs	r2, #1
 80045a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 80045aa:	e01e      	b.n	80045ea <HAL_SPI_TransmitReceive_DMA+0x1de>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045b6:	2b40      	cmp	r3, #64	; 0x40
 80045b8:	d007      	beq.n	80045ca <HAL_SPI_TransmitReceive_DMA+0x1be>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045c8:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	685a      	ldr	r2, [r3, #4]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f042 0220 	orr.w	r2, r2, #32
 80045d8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	685a      	ldr	r2, [r3, #4]
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f042 0202 	orr.w	r2, r2, #2
 80045e8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2200      	movs	r2, #0
 80045ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80045f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3718      	adds	r7, #24
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	080047ad 	.word	0x080047ad
 8004600:	08004675 	.word	0x08004675
 8004604:	080047c9 	.word	0x080047c9
 8004608:	0800471d 	.word	0x0800471d
 800460c:	080047e5 	.word	0x080047e5

08004610 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004610:	b480      	push	{r7}
 8004612:	b083      	sub	sp, #12
 8004614:	af00      	add	r7, sp, #0
 8004616:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004618:	bf00      	nop
 800461a:	370c      	adds	r7, #12
 800461c:	46bd      	mov	sp, r7
 800461e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004622:	4770      	bx	lr

08004624 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr

08004638 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004638:	b480      	push	{r7}
 800463a:	b083      	sub	sp, #12
 800463c:	af00      	add	r7, sp, #0
 800463e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8004640:	bf00      	nop
 8004642:	370c      	adds	r7, #12
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800464c:	b480      	push	{r7}
 800464e:	b083      	sub	sp, #12
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004668:	bf00      	nop
 800466a:	370c      	adds	r7, #12
 800466c:	46bd      	mov	sp, r7
 800466e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004672:	4770      	bx	lr

08004674 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b084      	sub	sp, #16
 8004678:	af00      	add	r7, sp, #0
 800467a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004680:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004682:	f7fd f99b 	bl	80019bc <HAL_GetTick>
 8004686:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004692:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004696:	d03b      	beq.n	8004710 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	685a      	ldr	r2, [r3, #4]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0220 	bic.w	r2, r2, #32
 80046a6:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	689b      	ldr	r3, [r3, #8]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d10d      	bne.n	80046cc <SPI_DMAReceiveCplt+0x58>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	685b      	ldr	r3, [r3, #4]
 80046b4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046b8:	d108      	bne.n	80046cc <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	685a      	ldr	r2, [r3, #4]
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0203 	bic.w	r2, r2, #3
 80046c8:	605a      	str	r2, [r3, #4]
 80046ca:	e007      	b.n	80046dc <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	685a      	ldr	r2, [r3, #4]
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0201 	bic.w	r2, r2, #1
 80046da:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80046dc:	68ba      	ldr	r2, [r7, #8]
 80046de:	2164      	movs	r1, #100	; 0x64
 80046e0:	68f8      	ldr	r0, [r7, #12]
 80046e2:	f000 f927 	bl	8004934 <SPI_EndRxTransaction>
 80046e6:	4603      	mov	r3, r0
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d002      	beq.n	80046f2 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2220      	movs	r2, #32
 80046f0:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2200      	movs	r2, #0
 80046f6:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004704:	2b00      	cmp	r3, #0
 8004706:	d003      	beq.n	8004710 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004708:	68f8      	ldr	r0, [r7, #12]
 800470a:	f7ff ffa9 	bl	8004660 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800470e:	e002      	b.n	8004716 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f7ff ff7d 	bl	8004610 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004716:	3710      	adds	r7, #16
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004728:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800472a:	f7fd f947 	bl	80019bc <HAL_GetTick>
 800472e:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800473a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800473e:	d02f      	beq.n	80047a0 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	685a      	ldr	r2, [r3, #4]
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f022 0220 	bic.w	r2, r2, #32
 800474e:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004750:	68ba      	ldr	r2, [r7, #8]
 8004752:	2164      	movs	r1, #100	; 0x64
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f000 f953 	bl	8004a00 <SPI_EndRxTxTransaction>
 800475a:	4603      	mov	r3, r0
 800475c:	2b00      	cmp	r3, #0
 800475e:	d005      	beq.n	800476c <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004764:	f043 0220 	orr.w	r2, r3, #32
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	685a      	ldr	r2, [r3, #4]
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f022 0203 	bic.w	r2, r2, #3
 800477a:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	2200      	movs	r2, #0
 8004786:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004794:	2b00      	cmp	r3, #0
 8004796:	d003      	beq.n	80047a0 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f7ff ff61 	bl	8004660 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800479e:	e002      	b.n	80047a6 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f7ff ff3f 	bl	8004624 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80047a6:	3710      	adds	r7, #16
 80047a8:	46bd      	mov	sp, r7
 80047aa:	bd80      	pop	{r7, pc}

080047ac <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b8:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80047ba:	68f8      	ldr	r0, [r7, #12]
 80047bc:	f7ff ff3c 	bl	8004638 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80047c0:	bf00      	nop
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d4:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f7ff ff38 	bl	800464c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80047dc:	bf00      	nop
 80047de:	3710      	adds	r7, #16
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b084      	sub	sp, #16
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f0:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	685a      	ldr	r2, [r3, #4]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f022 0203 	bic.w	r2, r2, #3
 8004800:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004806:	f043 0210 	orr.w	r2, r3, #16
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f7ff ff22 	bl	8004660 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800481c:	bf00      	nop
 800481e:	3710      	adds	r7, #16
 8004820:	46bd      	mov	sp, r7
 8004822:	bd80      	pop	{r7, pc}

08004824 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	603b      	str	r3, [r7, #0]
 8004830:	4613      	mov	r3, r2
 8004832:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004834:	f7fd f8c2 	bl	80019bc <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483c:	1a9b      	subs	r3, r3, r2
 800483e:	683a      	ldr	r2, [r7, #0]
 8004840:	4413      	add	r3, r2
 8004842:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004844:	f7fd f8ba 	bl	80019bc <HAL_GetTick>
 8004848:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800484a:	4b39      	ldr	r3, [pc, #228]	; (8004930 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	015b      	lsls	r3, r3, #5
 8004850:	0d1b      	lsrs	r3, r3, #20
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	fb02 f303 	mul.w	r3, r2, r3
 8004858:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800485a:	e054      	b.n	8004906 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004862:	d050      	beq.n	8004906 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004864:	f7fd f8aa 	bl	80019bc <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	1ad3      	subs	r3, r2, r3
 800486e:	69fa      	ldr	r2, [r7, #28]
 8004870:	429a      	cmp	r2, r3
 8004872:	d902      	bls.n	800487a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d13d      	bne.n	80048f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	685a      	ldr	r2, [r3, #4]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004888:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004892:	d111      	bne.n	80048b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800489c:	d004      	beq.n	80048a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a6:	d107      	bne.n	80048b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	681a      	ldr	r2, [r3, #0]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048c0:	d10f      	bne.n	80048e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	681a      	ldr	r2, [r3, #0]
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e017      	b.n	8004926 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	3b01      	subs	r3, #1
 8004904:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	4013      	ands	r3, r2
 8004910:	68ba      	ldr	r2, [r7, #8]
 8004912:	429a      	cmp	r2, r3
 8004914:	bf0c      	ite	eq
 8004916:	2301      	moveq	r3, #1
 8004918:	2300      	movne	r3, #0
 800491a:	b2db      	uxtb	r3, r3
 800491c:	461a      	mov	r2, r3
 800491e:	79fb      	ldrb	r3, [r7, #7]
 8004920:	429a      	cmp	r2, r3
 8004922:	d19b      	bne.n	800485c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3720      	adds	r7, #32
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	20000000 	.word	0x20000000

08004934 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b086      	sub	sp, #24
 8004938:	af02      	add	r7, sp, #8
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	685b      	ldr	r3, [r3, #4]
 8004944:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004948:	d111      	bne.n	800496e <SPI_EndRxTransaction+0x3a>
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004952:	d004      	beq.n	800495e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800495c:	d107      	bne.n	800496e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800496c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800496e:	68fb      	ldr	r3, [r7, #12]
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004976:	d12a      	bne.n	80049ce <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004980:	d012      	beq.n	80049a8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	2200      	movs	r2, #0
 800498a:	2180      	movs	r1, #128	; 0x80
 800498c:	68f8      	ldr	r0, [r7, #12]
 800498e:	f7ff ff49 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 8004992:	4603      	mov	r3, r0
 8004994:	2b00      	cmp	r3, #0
 8004996:	d02d      	beq.n	80049f4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499c:	f043 0220 	orr.w	r2, r3, #32
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80049a4:	2303      	movs	r3, #3
 80049a6:	e026      	b.n	80049f6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	9300      	str	r3, [sp, #0]
 80049ac:	68bb      	ldr	r3, [r7, #8]
 80049ae:	2200      	movs	r2, #0
 80049b0:	2101      	movs	r1, #1
 80049b2:	68f8      	ldr	r0, [r7, #12]
 80049b4:	f7ff ff36 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 80049b8:	4603      	mov	r3, r0
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d01a      	beq.n	80049f4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049c2:	f043 0220 	orr.w	r2, r3, #32
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80049ca:	2303      	movs	r3, #3
 80049cc:	e013      	b.n	80049f6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	9300      	str	r3, [sp, #0]
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	2200      	movs	r2, #0
 80049d6:	2101      	movs	r1, #1
 80049d8:	68f8      	ldr	r0, [r7, #12]
 80049da:	f7ff ff23 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 80049de:	4603      	mov	r3, r0
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d007      	beq.n	80049f4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049e8:	f043 0220 	orr.w	r2, r3, #32
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e000      	b.n	80049f6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80049f4:	2300      	movs	r3, #0
}
 80049f6:	4618      	mov	r0, r3
 80049f8:	3710      	adds	r7, #16
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
	...

08004a00 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a00:	b580      	push	{r7, lr}
 8004a02:	b088      	sub	sp, #32
 8004a04:	af02      	add	r7, sp, #8
 8004a06:	60f8      	str	r0, [r7, #12]
 8004a08:	60b9      	str	r1, [r7, #8]
 8004a0a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004a0c:	4b1b      	ldr	r3, [pc, #108]	; (8004a7c <SPI_EndRxTxTransaction+0x7c>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	4a1b      	ldr	r2, [pc, #108]	; (8004a80 <SPI_EndRxTxTransaction+0x80>)
 8004a12:	fba2 2303 	umull	r2, r3, r2, r3
 8004a16:	0d5b      	lsrs	r3, r3, #21
 8004a18:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004a1c:	fb02 f303 	mul.w	r3, r2, r3
 8004a20:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a2a:	d112      	bne.n	8004a52 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	9300      	str	r3, [sp, #0]
 8004a30:	68bb      	ldr	r3, [r7, #8]
 8004a32:	2200      	movs	r2, #0
 8004a34:	2180      	movs	r1, #128	; 0x80
 8004a36:	68f8      	ldr	r0, [r7, #12]
 8004a38:	f7ff fef4 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d016      	beq.n	8004a70 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a46:	f043 0220 	orr.w	r2, r3, #32
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004a4e:	2303      	movs	r3, #3
 8004a50:	e00f      	b.n	8004a72 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004a52:	697b      	ldr	r3, [r7, #20]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d00a      	beq.n	8004a6e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004a58:	697b      	ldr	r3, [r7, #20]
 8004a5a:	3b01      	subs	r3, #1
 8004a5c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a68:	2b80      	cmp	r3, #128	; 0x80
 8004a6a:	d0f2      	beq.n	8004a52 <SPI_EndRxTxTransaction+0x52>
 8004a6c:	e000      	b.n	8004a70 <SPI_EndRxTxTransaction+0x70>
        break;
 8004a6e:	bf00      	nop
  }

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	4618      	mov	r0, r3
 8004a74:	3718      	adds	r7, #24
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	20000000 	.word	0x20000000
 8004a80:	165e9f81 	.word	0x165e9f81

08004a84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b082      	sub	sp, #8
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d101      	bne.n	8004a96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e03f      	b.n	8004b16 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a9c:	b2db      	uxtb	r3, r3
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d106      	bne.n	8004ab0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f7fc fdd6 	bl	800165c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	2224      	movs	r2, #36	; 0x24
 8004ab4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	68da      	ldr	r2, [r3, #12]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ac6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ac8:	6878      	ldr	r0, [r7, #4]
 8004aca:	f000 f905 	bl	8004cd8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	691a      	ldr	r2, [r3, #16]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004adc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	695a      	ldr	r2, [r3, #20]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004aec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004afc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2200      	movs	r2, #0
 8004b02:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2220      	movs	r2, #32
 8004b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2220      	movs	r2, #32
 8004b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004b14:	2300      	movs	r3, #0
}
 8004b16:	4618      	mov	r0, r3
 8004b18:	3708      	adds	r7, #8
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bd80      	pop	{r7, pc}

08004b1e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b1e:	b580      	push	{r7, lr}
 8004b20:	b08a      	sub	sp, #40	; 0x28
 8004b22:	af02      	add	r7, sp, #8
 8004b24:	60f8      	str	r0, [r7, #12]
 8004b26:	60b9      	str	r1, [r7, #8]
 8004b28:	603b      	str	r3, [r7, #0]
 8004b2a:	4613      	mov	r3, r2
 8004b2c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	2b20      	cmp	r3, #32
 8004b3c:	d17c      	bne.n	8004c38 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b3e:	68bb      	ldr	r3, [r7, #8]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d002      	beq.n	8004b4a <HAL_UART_Transmit+0x2c>
 8004b44:	88fb      	ldrh	r3, [r7, #6]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d101      	bne.n	8004b4e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e075      	b.n	8004c3a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b54:	2b01      	cmp	r3, #1
 8004b56:	d101      	bne.n	8004b5c <HAL_UART_Transmit+0x3e>
 8004b58:	2302      	movs	r3, #2
 8004b5a:	e06e      	b.n	8004c3a <HAL_UART_Transmit+0x11c>
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	2200      	movs	r2, #0
 8004b68:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	2221      	movs	r2, #33	; 0x21
 8004b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b72:	f7fc ff23 	bl	80019bc <HAL_GetTick>
 8004b76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	88fa      	ldrh	r2, [r7, #6]
 8004b7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	88fa      	ldrh	r2, [r7, #6]
 8004b82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	689b      	ldr	r3, [r3, #8]
 8004b88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b8c:	d108      	bne.n	8004ba0 <HAL_UART_Transmit+0x82>
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d104      	bne.n	8004ba0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b96:	2300      	movs	r3, #0
 8004b98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	61bb      	str	r3, [r7, #24]
 8004b9e:	e003      	b.n	8004ba8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004bb0:	e02a      	b.n	8004c08 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	697b      	ldr	r3, [r7, #20]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	2180      	movs	r1, #128	; 0x80
 8004bbc:	68f8      	ldr	r0, [r7, #12]
 8004bbe:	f000 f840 	bl	8004c42 <UART_WaitOnFlagUntilTimeout>
 8004bc2:	4603      	mov	r3, r0
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d001      	beq.n	8004bcc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004bc8:	2303      	movs	r3, #3
 8004bca:	e036      	b.n	8004c3a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004bcc:	69fb      	ldr	r3, [r7, #28]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d10b      	bne.n	8004bea <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	881b      	ldrh	r3, [r3, #0]
 8004bd6:	461a      	mov	r2, r3
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004be0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004be2:	69bb      	ldr	r3, [r7, #24]
 8004be4:	3302      	adds	r3, #2
 8004be6:	61bb      	str	r3, [r7, #24]
 8004be8:	e007      	b.n	8004bfa <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	781a      	ldrb	r2, [r3, #0]
 8004bee:	68fb      	ldr	r3, [r7, #12]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004bf4:	69fb      	ldr	r3, [r7, #28]
 8004bf6:	3301      	adds	r3, #1
 8004bf8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004bfe:	b29b      	uxth	r3, r3
 8004c00:	3b01      	subs	r3, #1
 8004c02:	b29a      	uxth	r2, r3
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004c0c:	b29b      	uxth	r3, r3
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d1cf      	bne.n	8004bb2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	9300      	str	r3, [sp, #0]
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	2200      	movs	r2, #0
 8004c1a:	2140      	movs	r1, #64	; 0x40
 8004c1c:	68f8      	ldr	r0, [r7, #12]
 8004c1e:	f000 f810 	bl	8004c42 <UART_WaitOnFlagUntilTimeout>
 8004c22:	4603      	mov	r3, r0
 8004c24:	2b00      	cmp	r3, #0
 8004c26:	d001      	beq.n	8004c2c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004c28:	2303      	movs	r3, #3
 8004c2a:	e006      	b.n	8004c3a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	2220      	movs	r2, #32
 8004c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004c34:	2300      	movs	r3, #0
 8004c36:	e000      	b.n	8004c3a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004c38:	2302      	movs	r3, #2
  }
}
 8004c3a:	4618      	mov	r0, r3
 8004c3c:	3720      	adds	r7, #32
 8004c3e:	46bd      	mov	sp, r7
 8004c40:	bd80      	pop	{r7, pc}

08004c42 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004c42:	b580      	push	{r7, lr}
 8004c44:	b084      	sub	sp, #16
 8004c46:	af00      	add	r7, sp, #0
 8004c48:	60f8      	str	r0, [r7, #12]
 8004c4a:	60b9      	str	r1, [r7, #8]
 8004c4c:	603b      	str	r3, [r7, #0]
 8004c4e:	4613      	mov	r3, r2
 8004c50:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c52:	e02c      	b.n	8004cae <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c5a:	d028      	beq.n	8004cae <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d007      	beq.n	8004c72 <UART_WaitOnFlagUntilTimeout+0x30>
 8004c62:	f7fc feab 	bl	80019bc <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	69ba      	ldr	r2, [r7, #24]
 8004c6e:	429a      	cmp	r2, r3
 8004c70:	d21d      	bcs.n	8004cae <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68da      	ldr	r2, [r3, #12]
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004c80:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	695a      	ldr	r2, [r3, #20]
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f022 0201 	bic.w	r2, r2, #1
 8004c90:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2220      	movs	r2, #32
 8004c96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2220      	movs	r2, #32
 8004c9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004caa:	2303      	movs	r3, #3
 8004cac:	e00f      	b.n	8004cce <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	68ba      	ldr	r2, [r7, #8]
 8004cba:	429a      	cmp	r2, r3
 8004cbc:	bf0c      	ite	eq
 8004cbe:	2301      	moveq	r3, #1
 8004cc0:	2300      	movne	r3, #0
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	461a      	mov	r2, r3
 8004cc6:	79fb      	ldrb	r3, [r7, #7]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d0c3      	beq.n	8004c54 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
	...

08004cd8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004cdc:	b09f      	sub	sp, #124	; 0x7c
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004ce2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004cec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cee:	68d9      	ldr	r1, [r3, #12]
 8004cf0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	ea40 0301 	orr.w	r3, r0, r1
 8004cf8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cfa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004cfc:	689a      	ldr	r2, [r3, #8]
 8004cfe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	431a      	orrs	r2, r3
 8004d04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	431a      	orrs	r2, r3
 8004d0a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d0c:	69db      	ldr	r3, [r3, #28]
 8004d0e:	4313      	orrs	r3, r2
 8004d10:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8004d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004d1c:	f021 010c 	bic.w	r1, r1, #12
 8004d20:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d22:	681a      	ldr	r2, [r3, #0]
 8004d24:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d26:	430b      	orrs	r3, r1
 8004d28:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d2a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d36:	6999      	ldr	r1, [r3, #24]
 8004d38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d3a:	681a      	ldr	r2, [r3, #0]
 8004d3c:	ea40 0301 	orr.w	r3, r0, r1
 8004d40:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	4bc5      	ldr	r3, [pc, #788]	; (800505c <UART_SetConfig+0x384>)
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d004      	beq.n	8004d56 <UART_SetConfig+0x7e>
 8004d4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d4e:	681a      	ldr	r2, [r3, #0]
 8004d50:	4bc3      	ldr	r3, [pc, #780]	; (8005060 <UART_SetConfig+0x388>)
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d103      	bne.n	8004d5e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d56:	f7fe fe6b 	bl	8003a30 <HAL_RCC_GetPCLK2Freq>
 8004d5a:	6778      	str	r0, [r7, #116]	; 0x74
 8004d5c:	e002      	b.n	8004d64 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d5e:	f7fe fe53 	bl	8003a08 <HAL_RCC_GetPCLK1Freq>
 8004d62:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d64:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d66:	69db      	ldr	r3, [r3, #28]
 8004d68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d6c:	f040 80b6 	bne.w	8004edc <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d70:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d72:	461c      	mov	r4, r3
 8004d74:	f04f 0500 	mov.w	r5, #0
 8004d78:	4622      	mov	r2, r4
 8004d7a:	462b      	mov	r3, r5
 8004d7c:	1891      	adds	r1, r2, r2
 8004d7e:	6439      	str	r1, [r7, #64]	; 0x40
 8004d80:	415b      	adcs	r3, r3
 8004d82:	647b      	str	r3, [r7, #68]	; 0x44
 8004d84:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004d88:	1912      	adds	r2, r2, r4
 8004d8a:	eb45 0303 	adc.w	r3, r5, r3
 8004d8e:	f04f 0000 	mov.w	r0, #0
 8004d92:	f04f 0100 	mov.w	r1, #0
 8004d96:	00d9      	lsls	r1, r3, #3
 8004d98:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004d9c:	00d0      	lsls	r0, r2, #3
 8004d9e:	4602      	mov	r2, r0
 8004da0:	460b      	mov	r3, r1
 8004da2:	1911      	adds	r1, r2, r4
 8004da4:	6639      	str	r1, [r7, #96]	; 0x60
 8004da6:	416b      	adcs	r3, r5
 8004da8:	667b      	str	r3, [r7, #100]	; 0x64
 8004daa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	461a      	mov	r2, r3
 8004db0:	f04f 0300 	mov.w	r3, #0
 8004db4:	1891      	adds	r1, r2, r2
 8004db6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004db8:	415b      	adcs	r3, r3
 8004dba:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004dbc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004dc0:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004dc4:	f7fb fa74 	bl	80002b0 <__aeabi_uldivmod>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	460b      	mov	r3, r1
 8004dcc:	4ba5      	ldr	r3, [pc, #660]	; (8005064 <UART_SetConfig+0x38c>)
 8004dce:	fba3 2302 	umull	r2, r3, r3, r2
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	011e      	lsls	r6, r3, #4
 8004dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004dd8:	461c      	mov	r4, r3
 8004dda:	f04f 0500 	mov.w	r5, #0
 8004dde:	4622      	mov	r2, r4
 8004de0:	462b      	mov	r3, r5
 8004de2:	1891      	adds	r1, r2, r2
 8004de4:	6339      	str	r1, [r7, #48]	; 0x30
 8004de6:	415b      	adcs	r3, r3
 8004de8:	637b      	str	r3, [r7, #52]	; 0x34
 8004dea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004dee:	1912      	adds	r2, r2, r4
 8004df0:	eb45 0303 	adc.w	r3, r5, r3
 8004df4:	f04f 0000 	mov.w	r0, #0
 8004df8:	f04f 0100 	mov.w	r1, #0
 8004dfc:	00d9      	lsls	r1, r3, #3
 8004dfe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004e02:	00d0      	lsls	r0, r2, #3
 8004e04:	4602      	mov	r2, r0
 8004e06:	460b      	mov	r3, r1
 8004e08:	1911      	adds	r1, r2, r4
 8004e0a:	65b9      	str	r1, [r7, #88]	; 0x58
 8004e0c:	416b      	adcs	r3, r5
 8004e0e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004e10:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e12:	685b      	ldr	r3, [r3, #4]
 8004e14:	461a      	mov	r2, r3
 8004e16:	f04f 0300 	mov.w	r3, #0
 8004e1a:	1891      	adds	r1, r2, r2
 8004e1c:	62b9      	str	r1, [r7, #40]	; 0x28
 8004e1e:	415b      	adcs	r3, r3
 8004e20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e22:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e26:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004e2a:	f7fb fa41 	bl	80002b0 <__aeabi_uldivmod>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	460b      	mov	r3, r1
 8004e32:	4b8c      	ldr	r3, [pc, #560]	; (8005064 <UART_SetConfig+0x38c>)
 8004e34:	fba3 1302 	umull	r1, r3, r3, r2
 8004e38:	095b      	lsrs	r3, r3, #5
 8004e3a:	2164      	movs	r1, #100	; 0x64
 8004e3c:	fb01 f303 	mul.w	r3, r1, r3
 8004e40:	1ad3      	subs	r3, r2, r3
 8004e42:	00db      	lsls	r3, r3, #3
 8004e44:	3332      	adds	r3, #50	; 0x32
 8004e46:	4a87      	ldr	r2, [pc, #540]	; (8005064 <UART_SetConfig+0x38c>)
 8004e48:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4c:	095b      	lsrs	r3, r3, #5
 8004e4e:	005b      	lsls	r3, r3, #1
 8004e50:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e54:	441e      	add	r6, r3
 8004e56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f04f 0100 	mov.w	r1, #0
 8004e5e:	4602      	mov	r2, r0
 8004e60:	460b      	mov	r3, r1
 8004e62:	1894      	adds	r4, r2, r2
 8004e64:	623c      	str	r4, [r7, #32]
 8004e66:	415b      	adcs	r3, r3
 8004e68:	627b      	str	r3, [r7, #36]	; 0x24
 8004e6a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e6e:	1812      	adds	r2, r2, r0
 8004e70:	eb41 0303 	adc.w	r3, r1, r3
 8004e74:	f04f 0400 	mov.w	r4, #0
 8004e78:	f04f 0500 	mov.w	r5, #0
 8004e7c:	00dd      	lsls	r5, r3, #3
 8004e7e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004e82:	00d4      	lsls	r4, r2, #3
 8004e84:	4622      	mov	r2, r4
 8004e86:	462b      	mov	r3, r5
 8004e88:	1814      	adds	r4, r2, r0
 8004e8a:	653c      	str	r4, [r7, #80]	; 0x50
 8004e8c:	414b      	adcs	r3, r1
 8004e8e:	657b      	str	r3, [r7, #84]	; 0x54
 8004e90:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	461a      	mov	r2, r3
 8004e96:	f04f 0300 	mov.w	r3, #0
 8004e9a:	1891      	adds	r1, r2, r2
 8004e9c:	61b9      	str	r1, [r7, #24]
 8004e9e:	415b      	adcs	r3, r3
 8004ea0:	61fb      	str	r3, [r7, #28]
 8004ea2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ea6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8004eaa:	f7fb fa01 	bl	80002b0 <__aeabi_uldivmod>
 8004eae:	4602      	mov	r2, r0
 8004eb0:	460b      	mov	r3, r1
 8004eb2:	4b6c      	ldr	r3, [pc, #432]	; (8005064 <UART_SetConfig+0x38c>)
 8004eb4:	fba3 1302 	umull	r1, r3, r3, r2
 8004eb8:	095b      	lsrs	r3, r3, #5
 8004eba:	2164      	movs	r1, #100	; 0x64
 8004ebc:	fb01 f303 	mul.w	r3, r1, r3
 8004ec0:	1ad3      	subs	r3, r2, r3
 8004ec2:	00db      	lsls	r3, r3, #3
 8004ec4:	3332      	adds	r3, #50	; 0x32
 8004ec6:	4a67      	ldr	r2, [pc, #412]	; (8005064 <UART_SetConfig+0x38c>)
 8004ec8:	fba2 2303 	umull	r2, r3, r2, r3
 8004ecc:	095b      	lsrs	r3, r3, #5
 8004ece:	f003 0207 	and.w	r2, r3, #7
 8004ed2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	4432      	add	r2, r6
 8004ed8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004eda:	e0b9      	b.n	8005050 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004edc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ede:	461c      	mov	r4, r3
 8004ee0:	f04f 0500 	mov.w	r5, #0
 8004ee4:	4622      	mov	r2, r4
 8004ee6:	462b      	mov	r3, r5
 8004ee8:	1891      	adds	r1, r2, r2
 8004eea:	6139      	str	r1, [r7, #16]
 8004eec:	415b      	adcs	r3, r3
 8004eee:	617b      	str	r3, [r7, #20]
 8004ef0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004ef4:	1912      	adds	r2, r2, r4
 8004ef6:	eb45 0303 	adc.w	r3, r5, r3
 8004efa:	f04f 0000 	mov.w	r0, #0
 8004efe:	f04f 0100 	mov.w	r1, #0
 8004f02:	00d9      	lsls	r1, r3, #3
 8004f04:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004f08:	00d0      	lsls	r0, r2, #3
 8004f0a:	4602      	mov	r2, r0
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	eb12 0804 	adds.w	r8, r2, r4
 8004f12:	eb43 0905 	adc.w	r9, r3, r5
 8004f16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f18:	685b      	ldr	r3, [r3, #4]
 8004f1a:	4618      	mov	r0, r3
 8004f1c:	f04f 0100 	mov.w	r1, #0
 8004f20:	f04f 0200 	mov.w	r2, #0
 8004f24:	f04f 0300 	mov.w	r3, #0
 8004f28:	008b      	lsls	r3, r1, #2
 8004f2a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004f2e:	0082      	lsls	r2, r0, #2
 8004f30:	4640      	mov	r0, r8
 8004f32:	4649      	mov	r1, r9
 8004f34:	f7fb f9bc 	bl	80002b0 <__aeabi_uldivmod>
 8004f38:	4602      	mov	r2, r0
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	4b49      	ldr	r3, [pc, #292]	; (8005064 <UART_SetConfig+0x38c>)
 8004f3e:	fba3 2302 	umull	r2, r3, r3, r2
 8004f42:	095b      	lsrs	r3, r3, #5
 8004f44:	011e      	lsls	r6, r3, #4
 8004f46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004f48:	4618      	mov	r0, r3
 8004f4a:	f04f 0100 	mov.w	r1, #0
 8004f4e:	4602      	mov	r2, r0
 8004f50:	460b      	mov	r3, r1
 8004f52:	1894      	adds	r4, r2, r2
 8004f54:	60bc      	str	r4, [r7, #8]
 8004f56:	415b      	adcs	r3, r3
 8004f58:	60fb      	str	r3, [r7, #12]
 8004f5a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f5e:	1812      	adds	r2, r2, r0
 8004f60:	eb41 0303 	adc.w	r3, r1, r3
 8004f64:	f04f 0400 	mov.w	r4, #0
 8004f68:	f04f 0500 	mov.w	r5, #0
 8004f6c:	00dd      	lsls	r5, r3, #3
 8004f6e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004f72:	00d4      	lsls	r4, r2, #3
 8004f74:	4622      	mov	r2, r4
 8004f76:	462b      	mov	r3, r5
 8004f78:	1814      	adds	r4, r2, r0
 8004f7a:	64bc      	str	r4, [r7, #72]	; 0x48
 8004f7c:	414b      	adcs	r3, r1
 8004f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f80:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	4618      	mov	r0, r3
 8004f86:	f04f 0100 	mov.w	r1, #0
 8004f8a:	f04f 0200 	mov.w	r2, #0
 8004f8e:	f04f 0300 	mov.w	r3, #0
 8004f92:	008b      	lsls	r3, r1, #2
 8004f94:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004f98:	0082      	lsls	r2, r0, #2
 8004f9a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8004f9e:	f7fb f987 	bl	80002b0 <__aeabi_uldivmod>
 8004fa2:	4602      	mov	r2, r0
 8004fa4:	460b      	mov	r3, r1
 8004fa6:	4b2f      	ldr	r3, [pc, #188]	; (8005064 <UART_SetConfig+0x38c>)
 8004fa8:	fba3 1302 	umull	r1, r3, r3, r2
 8004fac:	095b      	lsrs	r3, r3, #5
 8004fae:	2164      	movs	r1, #100	; 0x64
 8004fb0:	fb01 f303 	mul.w	r3, r1, r3
 8004fb4:	1ad3      	subs	r3, r2, r3
 8004fb6:	011b      	lsls	r3, r3, #4
 8004fb8:	3332      	adds	r3, #50	; 0x32
 8004fba:	4a2a      	ldr	r2, [pc, #168]	; (8005064 <UART_SetConfig+0x38c>)
 8004fbc:	fba2 2303 	umull	r2, r3, r2, r3
 8004fc0:	095b      	lsrs	r3, r3, #5
 8004fc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004fc6:	441e      	add	r6, r3
 8004fc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f04f 0100 	mov.w	r1, #0
 8004fd0:	4602      	mov	r2, r0
 8004fd2:	460b      	mov	r3, r1
 8004fd4:	1894      	adds	r4, r2, r2
 8004fd6:	603c      	str	r4, [r7, #0]
 8004fd8:	415b      	adcs	r3, r3
 8004fda:	607b      	str	r3, [r7, #4]
 8004fdc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fe0:	1812      	adds	r2, r2, r0
 8004fe2:	eb41 0303 	adc.w	r3, r1, r3
 8004fe6:	f04f 0400 	mov.w	r4, #0
 8004fea:	f04f 0500 	mov.w	r5, #0
 8004fee:	00dd      	lsls	r5, r3, #3
 8004ff0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004ff4:	00d4      	lsls	r4, r2, #3
 8004ff6:	4622      	mov	r2, r4
 8004ff8:	462b      	mov	r3, r5
 8004ffa:	eb12 0a00 	adds.w	sl, r2, r0
 8004ffe:	eb43 0b01 	adc.w	fp, r3, r1
 8005002:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	4618      	mov	r0, r3
 8005008:	f04f 0100 	mov.w	r1, #0
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	f04f 0300 	mov.w	r3, #0
 8005014:	008b      	lsls	r3, r1, #2
 8005016:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800501a:	0082      	lsls	r2, r0, #2
 800501c:	4650      	mov	r0, sl
 800501e:	4659      	mov	r1, fp
 8005020:	f7fb f946 	bl	80002b0 <__aeabi_uldivmod>
 8005024:	4602      	mov	r2, r0
 8005026:	460b      	mov	r3, r1
 8005028:	4b0e      	ldr	r3, [pc, #56]	; (8005064 <UART_SetConfig+0x38c>)
 800502a:	fba3 1302 	umull	r1, r3, r3, r2
 800502e:	095b      	lsrs	r3, r3, #5
 8005030:	2164      	movs	r1, #100	; 0x64
 8005032:	fb01 f303 	mul.w	r3, r1, r3
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	011b      	lsls	r3, r3, #4
 800503a:	3332      	adds	r3, #50	; 0x32
 800503c:	4a09      	ldr	r2, [pc, #36]	; (8005064 <UART_SetConfig+0x38c>)
 800503e:	fba2 2303 	umull	r2, r3, r2, r3
 8005042:	095b      	lsrs	r3, r3, #5
 8005044:	f003 020f 	and.w	r2, r3, #15
 8005048:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4432      	add	r2, r6
 800504e:	609a      	str	r2, [r3, #8]
}
 8005050:	bf00      	nop
 8005052:	377c      	adds	r7, #124	; 0x7c
 8005054:	46bd      	mov	sp, r7
 8005056:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505a:	bf00      	nop
 800505c:	40011000 	.word	0x40011000
 8005060:	40011400 	.word	0x40011400
 8005064:	51eb851f 	.word	0x51eb851f

08005068 <__errno>:
 8005068:	4b01      	ldr	r3, [pc, #4]	; (8005070 <__errno+0x8>)
 800506a:	6818      	ldr	r0, [r3, #0]
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	2000000c 	.word	0x2000000c

08005074 <__libc_init_array>:
 8005074:	b570      	push	{r4, r5, r6, lr}
 8005076:	4d0d      	ldr	r5, [pc, #52]	; (80050ac <__libc_init_array+0x38>)
 8005078:	4c0d      	ldr	r4, [pc, #52]	; (80050b0 <__libc_init_array+0x3c>)
 800507a:	1b64      	subs	r4, r4, r5
 800507c:	10a4      	asrs	r4, r4, #2
 800507e:	2600      	movs	r6, #0
 8005080:	42a6      	cmp	r6, r4
 8005082:	d109      	bne.n	8005098 <__libc_init_array+0x24>
 8005084:	4d0b      	ldr	r5, [pc, #44]	; (80050b4 <__libc_init_array+0x40>)
 8005086:	4c0c      	ldr	r4, [pc, #48]	; (80050b8 <__libc_init_array+0x44>)
 8005088:	f000 ffec 	bl	8006064 <_init>
 800508c:	1b64      	subs	r4, r4, r5
 800508e:	10a4      	asrs	r4, r4, #2
 8005090:	2600      	movs	r6, #0
 8005092:	42a6      	cmp	r6, r4
 8005094:	d105      	bne.n	80050a2 <__libc_init_array+0x2e>
 8005096:	bd70      	pop	{r4, r5, r6, pc}
 8005098:	f855 3b04 	ldr.w	r3, [r5], #4
 800509c:	4798      	blx	r3
 800509e:	3601      	adds	r6, #1
 80050a0:	e7ee      	b.n	8005080 <__libc_init_array+0xc>
 80050a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80050a6:	4798      	blx	r3
 80050a8:	3601      	adds	r6, #1
 80050aa:	e7f2      	b.n	8005092 <__libc_init_array+0x1e>
 80050ac:	08006288 	.word	0x08006288
 80050b0:	08006288 	.word	0x08006288
 80050b4:	08006288 	.word	0x08006288
 80050b8:	0800628c 	.word	0x0800628c

080050bc <memset>:
 80050bc:	4402      	add	r2, r0
 80050be:	4603      	mov	r3, r0
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d100      	bne.n	80050c6 <memset+0xa>
 80050c4:	4770      	bx	lr
 80050c6:	f803 1b01 	strb.w	r1, [r3], #1
 80050ca:	e7f9      	b.n	80050c0 <memset+0x4>

080050cc <iprintf>:
 80050cc:	b40f      	push	{r0, r1, r2, r3}
 80050ce:	4b0a      	ldr	r3, [pc, #40]	; (80050f8 <iprintf+0x2c>)
 80050d0:	b513      	push	{r0, r1, r4, lr}
 80050d2:	681c      	ldr	r4, [r3, #0]
 80050d4:	b124      	cbz	r4, 80050e0 <iprintf+0x14>
 80050d6:	69a3      	ldr	r3, [r4, #24]
 80050d8:	b913      	cbnz	r3, 80050e0 <iprintf+0x14>
 80050da:	4620      	mov	r0, r4
 80050dc:	f000 fa5e 	bl	800559c <__sinit>
 80050e0:	ab05      	add	r3, sp, #20
 80050e2:	9a04      	ldr	r2, [sp, #16]
 80050e4:	68a1      	ldr	r1, [r4, #8]
 80050e6:	9301      	str	r3, [sp, #4]
 80050e8:	4620      	mov	r0, r4
 80050ea:	f000 fc2f 	bl	800594c <_vfiprintf_r>
 80050ee:	b002      	add	sp, #8
 80050f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80050f4:	b004      	add	sp, #16
 80050f6:	4770      	bx	lr
 80050f8:	2000000c 	.word	0x2000000c

080050fc <_puts_r>:
 80050fc:	b570      	push	{r4, r5, r6, lr}
 80050fe:	460e      	mov	r6, r1
 8005100:	4605      	mov	r5, r0
 8005102:	b118      	cbz	r0, 800510c <_puts_r+0x10>
 8005104:	6983      	ldr	r3, [r0, #24]
 8005106:	b90b      	cbnz	r3, 800510c <_puts_r+0x10>
 8005108:	f000 fa48 	bl	800559c <__sinit>
 800510c:	69ab      	ldr	r3, [r5, #24]
 800510e:	68ac      	ldr	r4, [r5, #8]
 8005110:	b913      	cbnz	r3, 8005118 <_puts_r+0x1c>
 8005112:	4628      	mov	r0, r5
 8005114:	f000 fa42 	bl	800559c <__sinit>
 8005118:	4b2c      	ldr	r3, [pc, #176]	; (80051cc <_puts_r+0xd0>)
 800511a:	429c      	cmp	r4, r3
 800511c:	d120      	bne.n	8005160 <_puts_r+0x64>
 800511e:	686c      	ldr	r4, [r5, #4]
 8005120:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005122:	07db      	lsls	r3, r3, #31
 8005124:	d405      	bmi.n	8005132 <_puts_r+0x36>
 8005126:	89a3      	ldrh	r3, [r4, #12]
 8005128:	0598      	lsls	r0, r3, #22
 800512a:	d402      	bmi.n	8005132 <_puts_r+0x36>
 800512c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800512e:	f000 fad3 	bl	80056d8 <__retarget_lock_acquire_recursive>
 8005132:	89a3      	ldrh	r3, [r4, #12]
 8005134:	0719      	lsls	r1, r3, #28
 8005136:	d51d      	bpl.n	8005174 <_puts_r+0x78>
 8005138:	6923      	ldr	r3, [r4, #16]
 800513a:	b1db      	cbz	r3, 8005174 <_puts_r+0x78>
 800513c:	3e01      	subs	r6, #1
 800513e:	68a3      	ldr	r3, [r4, #8]
 8005140:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005144:	3b01      	subs	r3, #1
 8005146:	60a3      	str	r3, [r4, #8]
 8005148:	bb39      	cbnz	r1, 800519a <_puts_r+0x9e>
 800514a:	2b00      	cmp	r3, #0
 800514c:	da38      	bge.n	80051c0 <_puts_r+0xc4>
 800514e:	4622      	mov	r2, r4
 8005150:	210a      	movs	r1, #10
 8005152:	4628      	mov	r0, r5
 8005154:	f000 f848 	bl	80051e8 <__swbuf_r>
 8005158:	3001      	adds	r0, #1
 800515a:	d011      	beq.n	8005180 <_puts_r+0x84>
 800515c:	250a      	movs	r5, #10
 800515e:	e011      	b.n	8005184 <_puts_r+0x88>
 8005160:	4b1b      	ldr	r3, [pc, #108]	; (80051d0 <_puts_r+0xd4>)
 8005162:	429c      	cmp	r4, r3
 8005164:	d101      	bne.n	800516a <_puts_r+0x6e>
 8005166:	68ac      	ldr	r4, [r5, #8]
 8005168:	e7da      	b.n	8005120 <_puts_r+0x24>
 800516a:	4b1a      	ldr	r3, [pc, #104]	; (80051d4 <_puts_r+0xd8>)
 800516c:	429c      	cmp	r4, r3
 800516e:	bf08      	it	eq
 8005170:	68ec      	ldreq	r4, [r5, #12]
 8005172:	e7d5      	b.n	8005120 <_puts_r+0x24>
 8005174:	4621      	mov	r1, r4
 8005176:	4628      	mov	r0, r5
 8005178:	f000 f888 	bl	800528c <__swsetup_r>
 800517c:	2800      	cmp	r0, #0
 800517e:	d0dd      	beq.n	800513c <_puts_r+0x40>
 8005180:	f04f 35ff 	mov.w	r5, #4294967295
 8005184:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005186:	07da      	lsls	r2, r3, #31
 8005188:	d405      	bmi.n	8005196 <_puts_r+0x9a>
 800518a:	89a3      	ldrh	r3, [r4, #12]
 800518c:	059b      	lsls	r3, r3, #22
 800518e:	d402      	bmi.n	8005196 <_puts_r+0x9a>
 8005190:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005192:	f000 faa2 	bl	80056da <__retarget_lock_release_recursive>
 8005196:	4628      	mov	r0, r5
 8005198:	bd70      	pop	{r4, r5, r6, pc}
 800519a:	2b00      	cmp	r3, #0
 800519c:	da04      	bge.n	80051a8 <_puts_r+0xac>
 800519e:	69a2      	ldr	r2, [r4, #24]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	dc06      	bgt.n	80051b2 <_puts_r+0xb6>
 80051a4:	290a      	cmp	r1, #10
 80051a6:	d004      	beq.n	80051b2 <_puts_r+0xb6>
 80051a8:	6823      	ldr	r3, [r4, #0]
 80051aa:	1c5a      	adds	r2, r3, #1
 80051ac:	6022      	str	r2, [r4, #0]
 80051ae:	7019      	strb	r1, [r3, #0]
 80051b0:	e7c5      	b.n	800513e <_puts_r+0x42>
 80051b2:	4622      	mov	r2, r4
 80051b4:	4628      	mov	r0, r5
 80051b6:	f000 f817 	bl	80051e8 <__swbuf_r>
 80051ba:	3001      	adds	r0, #1
 80051bc:	d1bf      	bne.n	800513e <_puts_r+0x42>
 80051be:	e7df      	b.n	8005180 <_puts_r+0x84>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	250a      	movs	r5, #10
 80051c4:	1c5a      	adds	r2, r3, #1
 80051c6:	6022      	str	r2, [r4, #0]
 80051c8:	701d      	strb	r5, [r3, #0]
 80051ca:	e7db      	b.n	8005184 <_puts_r+0x88>
 80051cc:	0800620c 	.word	0x0800620c
 80051d0:	0800622c 	.word	0x0800622c
 80051d4:	080061ec 	.word	0x080061ec

080051d8 <puts>:
 80051d8:	4b02      	ldr	r3, [pc, #8]	; (80051e4 <puts+0xc>)
 80051da:	4601      	mov	r1, r0
 80051dc:	6818      	ldr	r0, [r3, #0]
 80051de:	f7ff bf8d 	b.w	80050fc <_puts_r>
 80051e2:	bf00      	nop
 80051e4:	2000000c 	.word	0x2000000c

080051e8 <__swbuf_r>:
 80051e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ea:	460e      	mov	r6, r1
 80051ec:	4614      	mov	r4, r2
 80051ee:	4605      	mov	r5, r0
 80051f0:	b118      	cbz	r0, 80051fa <__swbuf_r+0x12>
 80051f2:	6983      	ldr	r3, [r0, #24]
 80051f4:	b90b      	cbnz	r3, 80051fa <__swbuf_r+0x12>
 80051f6:	f000 f9d1 	bl	800559c <__sinit>
 80051fa:	4b21      	ldr	r3, [pc, #132]	; (8005280 <__swbuf_r+0x98>)
 80051fc:	429c      	cmp	r4, r3
 80051fe:	d12b      	bne.n	8005258 <__swbuf_r+0x70>
 8005200:	686c      	ldr	r4, [r5, #4]
 8005202:	69a3      	ldr	r3, [r4, #24]
 8005204:	60a3      	str	r3, [r4, #8]
 8005206:	89a3      	ldrh	r3, [r4, #12]
 8005208:	071a      	lsls	r2, r3, #28
 800520a:	d52f      	bpl.n	800526c <__swbuf_r+0x84>
 800520c:	6923      	ldr	r3, [r4, #16]
 800520e:	b36b      	cbz	r3, 800526c <__swbuf_r+0x84>
 8005210:	6923      	ldr	r3, [r4, #16]
 8005212:	6820      	ldr	r0, [r4, #0]
 8005214:	1ac0      	subs	r0, r0, r3
 8005216:	6963      	ldr	r3, [r4, #20]
 8005218:	b2f6      	uxtb	r6, r6
 800521a:	4283      	cmp	r3, r0
 800521c:	4637      	mov	r7, r6
 800521e:	dc04      	bgt.n	800522a <__swbuf_r+0x42>
 8005220:	4621      	mov	r1, r4
 8005222:	4628      	mov	r0, r5
 8005224:	f000 f926 	bl	8005474 <_fflush_r>
 8005228:	bb30      	cbnz	r0, 8005278 <__swbuf_r+0x90>
 800522a:	68a3      	ldr	r3, [r4, #8]
 800522c:	3b01      	subs	r3, #1
 800522e:	60a3      	str	r3, [r4, #8]
 8005230:	6823      	ldr	r3, [r4, #0]
 8005232:	1c5a      	adds	r2, r3, #1
 8005234:	6022      	str	r2, [r4, #0]
 8005236:	701e      	strb	r6, [r3, #0]
 8005238:	6963      	ldr	r3, [r4, #20]
 800523a:	3001      	adds	r0, #1
 800523c:	4283      	cmp	r3, r0
 800523e:	d004      	beq.n	800524a <__swbuf_r+0x62>
 8005240:	89a3      	ldrh	r3, [r4, #12]
 8005242:	07db      	lsls	r3, r3, #31
 8005244:	d506      	bpl.n	8005254 <__swbuf_r+0x6c>
 8005246:	2e0a      	cmp	r6, #10
 8005248:	d104      	bne.n	8005254 <__swbuf_r+0x6c>
 800524a:	4621      	mov	r1, r4
 800524c:	4628      	mov	r0, r5
 800524e:	f000 f911 	bl	8005474 <_fflush_r>
 8005252:	b988      	cbnz	r0, 8005278 <__swbuf_r+0x90>
 8005254:	4638      	mov	r0, r7
 8005256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005258:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <__swbuf_r+0x9c>)
 800525a:	429c      	cmp	r4, r3
 800525c:	d101      	bne.n	8005262 <__swbuf_r+0x7a>
 800525e:	68ac      	ldr	r4, [r5, #8]
 8005260:	e7cf      	b.n	8005202 <__swbuf_r+0x1a>
 8005262:	4b09      	ldr	r3, [pc, #36]	; (8005288 <__swbuf_r+0xa0>)
 8005264:	429c      	cmp	r4, r3
 8005266:	bf08      	it	eq
 8005268:	68ec      	ldreq	r4, [r5, #12]
 800526a:	e7ca      	b.n	8005202 <__swbuf_r+0x1a>
 800526c:	4621      	mov	r1, r4
 800526e:	4628      	mov	r0, r5
 8005270:	f000 f80c 	bl	800528c <__swsetup_r>
 8005274:	2800      	cmp	r0, #0
 8005276:	d0cb      	beq.n	8005210 <__swbuf_r+0x28>
 8005278:	f04f 37ff 	mov.w	r7, #4294967295
 800527c:	e7ea      	b.n	8005254 <__swbuf_r+0x6c>
 800527e:	bf00      	nop
 8005280:	0800620c 	.word	0x0800620c
 8005284:	0800622c 	.word	0x0800622c
 8005288:	080061ec 	.word	0x080061ec

0800528c <__swsetup_r>:
 800528c:	4b32      	ldr	r3, [pc, #200]	; (8005358 <__swsetup_r+0xcc>)
 800528e:	b570      	push	{r4, r5, r6, lr}
 8005290:	681d      	ldr	r5, [r3, #0]
 8005292:	4606      	mov	r6, r0
 8005294:	460c      	mov	r4, r1
 8005296:	b125      	cbz	r5, 80052a2 <__swsetup_r+0x16>
 8005298:	69ab      	ldr	r3, [r5, #24]
 800529a:	b913      	cbnz	r3, 80052a2 <__swsetup_r+0x16>
 800529c:	4628      	mov	r0, r5
 800529e:	f000 f97d 	bl	800559c <__sinit>
 80052a2:	4b2e      	ldr	r3, [pc, #184]	; (800535c <__swsetup_r+0xd0>)
 80052a4:	429c      	cmp	r4, r3
 80052a6:	d10f      	bne.n	80052c8 <__swsetup_r+0x3c>
 80052a8:	686c      	ldr	r4, [r5, #4]
 80052aa:	89a3      	ldrh	r3, [r4, #12]
 80052ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80052b0:	0719      	lsls	r1, r3, #28
 80052b2:	d42c      	bmi.n	800530e <__swsetup_r+0x82>
 80052b4:	06dd      	lsls	r5, r3, #27
 80052b6:	d411      	bmi.n	80052dc <__swsetup_r+0x50>
 80052b8:	2309      	movs	r3, #9
 80052ba:	6033      	str	r3, [r6, #0]
 80052bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80052c0:	81a3      	strh	r3, [r4, #12]
 80052c2:	f04f 30ff 	mov.w	r0, #4294967295
 80052c6:	e03e      	b.n	8005346 <__swsetup_r+0xba>
 80052c8:	4b25      	ldr	r3, [pc, #148]	; (8005360 <__swsetup_r+0xd4>)
 80052ca:	429c      	cmp	r4, r3
 80052cc:	d101      	bne.n	80052d2 <__swsetup_r+0x46>
 80052ce:	68ac      	ldr	r4, [r5, #8]
 80052d0:	e7eb      	b.n	80052aa <__swsetup_r+0x1e>
 80052d2:	4b24      	ldr	r3, [pc, #144]	; (8005364 <__swsetup_r+0xd8>)
 80052d4:	429c      	cmp	r4, r3
 80052d6:	bf08      	it	eq
 80052d8:	68ec      	ldreq	r4, [r5, #12]
 80052da:	e7e6      	b.n	80052aa <__swsetup_r+0x1e>
 80052dc:	0758      	lsls	r0, r3, #29
 80052de:	d512      	bpl.n	8005306 <__swsetup_r+0x7a>
 80052e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052e2:	b141      	cbz	r1, 80052f6 <__swsetup_r+0x6a>
 80052e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052e8:	4299      	cmp	r1, r3
 80052ea:	d002      	beq.n	80052f2 <__swsetup_r+0x66>
 80052ec:	4630      	mov	r0, r6
 80052ee:	f000 fa59 	bl	80057a4 <_free_r>
 80052f2:	2300      	movs	r3, #0
 80052f4:	6363      	str	r3, [r4, #52]	; 0x34
 80052f6:	89a3      	ldrh	r3, [r4, #12]
 80052f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80052fc:	81a3      	strh	r3, [r4, #12]
 80052fe:	2300      	movs	r3, #0
 8005300:	6063      	str	r3, [r4, #4]
 8005302:	6923      	ldr	r3, [r4, #16]
 8005304:	6023      	str	r3, [r4, #0]
 8005306:	89a3      	ldrh	r3, [r4, #12]
 8005308:	f043 0308 	orr.w	r3, r3, #8
 800530c:	81a3      	strh	r3, [r4, #12]
 800530e:	6923      	ldr	r3, [r4, #16]
 8005310:	b94b      	cbnz	r3, 8005326 <__swsetup_r+0x9a>
 8005312:	89a3      	ldrh	r3, [r4, #12]
 8005314:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800531c:	d003      	beq.n	8005326 <__swsetup_r+0x9a>
 800531e:	4621      	mov	r1, r4
 8005320:	4630      	mov	r0, r6
 8005322:	f000 f9ff 	bl	8005724 <__smakebuf_r>
 8005326:	89a0      	ldrh	r0, [r4, #12]
 8005328:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800532c:	f010 0301 	ands.w	r3, r0, #1
 8005330:	d00a      	beq.n	8005348 <__swsetup_r+0xbc>
 8005332:	2300      	movs	r3, #0
 8005334:	60a3      	str	r3, [r4, #8]
 8005336:	6963      	ldr	r3, [r4, #20]
 8005338:	425b      	negs	r3, r3
 800533a:	61a3      	str	r3, [r4, #24]
 800533c:	6923      	ldr	r3, [r4, #16]
 800533e:	b943      	cbnz	r3, 8005352 <__swsetup_r+0xc6>
 8005340:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005344:	d1ba      	bne.n	80052bc <__swsetup_r+0x30>
 8005346:	bd70      	pop	{r4, r5, r6, pc}
 8005348:	0781      	lsls	r1, r0, #30
 800534a:	bf58      	it	pl
 800534c:	6963      	ldrpl	r3, [r4, #20]
 800534e:	60a3      	str	r3, [r4, #8]
 8005350:	e7f4      	b.n	800533c <__swsetup_r+0xb0>
 8005352:	2000      	movs	r0, #0
 8005354:	e7f7      	b.n	8005346 <__swsetup_r+0xba>
 8005356:	bf00      	nop
 8005358:	2000000c 	.word	0x2000000c
 800535c:	0800620c 	.word	0x0800620c
 8005360:	0800622c 	.word	0x0800622c
 8005364:	080061ec 	.word	0x080061ec

08005368 <__sflush_r>:
 8005368:	898a      	ldrh	r2, [r1, #12]
 800536a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800536e:	4605      	mov	r5, r0
 8005370:	0710      	lsls	r0, r2, #28
 8005372:	460c      	mov	r4, r1
 8005374:	d458      	bmi.n	8005428 <__sflush_r+0xc0>
 8005376:	684b      	ldr	r3, [r1, #4]
 8005378:	2b00      	cmp	r3, #0
 800537a:	dc05      	bgt.n	8005388 <__sflush_r+0x20>
 800537c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800537e:	2b00      	cmp	r3, #0
 8005380:	dc02      	bgt.n	8005388 <__sflush_r+0x20>
 8005382:	2000      	movs	r0, #0
 8005384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005388:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800538a:	2e00      	cmp	r6, #0
 800538c:	d0f9      	beq.n	8005382 <__sflush_r+0x1a>
 800538e:	2300      	movs	r3, #0
 8005390:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8005394:	682f      	ldr	r7, [r5, #0]
 8005396:	602b      	str	r3, [r5, #0]
 8005398:	d032      	beq.n	8005400 <__sflush_r+0x98>
 800539a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800539c:	89a3      	ldrh	r3, [r4, #12]
 800539e:	075a      	lsls	r2, r3, #29
 80053a0:	d505      	bpl.n	80053ae <__sflush_r+0x46>
 80053a2:	6863      	ldr	r3, [r4, #4]
 80053a4:	1ac0      	subs	r0, r0, r3
 80053a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80053a8:	b10b      	cbz	r3, 80053ae <__sflush_r+0x46>
 80053aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053ac:	1ac0      	subs	r0, r0, r3
 80053ae:	2300      	movs	r3, #0
 80053b0:	4602      	mov	r2, r0
 80053b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053b4:	6a21      	ldr	r1, [r4, #32]
 80053b6:	4628      	mov	r0, r5
 80053b8:	47b0      	blx	r6
 80053ba:	1c43      	adds	r3, r0, #1
 80053bc:	89a3      	ldrh	r3, [r4, #12]
 80053be:	d106      	bne.n	80053ce <__sflush_r+0x66>
 80053c0:	6829      	ldr	r1, [r5, #0]
 80053c2:	291d      	cmp	r1, #29
 80053c4:	d82c      	bhi.n	8005420 <__sflush_r+0xb8>
 80053c6:	4a2a      	ldr	r2, [pc, #168]	; (8005470 <__sflush_r+0x108>)
 80053c8:	40ca      	lsrs	r2, r1
 80053ca:	07d6      	lsls	r6, r2, #31
 80053cc:	d528      	bpl.n	8005420 <__sflush_r+0xb8>
 80053ce:	2200      	movs	r2, #0
 80053d0:	6062      	str	r2, [r4, #4]
 80053d2:	04d9      	lsls	r1, r3, #19
 80053d4:	6922      	ldr	r2, [r4, #16]
 80053d6:	6022      	str	r2, [r4, #0]
 80053d8:	d504      	bpl.n	80053e4 <__sflush_r+0x7c>
 80053da:	1c42      	adds	r2, r0, #1
 80053dc:	d101      	bne.n	80053e2 <__sflush_r+0x7a>
 80053de:	682b      	ldr	r3, [r5, #0]
 80053e0:	b903      	cbnz	r3, 80053e4 <__sflush_r+0x7c>
 80053e2:	6560      	str	r0, [r4, #84]	; 0x54
 80053e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053e6:	602f      	str	r7, [r5, #0]
 80053e8:	2900      	cmp	r1, #0
 80053ea:	d0ca      	beq.n	8005382 <__sflush_r+0x1a>
 80053ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80053f0:	4299      	cmp	r1, r3
 80053f2:	d002      	beq.n	80053fa <__sflush_r+0x92>
 80053f4:	4628      	mov	r0, r5
 80053f6:	f000 f9d5 	bl	80057a4 <_free_r>
 80053fa:	2000      	movs	r0, #0
 80053fc:	6360      	str	r0, [r4, #52]	; 0x34
 80053fe:	e7c1      	b.n	8005384 <__sflush_r+0x1c>
 8005400:	6a21      	ldr	r1, [r4, #32]
 8005402:	2301      	movs	r3, #1
 8005404:	4628      	mov	r0, r5
 8005406:	47b0      	blx	r6
 8005408:	1c41      	adds	r1, r0, #1
 800540a:	d1c7      	bne.n	800539c <__sflush_r+0x34>
 800540c:	682b      	ldr	r3, [r5, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d0c4      	beq.n	800539c <__sflush_r+0x34>
 8005412:	2b1d      	cmp	r3, #29
 8005414:	d001      	beq.n	800541a <__sflush_r+0xb2>
 8005416:	2b16      	cmp	r3, #22
 8005418:	d101      	bne.n	800541e <__sflush_r+0xb6>
 800541a:	602f      	str	r7, [r5, #0]
 800541c:	e7b1      	b.n	8005382 <__sflush_r+0x1a>
 800541e:	89a3      	ldrh	r3, [r4, #12]
 8005420:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005424:	81a3      	strh	r3, [r4, #12]
 8005426:	e7ad      	b.n	8005384 <__sflush_r+0x1c>
 8005428:	690f      	ldr	r7, [r1, #16]
 800542a:	2f00      	cmp	r7, #0
 800542c:	d0a9      	beq.n	8005382 <__sflush_r+0x1a>
 800542e:	0793      	lsls	r3, r2, #30
 8005430:	680e      	ldr	r6, [r1, #0]
 8005432:	bf08      	it	eq
 8005434:	694b      	ldreq	r3, [r1, #20]
 8005436:	600f      	str	r7, [r1, #0]
 8005438:	bf18      	it	ne
 800543a:	2300      	movne	r3, #0
 800543c:	eba6 0807 	sub.w	r8, r6, r7
 8005440:	608b      	str	r3, [r1, #8]
 8005442:	f1b8 0f00 	cmp.w	r8, #0
 8005446:	dd9c      	ble.n	8005382 <__sflush_r+0x1a>
 8005448:	6a21      	ldr	r1, [r4, #32]
 800544a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800544c:	4643      	mov	r3, r8
 800544e:	463a      	mov	r2, r7
 8005450:	4628      	mov	r0, r5
 8005452:	47b0      	blx	r6
 8005454:	2800      	cmp	r0, #0
 8005456:	dc06      	bgt.n	8005466 <__sflush_r+0xfe>
 8005458:	89a3      	ldrh	r3, [r4, #12]
 800545a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800545e:	81a3      	strh	r3, [r4, #12]
 8005460:	f04f 30ff 	mov.w	r0, #4294967295
 8005464:	e78e      	b.n	8005384 <__sflush_r+0x1c>
 8005466:	4407      	add	r7, r0
 8005468:	eba8 0800 	sub.w	r8, r8, r0
 800546c:	e7e9      	b.n	8005442 <__sflush_r+0xda>
 800546e:	bf00      	nop
 8005470:	20400001 	.word	0x20400001

08005474 <_fflush_r>:
 8005474:	b538      	push	{r3, r4, r5, lr}
 8005476:	690b      	ldr	r3, [r1, #16]
 8005478:	4605      	mov	r5, r0
 800547a:	460c      	mov	r4, r1
 800547c:	b913      	cbnz	r3, 8005484 <_fflush_r+0x10>
 800547e:	2500      	movs	r5, #0
 8005480:	4628      	mov	r0, r5
 8005482:	bd38      	pop	{r3, r4, r5, pc}
 8005484:	b118      	cbz	r0, 800548e <_fflush_r+0x1a>
 8005486:	6983      	ldr	r3, [r0, #24]
 8005488:	b90b      	cbnz	r3, 800548e <_fflush_r+0x1a>
 800548a:	f000 f887 	bl	800559c <__sinit>
 800548e:	4b14      	ldr	r3, [pc, #80]	; (80054e0 <_fflush_r+0x6c>)
 8005490:	429c      	cmp	r4, r3
 8005492:	d11b      	bne.n	80054cc <_fflush_r+0x58>
 8005494:	686c      	ldr	r4, [r5, #4]
 8005496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d0ef      	beq.n	800547e <_fflush_r+0xa>
 800549e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80054a0:	07d0      	lsls	r0, r2, #31
 80054a2:	d404      	bmi.n	80054ae <_fflush_r+0x3a>
 80054a4:	0599      	lsls	r1, r3, #22
 80054a6:	d402      	bmi.n	80054ae <_fflush_r+0x3a>
 80054a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054aa:	f000 f915 	bl	80056d8 <__retarget_lock_acquire_recursive>
 80054ae:	4628      	mov	r0, r5
 80054b0:	4621      	mov	r1, r4
 80054b2:	f7ff ff59 	bl	8005368 <__sflush_r>
 80054b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054b8:	07da      	lsls	r2, r3, #31
 80054ba:	4605      	mov	r5, r0
 80054bc:	d4e0      	bmi.n	8005480 <_fflush_r+0xc>
 80054be:	89a3      	ldrh	r3, [r4, #12]
 80054c0:	059b      	lsls	r3, r3, #22
 80054c2:	d4dd      	bmi.n	8005480 <_fflush_r+0xc>
 80054c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054c6:	f000 f908 	bl	80056da <__retarget_lock_release_recursive>
 80054ca:	e7d9      	b.n	8005480 <_fflush_r+0xc>
 80054cc:	4b05      	ldr	r3, [pc, #20]	; (80054e4 <_fflush_r+0x70>)
 80054ce:	429c      	cmp	r4, r3
 80054d0:	d101      	bne.n	80054d6 <_fflush_r+0x62>
 80054d2:	68ac      	ldr	r4, [r5, #8]
 80054d4:	e7df      	b.n	8005496 <_fflush_r+0x22>
 80054d6:	4b04      	ldr	r3, [pc, #16]	; (80054e8 <_fflush_r+0x74>)
 80054d8:	429c      	cmp	r4, r3
 80054da:	bf08      	it	eq
 80054dc:	68ec      	ldreq	r4, [r5, #12]
 80054de:	e7da      	b.n	8005496 <_fflush_r+0x22>
 80054e0:	0800620c 	.word	0x0800620c
 80054e4:	0800622c 	.word	0x0800622c
 80054e8:	080061ec 	.word	0x080061ec

080054ec <std>:
 80054ec:	2300      	movs	r3, #0
 80054ee:	b510      	push	{r4, lr}
 80054f0:	4604      	mov	r4, r0
 80054f2:	e9c0 3300 	strd	r3, r3, [r0]
 80054f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80054fa:	6083      	str	r3, [r0, #8]
 80054fc:	8181      	strh	r1, [r0, #12]
 80054fe:	6643      	str	r3, [r0, #100]	; 0x64
 8005500:	81c2      	strh	r2, [r0, #14]
 8005502:	6183      	str	r3, [r0, #24]
 8005504:	4619      	mov	r1, r3
 8005506:	2208      	movs	r2, #8
 8005508:	305c      	adds	r0, #92	; 0x5c
 800550a:	f7ff fdd7 	bl	80050bc <memset>
 800550e:	4b05      	ldr	r3, [pc, #20]	; (8005524 <std+0x38>)
 8005510:	6263      	str	r3, [r4, #36]	; 0x24
 8005512:	4b05      	ldr	r3, [pc, #20]	; (8005528 <std+0x3c>)
 8005514:	62a3      	str	r3, [r4, #40]	; 0x28
 8005516:	4b05      	ldr	r3, [pc, #20]	; (800552c <std+0x40>)
 8005518:	62e3      	str	r3, [r4, #44]	; 0x2c
 800551a:	4b05      	ldr	r3, [pc, #20]	; (8005530 <std+0x44>)
 800551c:	6224      	str	r4, [r4, #32]
 800551e:	6323      	str	r3, [r4, #48]	; 0x30
 8005520:	bd10      	pop	{r4, pc}
 8005522:	bf00      	nop
 8005524:	08005ef5 	.word	0x08005ef5
 8005528:	08005f17 	.word	0x08005f17
 800552c:	08005f4f 	.word	0x08005f4f
 8005530:	08005f73 	.word	0x08005f73

08005534 <_cleanup_r>:
 8005534:	4901      	ldr	r1, [pc, #4]	; (800553c <_cleanup_r+0x8>)
 8005536:	f000 b8af 	b.w	8005698 <_fwalk_reent>
 800553a:	bf00      	nop
 800553c:	08005475 	.word	0x08005475

08005540 <__sfmoreglue>:
 8005540:	b570      	push	{r4, r5, r6, lr}
 8005542:	1e4a      	subs	r2, r1, #1
 8005544:	2568      	movs	r5, #104	; 0x68
 8005546:	4355      	muls	r5, r2
 8005548:	460e      	mov	r6, r1
 800554a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800554e:	f000 f979 	bl	8005844 <_malloc_r>
 8005552:	4604      	mov	r4, r0
 8005554:	b140      	cbz	r0, 8005568 <__sfmoreglue+0x28>
 8005556:	2100      	movs	r1, #0
 8005558:	e9c0 1600 	strd	r1, r6, [r0]
 800555c:	300c      	adds	r0, #12
 800555e:	60a0      	str	r0, [r4, #8]
 8005560:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005564:	f7ff fdaa 	bl	80050bc <memset>
 8005568:	4620      	mov	r0, r4
 800556a:	bd70      	pop	{r4, r5, r6, pc}

0800556c <__sfp_lock_acquire>:
 800556c:	4801      	ldr	r0, [pc, #4]	; (8005574 <__sfp_lock_acquire+0x8>)
 800556e:	f000 b8b3 	b.w	80056d8 <__retarget_lock_acquire_recursive>
 8005572:	bf00      	nop
 8005574:	20003198 	.word	0x20003198

08005578 <__sfp_lock_release>:
 8005578:	4801      	ldr	r0, [pc, #4]	; (8005580 <__sfp_lock_release+0x8>)
 800557a:	f000 b8ae 	b.w	80056da <__retarget_lock_release_recursive>
 800557e:	bf00      	nop
 8005580:	20003198 	.word	0x20003198

08005584 <__sinit_lock_acquire>:
 8005584:	4801      	ldr	r0, [pc, #4]	; (800558c <__sinit_lock_acquire+0x8>)
 8005586:	f000 b8a7 	b.w	80056d8 <__retarget_lock_acquire_recursive>
 800558a:	bf00      	nop
 800558c:	20003193 	.word	0x20003193

08005590 <__sinit_lock_release>:
 8005590:	4801      	ldr	r0, [pc, #4]	; (8005598 <__sinit_lock_release+0x8>)
 8005592:	f000 b8a2 	b.w	80056da <__retarget_lock_release_recursive>
 8005596:	bf00      	nop
 8005598:	20003193 	.word	0x20003193

0800559c <__sinit>:
 800559c:	b510      	push	{r4, lr}
 800559e:	4604      	mov	r4, r0
 80055a0:	f7ff fff0 	bl	8005584 <__sinit_lock_acquire>
 80055a4:	69a3      	ldr	r3, [r4, #24]
 80055a6:	b11b      	cbz	r3, 80055b0 <__sinit+0x14>
 80055a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ac:	f7ff bff0 	b.w	8005590 <__sinit_lock_release>
 80055b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80055b4:	6523      	str	r3, [r4, #80]	; 0x50
 80055b6:	4b13      	ldr	r3, [pc, #76]	; (8005604 <__sinit+0x68>)
 80055b8:	4a13      	ldr	r2, [pc, #76]	; (8005608 <__sinit+0x6c>)
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80055be:	42a3      	cmp	r3, r4
 80055c0:	bf04      	itt	eq
 80055c2:	2301      	moveq	r3, #1
 80055c4:	61a3      	streq	r3, [r4, #24]
 80055c6:	4620      	mov	r0, r4
 80055c8:	f000 f820 	bl	800560c <__sfp>
 80055cc:	6060      	str	r0, [r4, #4]
 80055ce:	4620      	mov	r0, r4
 80055d0:	f000 f81c 	bl	800560c <__sfp>
 80055d4:	60a0      	str	r0, [r4, #8]
 80055d6:	4620      	mov	r0, r4
 80055d8:	f000 f818 	bl	800560c <__sfp>
 80055dc:	2200      	movs	r2, #0
 80055de:	60e0      	str	r0, [r4, #12]
 80055e0:	2104      	movs	r1, #4
 80055e2:	6860      	ldr	r0, [r4, #4]
 80055e4:	f7ff ff82 	bl	80054ec <std>
 80055e8:	68a0      	ldr	r0, [r4, #8]
 80055ea:	2201      	movs	r2, #1
 80055ec:	2109      	movs	r1, #9
 80055ee:	f7ff ff7d 	bl	80054ec <std>
 80055f2:	68e0      	ldr	r0, [r4, #12]
 80055f4:	2202      	movs	r2, #2
 80055f6:	2112      	movs	r1, #18
 80055f8:	f7ff ff78 	bl	80054ec <std>
 80055fc:	2301      	movs	r3, #1
 80055fe:	61a3      	str	r3, [r4, #24]
 8005600:	e7d2      	b.n	80055a8 <__sinit+0xc>
 8005602:	bf00      	nop
 8005604:	080061e8 	.word	0x080061e8
 8005608:	08005535 	.word	0x08005535

0800560c <__sfp>:
 800560c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800560e:	4607      	mov	r7, r0
 8005610:	f7ff ffac 	bl	800556c <__sfp_lock_acquire>
 8005614:	4b1e      	ldr	r3, [pc, #120]	; (8005690 <__sfp+0x84>)
 8005616:	681e      	ldr	r6, [r3, #0]
 8005618:	69b3      	ldr	r3, [r6, #24]
 800561a:	b913      	cbnz	r3, 8005622 <__sfp+0x16>
 800561c:	4630      	mov	r0, r6
 800561e:	f7ff ffbd 	bl	800559c <__sinit>
 8005622:	3648      	adds	r6, #72	; 0x48
 8005624:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005628:	3b01      	subs	r3, #1
 800562a:	d503      	bpl.n	8005634 <__sfp+0x28>
 800562c:	6833      	ldr	r3, [r6, #0]
 800562e:	b30b      	cbz	r3, 8005674 <__sfp+0x68>
 8005630:	6836      	ldr	r6, [r6, #0]
 8005632:	e7f7      	b.n	8005624 <__sfp+0x18>
 8005634:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005638:	b9d5      	cbnz	r5, 8005670 <__sfp+0x64>
 800563a:	4b16      	ldr	r3, [pc, #88]	; (8005694 <__sfp+0x88>)
 800563c:	60e3      	str	r3, [r4, #12]
 800563e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005642:	6665      	str	r5, [r4, #100]	; 0x64
 8005644:	f000 f847 	bl	80056d6 <__retarget_lock_init_recursive>
 8005648:	f7ff ff96 	bl	8005578 <__sfp_lock_release>
 800564c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005650:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005654:	6025      	str	r5, [r4, #0]
 8005656:	61a5      	str	r5, [r4, #24]
 8005658:	2208      	movs	r2, #8
 800565a:	4629      	mov	r1, r5
 800565c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005660:	f7ff fd2c 	bl	80050bc <memset>
 8005664:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005668:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800566c:	4620      	mov	r0, r4
 800566e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005670:	3468      	adds	r4, #104	; 0x68
 8005672:	e7d9      	b.n	8005628 <__sfp+0x1c>
 8005674:	2104      	movs	r1, #4
 8005676:	4638      	mov	r0, r7
 8005678:	f7ff ff62 	bl	8005540 <__sfmoreglue>
 800567c:	4604      	mov	r4, r0
 800567e:	6030      	str	r0, [r6, #0]
 8005680:	2800      	cmp	r0, #0
 8005682:	d1d5      	bne.n	8005630 <__sfp+0x24>
 8005684:	f7ff ff78 	bl	8005578 <__sfp_lock_release>
 8005688:	230c      	movs	r3, #12
 800568a:	603b      	str	r3, [r7, #0]
 800568c:	e7ee      	b.n	800566c <__sfp+0x60>
 800568e:	bf00      	nop
 8005690:	080061e8 	.word	0x080061e8
 8005694:	ffff0001 	.word	0xffff0001

08005698 <_fwalk_reent>:
 8005698:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800569c:	4606      	mov	r6, r0
 800569e:	4688      	mov	r8, r1
 80056a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80056a4:	2700      	movs	r7, #0
 80056a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056aa:	f1b9 0901 	subs.w	r9, r9, #1
 80056ae:	d505      	bpl.n	80056bc <_fwalk_reent+0x24>
 80056b0:	6824      	ldr	r4, [r4, #0]
 80056b2:	2c00      	cmp	r4, #0
 80056b4:	d1f7      	bne.n	80056a6 <_fwalk_reent+0xe>
 80056b6:	4638      	mov	r0, r7
 80056b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056bc:	89ab      	ldrh	r3, [r5, #12]
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d907      	bls.n	80056d2 <_fwalk_reent+0x3a>
 80056c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056c6:	3301      	adds	r3, #1
 80056c8:	d003      	beq.n	80056d2 <_fwalk_reent+0x3a>
 80056ca:	4629      	mov	r1, r5
 80056cc:	4630      	mov	r0, r6
 80056ce:	47c0      	blx	r8
 80056d0:	4307      	orrs	r7, r0
 80056d2:	3568      	adds	r5, #104	; 0x68
 80056d4:	e7e9      	b.n	80056aa <_fwalk_reent+0x12>

080056d6 <__retarget_lock_init_recursive>:
 80056d6:	4770      	bx	lr

080056d8 <__retarget_lock_acquire_recursive>:
 80056d8:	4770      	bx	lr

080056da <__retarget_lock_release_recursive>:
 80056da:	4770      	bx	lr

080056dc <__swhatbuf_r>:
 80056dc:	b570      	push	{r4, r5, r6, lr}
 80056de:	460e      	mov	r6, r1
 80056e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056e4:	2900      	cmp	r1, #0
 80056e6:	b096      	sub	sp, #88	; 0x58
 80056e8:	4614      	mov	r4, r2
 80056ea:	461d      	mov	r5, r3
 80056ec:	da07      	bge.n	80056fe <__swhatbuf_r+0x22>
 80056ee:	2300      	movs	r3, #0
 80056f0:	602b      	str	r3, [r5, #0]
 80056f2:	89b3      	ldrh	r3, [r6, #12]
 80056f4:	061a      	lsls	r2, r3, #24
 80056f6:	d410      	bmi.n	800571a <__swhatbuf_r+0x3e>
 80056f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80056fc:	e00e      	b.n	800571c <__swhatbuf_r+0x40>
 80056fe:	466a      	mov	r2, sp
 8005700:	f000 fc5e 	bl	8005fc0 <_fstat_r>
 8005704:	2800      	cmp	r0, #0
 8005706:	dbf2      	blt.n	80056ee <__swhatbuf_r+0x12>
 8005708:	9a01      	ldr	r2, [sp, #4]
 800570a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800570e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005712:	425a      	negs	r2, r3
 8005714:	415a      	adcs	r2, r3
 8005716:	602a      	str	r2, [r5, #0]
 8005718:	e7ee      	b.n	80056f8 <__swhatbuf_r+0x1c>
 800571a:	2340      	movs	r3, #64	; 0x40
 800571c:	2000      	movs	r0, #0
 800571e:	6023      	str	r3, [r4, #0]
 8005720:	b016      	add	sp, #88	; 0x58
 8005722:	bd70      	pop	{r4, r5, r6, pc}

08005724 <__smakebuf_r>:
 8005724:	898b      	ldrh	r3, [r1, #12]
 8005726:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005728:	079d      	lsls	r5, r3, #30
 800572a:	4606      	mov	r6, r0
 800572c:	460c      	mov	r4, r1
 800572e:	d507      	bpl.n	8005740 <__smakebuf_r+0x1c>
 8005730:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005734:	6023      	str	r3, [r4, #0]
 8005736:	6123      	str	r3, [r4, #16]
 8005738:	2301      	movs	r3, #1
 800573a:	6163      	str	r3, [r4, #20]
 800573c:	b002      	add	sp, #8
 800573e:	bd70      	pop	{r4, r5, r6, pc}
 8005740:	ab01      	add	r3, sp, #4
 8005742:	466a      	mov	r2, sp
 8005744:	f7ff ffca 	bl	80056dc <__swhatbuf_r>
 8005748:	9900      	ldr	r1, [sp, #0]
 800574a:	4605      	mov	r5, r0
 800574c:	4630      	mov	r0, r6
 800574e:	f000 f879 	bl	8005844 <_malloc_r>
 8005752:	b948      	cbnz	r0, 8005768 <__smakebuf_r+0x44>
 8005754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005758:	059a      	lsls	r2, r3, #22
 800575a:	d4ef      	bmi.n	800573c <__smakebuf_r+0x18>
 800575c:	f023 0303 	bic.w	r3, r3, #3
 8005760:	f043 0302 	orr.w	r3, r3, #2
 8005764:	81a3      	strh	r3, [r4, #12]
 8005766:	e7e3      	b.n	8005730 <__smakebuf_r+0xc>
 8005768:	4b0d      	ldr	r3, [pc, #52]	; (80057a0 <__smakebuf_r+0x7c>)
 800576a:	62b3      	str	r3, [r6, #40]	; 0x28
 800576c:	89a3      	ldrh	r3, [r4, #12]
 800576e:	6020      	str	r0, [r4, #0]
 8005770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005774:	81a3      	strh	r3, [r4, #12]
 8005776:	9b00      	ldr	r3, [sp, #0]
 8005778:	6163      	str	r3, [r4, #20]
 800577a:	9b01      	ldr	r3, [sp, #4]
 800577c:	6120      	str	r0, [r4, #16]
 800577e:	b15b      	cbz	r3, 8005798 <__smakebuf_r+0x74>
 8005780:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005784:	4630      	mov	r0, r6
 8005786:	f000 fc2d 	bl	8005fe4 <_isatty_r>
 800578a:	b128      	cbz	r0, 8005798 <__smakebuf_r+0x74>
 800578c:	89a3      	ldrh	r3, [r4, #12]
 800578e:	f023 0303 	bic.w	r3, r3, #3
 8005792:	f043 0301 	orr.w	r3, r3, #1
 8005796:	81a3      	strh	r3, [r4, #12]
 8005798:	89a0      	ldrh	r0, [r4, #12]
 800579a:	4305      	orrs	r5, r0
 800579c:	81a5      	strh	r5, [r4, #12]
 800579e:	e7cd      	b.n	800573c <__smakebuf_r+0x18>
 80057a0:	08005535 	.word	0x08005535

080057a4 <_free_r>:
 80057a4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057a6:	2900      	cmp	r1, #0
 80057a8:	d048      	beq.n	800583c <_free_r+0x98>
 80057aa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057ae:	9001      	str	r0, [sp, #4]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	f1a1 0404 	sub.w	r4, r1, #4
 80057b6:	bfb8      	it	lt
 80057b8:	18e4      	addlt	r4, r4, r3
 80057ba:	f000 fc35 	bl	8006028 <__malloc_lock>
 80057be:	4a20      	ldr	r2, [pc, #128]	; (8005840 <_free_r+0x9c>)
 80057c0:	9801      	ldr	r0, [sp, #4]
 80057c2:	6813      	ldr	r3, [r2, #0]
 80057c4:	4615      	mov	r5, r2
 80057c6:	b933      	cbnz	r3, 80057d6 <_free_r+0x32>
 80057c8:	6063      	str	r3, [r4, #4]
 80057ca:	6014      	str	r4, [r2, #0]
 80057cc:	b003      	add	sp, #12
 80057ce:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80057d2:	f000 bc2f 	b.w	8006034 <__malloc_unlock>
 80057d6:	42a3      	cmp	r3, r4
 80057d8:	d90b      	bls.n	80057f2 <_free_r+0x4e>
 80057da:	6821      	ldr	r1, [r4, #0]
 80057dc:	1862      	adds	r2, r4, r1
 80057de:	4293      	cmp	r3, r2
 80057e0:	bf04      	itt	eq
 80057e2:	681a      	ldreq	r2, [r3, #0]
 80057e4:	685b      	ldreq	r3, [r3, #4]
 80057e6:	6063      	str	r3, [r4, #4]
 80057e8:	bf04      	itt	eq
 80057ea:	1852      	addeq	r2, r2, r1
 80057ec:	6022      	streq	r2, [r4, #0]
 80057ee:	602c      	str	r4, [r5, #0]
 80057f0:	e7ec      	b.n	80057cc <_free_r+0x28>
 80057f2:	461a      	mov	r2, r3
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	b10b      	cbz	r3, 80057fc <_free_r+0x58>
 80057f8:	42a3      	cmp	r3, r4
 80057fa:	d9fa      	bls.n	80057f2 <_free_r+0x4e>
 80057fc:	6811      	ldr	r1, [r2, #0]
 80057fe:	1855      	adds	r5, r2, r1
 8005800:	42a5      	cmp	r5, r4
 8005802:	d10b      	bne.n	800581c <_free_r+0x78>
 8005804:	6824      	ldr	r4, [r4, #0]
 8005806:	4421      	add	r1, r4
 8005808:	1854      	adds	r4, r2, r1
 800580a:	42a3      	cmp	r3, r4
 800580c:	6011      	str	r1, [r2, #0]
 800580e:	d1dd      	bne.n	80057cc <_free_r+0x28>
 8005810:	681c      	ldr	r4, [r3, #0]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	6053      	str	r3, [r2, #4]
 8005816:	4421      	add	r1, r4
 8005818:	6011      	str	r1, [r2, #0]
 800581a:	e7d7      	b.n	80057cc <_free_r+0x28>
 800581c:	d902      	bls.n	8005824 <_free_r+0x80>
 800581e:	230c      	movs	r3, #12
 8005820:	6003      	str	r3, [r0, #0]
 8005822:	e7d3      	b.n	80057cc <_free_r+0x28>
 8005824:	6825      	ldr	r5, [r4, #0]
 8005826:	1961      	adds	r1, r4, r5
 8005828:	428b      	cmp	r3, r1
 800582a:	bf04      	itt	eq
 800582c:	6819      	ldreq	r1, [r3, #0]
 800582e:	685b      	ldreq	r3, [r3, #4]
 8005830:	6063      	str	r3, [r4, #4]
 8005832:	bf04      	itt	eq
 8005834:	1949      	addeq	r1, r1, r5
 8005836:	6021      	streq	r1, [r4, #0]
 8005838:	6054      	str	r4, [r2, #4]
 800583a:	e7c7      	b.n	80057cc <_free_r+0x28>
 800583c:	b003      	add	sp, #12
 800583e:	bd30      	pop	{r4, r5, pc}
 8005840:	20000090 	.word	0x20000090

08005844 <_malloc_r>:
 8005844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005846:	1ccd      	adds	r5, r1, #3
 8005848:	f025 0503 	bic.w	r5, r5, #3
 800584c:	3508      	adds	r5, #8
 800584e:	2d0c      	cmp	r5, #12
 8005850:	bf38      	it	cc
 8005852:	250c      	movcc	r5, #12
 8005854:	2d00      	cmp	r5, #0
 8005856:	4606      	mov	r6, r0
 8005858:	db01      	blt.n	800585e <_malloc_r+0x1a>
 800585a:	42a9      	cmp	r1, r5
 800585c:	d903      	bls.n	8005866 <_malloc_r+0x22>
 800585e:	230c      	movs	r3, #12
 8005860:	6033      	str	r3, [r6, #0]
 8005862:	2000      	movs	r0, #0
 8005864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005866:	f000 fbdf 	bl	8006028 <__malloc_lock>
 800586a:	4921      	ldr	r1, [pc, #132]	; (80058f0 <_malloc_r+0xac>)
 800586c:	680a      	ldr	r2, [r1, #0]
 800586e:	4614      	mov	r4, r2
 8005870:	b99c      	cbnz	r4, 800589a <_malloc_r+0x56>
 8005872:	4f20      	ldr	r7, [pc, #128]	; (80058f4 <_malloc_r+0xb0>)
 8005874:	683b      	ldr	r3, [r7, #0]
 8005876:	b923      	cbnz	r3, 8005882 <_malloc_r+0x3e>
 8005878:	4621      	mov	r1, r4
 800587a:	4630      	mov	r0, r6
 800587c:	f000 fb2a 	bl	8005ed4 <_sbrk_r>
 8005880:	6038      	str	r0, [r7, #0]
 8005882:	4629      	mov	r1, r5
 8005884:	4630      	mov	r0, r6
 8005886:	f000 fb25 	bl	8005ed4 <_sbrk_r>
 800588a:	1c43      	adds	r3, r0, #1
 800588c:	d123      	bne.n	80058d6 <_malloc_r+0x92>
 800588e:	230c      	movs	r3, #12
 8005890:	6033      	str	r3, [r6, #0]
 8005892:	4630      	mov	r0, r6
 8005894:	f000 fbce 	bl	8006034 <__malloc_unlock>
 8005898:	e7e3      	b.n	8005862 <_malloc_r+0x1e>
 800589a:	6823      	ldr	r3, [r4, #0]
 800589c:	1b5b      	subs	r3, r3, r5
 800589e:	d417      	bmi.n	80058d0 <_malloc_r+0x8c>
 80058a0:	2b0b      	cmp	r3, #11
 80058a2:	d903      	bls.n	80058ac <_malloc_r+0x68>
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	441c      	add	r4, r3
 80058a8:	6025      	str	r5, [r4, #0]
 80058aa:	e004      	b.n	80058b6 <_malloc_r+0x72>
 80058ac:	6863      	ldr	r3, [r4, #4]
 80058ae:	42a2      	cmp	r2, r4
 80058b0:	bf0c      	ite	eq
 80058b2:	600b      	streq	r3, [r1, #0]
 80058b4:	6053      	strne	r3, [r2, #4]
 80058b6:	4630      	mov	r0, r6
 80058b8:	f000 fbbc 	bl	8006034 <__malloc_unlock>
 80058bc:	f104 000b 	add.w	r0, r4, #11
 80058c0:	1d23      	adds	r3, r4, #4
 80058c2:	f020 0007 	bic.w	r0, r0, #7
 80058c6:	1ac2      	subs	r2, r0, r3
 80058c8:	d0cc      	beq.n	8005864 <_malloc_r+0x20>
 80058ca:	1a1b      	subs	r3, r3, r0
 80058cc:	50a3      	str	r3, [r4, r2]
 80058ce:	e7c9      	b.n	8005864 <_malloc_r+0x20>
 80058d0:	4622      	mov	r2, r4
 80058d2:	6864      	ldr	r4, [r4, #4]
 80058d4:	e7cc      	b.n	8005870 <_malloc_r+0x2c>
 80058d6:	1cc4      	adds	r4, r0, #3
 80058d8:	f024 0403 	bic.w	r4, r4, #3
 80058dc:	42a0      	cmp	r0, r4
 80058de:	d0e3      	beq.n	80058a8 <_malloc_r+0x64>
 80058e0:	1a21      	subs	r1, r4, r0
 80058e2:	4630      	mov	r0, r6
 80058e4:	f000 faf6 	bl	8005ed4 <_sbrk_r>
 80058e8:	3001      	adds	r0, #1
 80058ea:	d1dd      	bne.n	80058a8 <_malloc_r+0x64>
 80058ec:	e7cf      	b.n	800588e <_malloc_r+0x4a>
 80058ee:	bf00      	nop
 80058f0:	20000090 	.word	0x20000090
 80058f4:	20000094 	.word	0x20000094

080058f8 <__sfputc_r>:
 80058f8:	6893      	ldr	r3, [r2, #8]
 80058fa:	3b01      	subs	r3, #1
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	b410      	push	{r4}
 8005900:	6093      	str	r3, [r2, #8]
 8005902:	da08      	bge.n	8005916 <__sfputc_r+0x1e>
 8005904:	6994      	ldr	r4, [r2, #24]
 8005906:	42a3      	cmp	r3, r4
 8005908:	db01      	blt.n	800590e <__sfputc_r+0x16>
 800590a:	290a      	cmp	r1, #10
 800590c:	d103      	bne.n	8005916 <__sfputc_r+0x1e>
 800590e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005912:	f7ff bc69 	b.w	80051e8 <__swbuf_r>
 8005916:	6813      	ldr	r3, [r2, #0]
 8005918:	1c58      	adds	r0, r3, #1
 800591a:	6010      	str	r0, [r2, #0]
 800591c:	7019      	strb	r1, [r3, #0]
 800591e:	4608      	mov	r0, r1
 8005920:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005924:	4770      	bx	lr

08005926 <__sfputs_r>:
 8005926:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005928:	4606      	mov	r6, r0
 800592a:	460f      	mov	r7, r1
 800592c:	4614      	mov	r4, r2
 800592e:	18d5      	adds	r5, r2, r3
 8005930:	42ac      	cmp	r4, r5
 8005932:	d101      	bne.n	8005938 <__sfputs_r+0x12>
 8005934:	2000      	movs	r0, #0
 8005936:	e007      	b.n	8005948 <__sfputs_r+0x22>
 8005938:	f814 1b01 	ldrb.w	r1, [r4], #1
 800593c:	463a      	mov	r2, r7
 800593e:	4630      	mov	r0, r6
 8005940:	f7ff ffda 	bl	80058f8 <__sfputc_r>
 8005944:	1c43      	adds	r3, r0, #1
 8005946:	d1f3      	bne.n	8005930 <__sfputs_r+0xa>
 8005948:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800594c <_vfiprintf_r>:
 800594c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005950:	460d      	mov	r5, r1
 8005952:	b09d      	sub	sp, #116	; 0x74
 8005954:	4614      	mov	r4, r2
 8005956:	4698      	mov	r8, r3
 8005958:	4606      	mov	r6, r0
 800595a:	b118      	cbz	r0, 8005964 <_vfiprintf_r+0x18>
 800595c:	6983      	ldr	r3, [r0, #24]
 800595e:	b90b      	cbnz	r3, 8005964 <_vfiprintf_r+0x18>
 8005960:	f7ff fe1c 	bl	800559c <__sinit>
 8005964:	4b89      	ldr	r3, [pc, #548]	; (8005b8c <_vfiprintf_r+0x240>)
 8005966:	429d      	cmp	r5, r3
 8005968:	d11b      	bne.n	80059a2 <_vfiprintf_r+0x56>
 800596a:	6875      	ldr	r5, [r6, #4]
 800596c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800596e:	07d9      	lsls	r1, r3, #31
 8005970:	d405      	bmi.n	800597e <_vfiprintf_r+0x32>
 8005972:	89ab      	ldrh	r3, [r5, #12]
 8005974:	059a      	lsls	r2, r3, #22
 8005976:	d402      	bmi.n	800597e <_vfiprintf_r+0x32>
 8005978:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800597a:	f7ff fead 	bl	80056d8 <__retarget_lock_acquire_recursive>
 800597e:	89ab      	ldrh	r3, [r5, #12]
 8005980:	071b      	lsls	r3, r3, #28
 8005982:	d501      	bpl.n	8005988 <_vfiprintf_r+0x3c>
 8005984:	692b      	ldr	r3, [r5, #16]
 8005986:	b9eb      	cbnz	r3, 80059c4 <_vfiprintf_r+0x78>
 8005988:	4629      	mov	r1, r5
 800598a:	4630      	mov	r0, r6
 800598c:	f7ff fc7e 	bl	800528c <__swsetup_r>
 8005990:	b1c0      	cbz	r0, 80059c4 <_vfiprintf_r+0x78>
 8005992:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005994:	07dc      	lsls	r4, r3, #31
 8005996:	d50e      	bpl.n	80059b6 <_vfiprintf_r+0x6a>
 8005998:	f04f 30ff 	mov.w	r0, #4294967295
 800599c:	b01d      	add	sp, #116	; 0x74
 800599e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80059a2:	4b7b      	ldr	r3, [pc, #492]	; (8005b90 <_vfiprintf_r+0x244>)
 80059a4:	429d      	cmp	r5, r3
 80059a6:	d101      	bne.n	80059ac <_vfiprintf_r+0x60>
 80059a8:	68b5      	ldr	r5, [r6, #8]
 80059aa:	e7df      	b.n	800596c <_vfiprintf_r+0x20>
 80059ac:	4b79      	ldr	r3, [pc, #484]	; (8005b94 <_vfiprintf_r+0x248>)
 80059ae:	429d      	cmp	r5, r3
 80059b0:	bf08      	it	eq
 80059b2:	68f5      	ldreq	r5, [r6, #12]
 80059b4:	e7da      	b.n	800596c <_vfiprintf_r+0x20>
 80059b6:	89ab      	ldrh	r3, [r5, #12]
 80059b8:	0598      	lsls	r0, r3, #22
 80059ba:	d4ed      	bmi.n	8005998 <_vfiprintf_r+0x4c>
 80059bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80059be:	f7ff fe8c 	bl	80056da <__retarget_lock_release_recursive>
 80059c2:	e7e9      	b.n	8005998 <_vfiprintf_r+0x4c>
 80059c4:	2300      	movs	r3, #0
 80059c6:	9309      	str	r3, [sp, #36]	; 0x24
 80059c8:	2320      	movs	r3, #32
 80059ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80059d2:	2330      	movs	r3, #48	; 0x30
 80059d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005b98 <_vfiprintf_r+0x24c>
 80059d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059dc:	f04f 0901 	mov.w	r9, #1
 80059e0:	4623      	mov	r3, r4
 80059e2:	469a      	mov	sl, r3
 80059e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059e8:	b10a      	cbz	r2, 80059ee <_vfiprintf_r+0xa2>
 80059ea:	2a25      	cmp	r2, #37	; 0x25
 80059ec:	d1f9      	bne.n	80059e2 <_vfiprintf_r+0x96>
 80059ee:	ebba 0b04 	subs.w	fp, sl, r4
 80059f2:	d00b      	beq.n	8005a0c <_vfiprintf_r+0xc0>
 80059f4:	465b      	mov	r3, fp
 80059f6:	4622      	mov	r2, r4
 80059f8:	4629      	mov	r1, r5
 80059fa:	4630      	mov	r0, r6
 80059fc:	f7ff ff93 	bl	8005926 <__sfputs_r>
 8005a00:	3001      	adds	r0, #1
 8005a02:	f000 80aa 	beq.w	8005b5a <_vfiprintf_r+0x20e>
 8005a06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a08:	445a      	add	r2, fp
 8005a0a:	9209      	str	r2, [sp, #36]	; 0x24
 8005a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	f000 80a2 	beq.w	8005b5a <_vfiprintf_r+0x20e>
 8005a16:	2300      	movs	r3, #0
 8005a18:	f04f 32ff 	mov.w	r2, #4294967295
 8005a1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a20:	f10a 0a01 	add.w	sl, sl, #1
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	9307      	str	r3, [sp, #28]
 8005a28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a2c:	931a      	str	r3, [sp, #104]	; 0x68
 8005a2e:	4654      	mov	r4, sl
 8005a30:	2205      	movs	r2, #5
 8005a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a36:	4858      	ldr	r0, [pc, #352]	; (8005b98 <_vfiprintf_r+0x24c>)
 8005a38:	f7fa fbea 	bl	8000210 <memchr>
 8005a3c:	9a04      	ldr	r2, [sp, #16]
 8005a3e:	b9d8      	cbnz	r0, 8005a78 <_vfiprintf_r+0x12c>
 8005a40:	06d1      	lsls	r1, r2, #27
 8005a42:	bf44      	itt	mi
 8005a44:	2320      	movmi	r3, #32
 8005a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a4a:	0713      	lsls	r3, r2, #28
 8005a4c:	bf44      	itt	mi
 8005a4e:	232b      	movmi	r3, #43	; 0x2b
 8005a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a54:	f89a 3000 	ldrb.w	r3, [sl]
 8005a58:	2b2a      	cmp	r3, #42	; 0x2a
 8005a5a:	d015      	beq.n	8005a88 <_vfiprintf_r+0x13c>
 8005a5c:	9a07      	ldr	r2, [sp, #28]
 8005a5e:	4654      	mov	r4, sl
 8005a60:	2000      	movs	r0, #0
 8005a62:	f04f 0c0a 	mov.w	ip, #10
 8005a66:	4621      	mov	r1, r4
 8005a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a6c:	3b30      	subs	r3, #48	; 0x30
 8005a6e:	2b09      	cmp	r3, #9
 8005a70:	d94e      	bls.n	8005b10 <_vfiprintf_r+0x1c4>
 8005a72:	b1b0      	cbz	r0, 8005aa2 <_vfiprintf_r+0x156>
 8005a74:	9207      	str	r2, [sp, #28]
 8005a76:	e014      	b.n	8005aa2 <_vfiprintf_r+0x156>
 8005a78:	eba0 0308 	sub.w	r3, r0, r8
 8005a7c:	fa09 f303 	lsl.w	r3, r9, r3
 8005a80:	4313      	orrs	r3, r2
 8005a82:	9304      	str	r3, [sp, #16]
 8005a84:	46a2      	mov	sl, r4
 8005a86:	e7d2      	b.n	8005a2e <_vfiprintf_r+0xe2>
 8005a88:	9b03      	ldr	r3, [sp, #12]
 8005a8a:	1d19      	adds	r1, r3, #4
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	9103      	str	r1, [sp, #12]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	bfbb      	ittet	lt
 8005a94:	425b      	neglt	r3, r3
 8005a96:	f042 0202 	orrlt.w	r2, r2, #2
 8005a9a:	9307      	strge	r3, [sp, #28]
 8005a9c:	9307      	strlt	r3, [sp, #28]
 8005a9e:	bfb8      	it	lt
 8005aa0:	9204      	strlt	r2, [sp, #16]
 8005aa2:	7823      	ldrb	r3, [r4, #0]
 8005aa4:	2b2e      	cmp	r3, #46	; 0x2e
 8005aa6:	d10c      	bne.n	8005ac2 <_vfiprintf_r+0x176>
 8005aa8:	7863      	ldrb	r3, [r4, #1]
 8005aaa:	2b2a      	cmp	r3, #42	; 0x2a
 8005aac:	d135      	bne.n	8005b1a <_vfiprintf_r+0x1ce>
 8005aae:	9b03      	ldr	r3, [sp, #12]
 8005ab0:	1d1a      	adds	r2, r3, #4
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	9203      	str	r2, [sp, #12]
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	bfb8      	it	lt
 8005aba:	f04f 33ff 	movlt.w	r3, #4294967295
 8005abe:	3402      	adds	r4, #2
 8005ac0:	9305      	str	r3, [sp, #20]
 8005ac2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005ba8 <_vfiprintf_r+0x25c>
 8005ac6:	7821      	ldrb	r1, [r4, #0]
 8005ac8:	2203      	movs	r2, #3
 8005aca:	4650      	mov	r0, sl
 8005acc:	f7fa fba0 	bl	8000210 <memchr>
 8005ad0:	b140      	cbz	r0, 8005ae4 <_vfiprintf_r+0x198>
 8005ad2:	2340      	movs	r3, #64	; 0x40
 8005ad4:	eba0 000a 	sub.w	r0, r0, sl
 8005ad8:	fa03 f000 	lsl.w	r0, r3, r0
 8005adc:	9b04      	ldr	r3, [sp, #16]
 8005ade:	4303      	orrs	r3, r0
 8005ae0:	3401      	adds	r4, #1
 8005ae2:	9304      	str	r3, [sp, #16]
 8005ae4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ae8:	482c      	ldr	r0, [pc, #176]	; (8005b9c <_vfiprintf_r+0x250>)
 8005aea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005aee:	2206      	movs	r2, #6
 8005af0:	f7fa fb8e 	bl	8000210 <memchr>
 8005af4:	2800      	cmp	r0, #0
 8005af6:	d03f      	beq.n	8005b78 <_vfiprintf_r+0x22c>
 8005af8:	4b29      	ldr	r3, [pc, #164]	; (8005ba0 <_vfiprintf_r+0x254>)
 8005afa:	bb1b      	cbnz	r3, 8005b44 <_vfiprintf_r+0x1f8>
 8005afc:	9b03      	ldr	r3, [sp, #12]
 8005afe:	3307      	adds	r3, #7
 8005b00:	f023 0307 	bic.w	r3, r3, #7
 8005b04:	3308      	adds	r3, #8
 8005b06:	9303      	str	r3, [sp, #12]
 8005b08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b0a:	443b      	add	r3, r7
 8005b0c:	9309      	str	r3, [sp, #36]	; 0x24
 8005b0e:	e767      	b.n	80059e0 <_vfiprintf_r+0x94>
 8005b10:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b14:	460c      	mov	r4, r1
 8005b16:	2001      	movs	r0, #1
 8005b18:	e7a5      	b.n	8005a66 <_vfiprintf_r+0x11a>
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	3401      	adds	r4, #1
 8005b1e:	9305      	str	r3, [sp, #20]
 8005b20:	4619      	mov	r1, r3
 8005b22:	f04f 0c0a 	mov.w	ip, #10
 8005b26:	4620      	mov	r0, r4
 8005b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b2c:	3a30      	subs	r2, #48	; 0x30
 8005b2e:	2a09      	cmp	r2, #9
 8005b30:	d903      	bls.n	8005b3a <_vfiprintf_r+0x1ee>
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d0c5      	beq.n	8005ac2 <_vfiprintf_r+0x176>
 8005b36:	9105      	str	r1, [sp, #20]
 8005b38:	e7c3      	b.n	8005ac2 <_vfiprintf_r+0x176>
 8005b3a:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b3e:	4604      	mov	r4, r0
 8005b40:	2301      	movs	r3, #1
 8005b42:	e7f0      	b.n	8005b26 <_vfiprintf_r+0x1da>
 8005b44:	ab03      	add	r3, sp, #12
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	462a      	mov	r2, r5
 8005b4a:	4b16      	ldr	r3, [pc, #88]	; (8005ba4 <_vfiprintf_r+0x258>)
 8005b4c:	a904      	add	r1, sp, #16
 8005b4e:	4630      	mov	r0, r6
 8005b50:	f3af 8000 	nop.w
 8005b54:	4607      	mov	r7, r0
 8005b56:	1c78      	adds	r0, r7, #1
 8005b58:	d1d6      	bne.n	8005b08 <_vfiprintf_r+0x1bc>
 8005b5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005b5c:	07d9      	lsls	r1, r3, #31
 8005b5e:	d405      	bmi.n	8005b6c <_vfiprintf_r+0x220>
 8005b60:	89ab      	ldrh	r3, [r5, #12]
 8005b62:	059a      	lsls	r2, r3, #22
 8005b64:	d402      	bmi.n	8005b6c <_vfiprintf_r+0x220>
 8005b66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005b68:	f7ff fdb7 	bl	80056da <__retarget_lock_release_recursive>
 8005b6c:	89ab      	ldrh	r3, [r5, #12]
 8005b6e:	065b      	lsls	r3, r3, #25
 8005b70:	f53f af12 	bmi.w	8005998 <_vfiprintf_r+0x4c>
 8005b74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b76:	e711      	b.n	800599c <_vfiprintf_r+0x50>
 8005b78:	ab03      	add	r3, sp, #12
 8005b7a:	9300      	str	r3, [sp, #0]
 8005b7c:	462a      	mov	r2, r5
 8005b7e:	4b09      	ldr	r3, [pc, #36]	; (8005ba4 <_vfiprintf_r+0x258>)
 8005b80:	a904      	add	r1, sp, #16
 8005b82:	4630      	mov	r0, r6
 8005b84:	f000 f880 	bl	8005c88 <_printf_i>
 8005b88:	e7e4      	b.n	8005b54 <_vfiprintf_r+0x208>
 8005b8a:	bf00      	nop
 8005b8c:	0800620c 	.word	0x0800620c
 8005b90:	0800622c 	.word	0x0800622c
 8005b94:	080061ec 	.word	0x080061ec
 8005b98:	0800624c 	.word	0x0800624c
 8005b9c:	08006256 	.word	0x08006256
 8005ba0:	00000000 	.word	0x00000000
 8005ba4:	08005927 	.word	0x08005927
 8005ba8:	08006252 	.word	0x08006252

08005bac <_printf_common>:
 8005bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005bb0:	4616      	mov	r6, r2
 8005bb2:	4699      	mov	r9, r3
 8005bb4:	688a      	ldr	r2, [r1, #8]
 8005bb6:	690b      	ldr	r3, [r1, #16]
 8005bb8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	bfb8      	it	lt
 8005bc0:	4613      	movlt	r3, r2
 8005bc2:	6033      	str	r3, [r6, #0]
 8005bc4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005bc8:	4607      	mov	r7, r0
 8005bca:	460c      	mov	r4, r1
 8005bcc:	b10a      	cbz	r2, 8005bd2 <_printf_common+0x26>
 8005bce:	3301      	adds	r3, #1
 8005bd0:	6033      	str	r3, [r6, #0]
 8005bd2:	6823      	ldr	r3, [r4, #0]
 8005bd4:	0699      	lsls	r1, r3, #26
 8005bd6:	bf42      	ittt	mi
 8005bd8:	6833      	ldrmi	r3, [r6, #0]
 8005bda:	3302      	addmi	r3, #2
 8005bdc:	6033      	strmi	r3, [r6, #0]
 8005bde:	6825      	ldr	r5, [r4, #0]
 8005be0:	f015 0506 	ands.w	r5, r5, #6
 8005be4:	d106      	bne.n	8005bf4 <_printf_common+0x48>
 8005be6:	f104 0a19 	add.w	sl, r4, #25
 8005bea:	68e3      	ldr	r3, [r4, #12]
 8005bec:	6832      	ldr	r2, [r6, #0]
 8005bee:	1a9b      	subs	r3, r3, r2
 8005bf0:	42ab      	cmp	r3, r5
 8005bf2:	dc26      	bgt.n	8005c42 <_printf_common+0x96>
 8005bf4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bf8:	1e13      	subs	r3, r2, #0
 8005bfa:	6822      	ldr	r2, [r4, #0]
 8005bfc:	bf18      	it	ne
 8005bfe:	2301      	movne	r3, #1
 8005c00:	0692      	lsls	r2, r2, #26
 8005c02:	d42b      	bmi.n	8005c5c <_printf_common+0xb0>
 8005c04:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c08:	4649      	mov	r1, r9
 8005c0a:	4638      	mov	r0, r7
 8005c0c:	47c0      	blx	r8
 8005c0e:	3001      	adds	r0, #1
 8005c10:	d01e      	beq.n	8005c50 <_printf_common+0xa4>
 8005c12:	6823      	ldr	r3, [r4, #0]
 8005c14:	68e5      	ldr	r5, [r4, #12]
 8005c16:	6832      	ldr	r2, [r6, #0]
 8005c18:	f003 0306 	and.w	r3, r3, #6
 8005c1c:	2b04      	cmp	r3, #4
 8005c1e:	bf08      	it	eq
 8005c20:	1aad      	subeq	r5, r5, r2
 8005c22:	68a3      	ldr	r3, [r4, #8]
 8005c24:	6922      	ldr	r2, [r4, #16]
 8005c26:	bf0c      	ite	eq
 8005c28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c2c:	2500      	movne	r5, #0
 8005c2e:	4293      	cmp	r3, r2
 8005c30:	bfc4      	itt	gt
 8005c32:	1a9b      	subgt	r3, r3, r2
 8005c34:	18ed      	addgt	r5, r5, r3
 8005c36:	2600      	movs	r6, #0
 8005c38:	341a      	adds	r4, #26
 8005c3a:	42b5      	cmp	r5, r6
 8005c3c:	d11a      	bne.n	8005c74 <_printf_common+0xc8>
 8005c3e:	2000      	movs	r0, #0
 8005c40:	e008      	b.n	8005c54 <_printf_common+0xa8>
 8005c42:	2301      	movs	r3, #1
 8005c44:	4652      	mov	r2, sl
 8005c46:	4649      	mov	r1, r9
 8005c48:	4638      	mov	r0, r7
 8005c4a:	47c0      	blx	r8
 8005c4c:	3001      	adds	r0, #1
 8005c4e:	d103      	bne.n	8005c58 <_printf_common+0xac>
 8005c50:	f04f 30ff 	mov.w	r0, #4294967295
 8005c54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c58:	3501      	adds	r5, #1
 8005c5a:	e7c6      	b.n	8005bea <_printf_common+0x3e>
 8005c5c:	18e1      	adds	r1, r4, r3
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	2030      	movs	r0, #48	; 0x30
 8005c62:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c66:	4422      	add	r2, r4
 8005c68:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c6c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c70:	3302      	adds	r3, #2
 8005c72:	e7c7      	b.n	8005c04 <_printf_common+0x58>
 8005c74:	2301      	movs	r3, #1
 8005c76:	4622      	mov	r2, r4
 8005c78:	4649      	mov	r1, r9
 8005c7a:	4638      	mov	r0, r7
 8005c7c:	47c0      	blx	r8
 8005c7e:	3001      	adds	r0, #1
 8005c80:	d0e6      	beq.n	8005c50 <_printf_common+0xa4>
 8005c82:	3601      	adds	r6, #1
 8005c84:	e7d9      	b.n	8005c3a <_printf_common+0x8e>
	...

08005c88 <_printf_i>:
 8005c88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c8c:	460c      	mov	r4, r1
 8005c8e:	4691      	mov	r9, r2
 8005c90:	7e27      	ldrb	r7, [r4, #24]
 8005c92:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005c94:	2f78      	cmp	r7, #120	; 0x78
 8005c96:	4680      	mov	r8, r0
 8005c98:	469a      	mov	sl, r3
 8005c9a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005c9e:	d807      	bhi.n	8005cb0 <_printf_i+0x28>
 8005ca0:	2f62      	cmp	r7, #98	; 0x62
 8005ca2:	d80a      	bhi.n	8005cba <_printf_i+0x32>
 8005ca4:	2f00      	cmp	r7, #0
 8005ca6:	f000 80d8 	beq.w	8005e5a <_printf_i+0x1d2>
 8005caa:	2f58      	cmp	r7, #88	; 0x58
 8005cac:	f000 80a3 	beq.w	8005df6 <_printf_i+0x16e>
 8005cb0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005cb4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005cb8:	e03a      	b.n	8005d30 <_printf_i+0xa8>
 8005cba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005cbe:	2b15      	cmp	r3, #21
 8005cc0:	d8f6      	bhi.n	8005cb0 <_printf_i+0x28>
 8005cc2:	a001      	add	r0, pc, #4	; (adr r0, 8005cc8 <_printf_i+0x40>)
 8005cc4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005cc8:	08005d21 	.word	0x08005d21
 8005ccc:	08005d35 	.word	0x08005d35
 8005cd0:	08005cb1 	.word	0x08005cb1
 8005cd4:	08005cb1 	.word	0x08005cb1
 8005cd8:	08005cb1 	.word	0x08005cb1
 8005cdc:	08005cb1 	.word	0x08005cb1
 8005ce0:	08005d35 	.word	0x08005d35
 8005ce4:	08005cb1 	.word	0x08005cb1
 8005ce8:	08005cb1 	.word	0x08005cb1
 8005cec:	08005cb1 	.word	0x08005cb1
 8005cf0:	08005cb1 	.word	0x08005cb1
 8005cf4:	08005e41 	.word	0x08005e41
 8005cf8:	08005d65 	.word	0x08005d65
 8005cfc:	08005e23 	.word	0x08005e23
 8005d00:	08005cb1 	.word	0x08005cb1
 8005d04:	08005cb1 	.word	0x08005cb1
 8005d08:	08005e63 	.word	0x08005e63
 8005d0c:	08005cb1 	.word	0x08005cb1
 8005d10:	08005d65 	.word	0x08005d65
 8005d14:	08005cb1 	.word	0x08005cb1
 8005d18:	08005cb1 	.word	0x08005cb1
 8005d1c:	08005e2b 	.word	0x08005e2b
 8005d20:	680b      	ldr	r3, [r1, #0]
 8005d22:	1d1a      	adds	r2, r3, #4
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	600a      	str	r2, [r1, #0]
 8005d28:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005d2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d30:	2301      	movs	r3, #1
 8005d32:	e0a3      	b.n	8005e7c <_printf_i+0x1f4>
 8005d34:	6825      	ldr	r5, [r4, #0]
 8005d36:	6808      	ldr	r0, [r1, #0]
 8005d38:	062e      	lsls	r6, r5, #24
 8005d3a:	f100 0304 	add.w	r3, r0, #4
 8005d3e:	d50a      	bpl.n	8005d56 <_printf_i+0xce>
 8005d40:	6805      	ldr	r5, [r0, #0]
 8005d42:	600b      	str	r3, [r1, #0]
 8005d44:	2d00      	cmp	r5, #0
 8005d46:	da03      	bge.n	8005d50 <_printf_i+0xc8>
 8005d48:	232d      	movs	r3, #45	; 0x2d
 8005d4a:	426d      	negs	r5, r5
 8005d4c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d50:	485e      	ldr	r0, [pc, #376]	; (8005ecc <_printf_i+0x244>)
 8005d52:	230a      	movs	r3, #10
 8005d54:	e019      	b.n	8005d8a <_printf_i+0x102>
 8005d56:	f015 0f40 	tst.w	r5, #64	; 0x40
 8005d5a:	6805      	ldr	r5, [r0, #0]
 8005d5c:	600b      	str	r3, [r1, #0]
 8005d5e:	bf18      	it	ne
 8005d60:	b22d      	sxthne	r5, r5
 8005d62:	e7ef      	b.n	8005d44 <_printf_i+0xbc>
 8005d64:	680b      	ldr	r3, [r1, #0]
 8005d66:	6825      	ldr	r5, [r4, #0]
 8005d68:	1d18      	adds	r0, r3, #4
 8005d6a:	6008      	str	r0, [r1, #0]
 8005d6c:	0628      	lsls	r0, r5, #24
 8005d6e:	d501      	bpl.n	8005d74 <_printf_i+0xec>
 8005d70:	681d      	ldr	r5, [r3, #0]
 8005d72:	e002      	b.n	8005d7a <_printf_i+0xf2>
 8005d74:	0669      	lsls	r1, r5, #25
 8005d76:	d5fb      	bpl.n	8005d70 <_printf_i+0xe8>
 8005d78:	881d      	ldrh	r5, [r3, #0]
 8005d7a:	4854      	ldr	r0, [pc, #336]	; (8005ecc <_printf_i+0x244>)
 8005d7c:	2f6f      	cmp	r7, #111	; 0x6f
 8005d7e:	bf0c      	ite	eq
 8005d80:	2308      	moveq	r3, #8
 8005d82:	230a      	movne	r3, #10
 8005d84:	2100      	movs	r1, #0
 8005d86:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d8a:	6866      	ldr	r6, [r4, #4]
 8005d8c:	60a6      	str	r6, [r4, #8]
 8005d8e:	2e00      	cmp	r6, #0
 8005d90:	bfa2      	ittt	ge
 8005d92:	6821      	ldrge	r1, [r4, #0]
 8005d94:	f021 0104 	bicge.w	r1, r1, #4
 8005d98:	6021      	strge	r1, [r4, #0]
 8005d9a:	b90d      	cbnz	r5, 8005da0 <_printf_i+0x118>
 8005d9c:	2e00      	cmp	r6, #0
 8005d9e:	d04d      	beq.n	8005e3c <_printf_i+0x1b4>
 8005da0:	4616      	mov	r6, r2
 8005da2:	fbb5 f1f3 	udiv	r1, r5, r3
 8005da6:	fb03 5711 	mls	r7, r3, r1, r5
 8005daa:	5dc7      	ldrb	r7, [r0, r7]
 8005dac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005db0:	462f      	mov	r7, r5
 8005db2:	42bb      	cmp	r3, r7
 8005db4:	460d      	mov	r5, r1
 8005db6:	d9f4      	bls.n	8005da2 <_printf_i+0x11a>
 8005db8:	2b08      	cmp	r3, #8
 8005dba:	d10b      	bne.n	8005dd4 <_printf_i+0x14c>
 8005dbc:	6823      	ldr	r3, [r4, #0]
 8005dbe:	07df      	lsls	r7, r3, #31
 8005dc0:	d508      	bpl.n	8005dd4 <_printf_i+0x14c>
 8005dc2:	6923      	ldr	r3, [r4, #16]
 8005dc4:	6861      	ldr	r1, [r4, #4]
 8005dc6:	4299      	cmp	r1, r3
 8005dc8:	bfde      	ittt	le
 8005dca:	2330      	movle	r3, #48	; 0x30
 8005dcc:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005dd0:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005dd4:	1b92      	subs	r2, r2, r6
 8005dd6:	6122      	str	r2, [r4, #16]
 8005dd8:	f8cd a000 	str.w	sl, [sp]
 8005ddc:	464b      	mov	r3, r9
 8005dde:	aa03      	add	r2, sp, #12
 8005de0:	4621      	mov	r1, r4
 8005de2:	4640      	mov	r0, r8
 8005de4:	f7ff fee2 	bl	8005bac <_printf_common>
 8005de8:	3001      	adds	r0, #1
 8005dea:	d14c      	bne.n	8005e86 <_printf_i+0x1fe>
 8005dec:	f04f 30ff 	mov.w	r0, #4294967295
 8005df0:	b004      	add	sp, #16
 8005df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005df6:	4835      	ldr	r0, [pc, #212]	; (8005ecc <_printf_i+0x244>)
 8005df8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005dfc:	6823      	ldr	r3, [r4, #0]
 8005dfe:	680e      	ldr	r6, [r1, #0]
 8005e00:	061f      	lsls	r7, r3, #24
 8005e02:	f856 5b04 	ldr.w	r5, [r6], #4
 8005e06:	600e      	str	r6, [r1, #0]
 8005e08:	d514      	bpl.n	8005e34 <_printf_i+0x1ac>
 8005e0a:	07d9      	lsls	r1, r3, #31
 8005e0c:	bf44      	itt	mi
 8005e0e:	f043 0320 	orrmi.w	r3, r3, #32
 8005e12:	6023      	strmi	r3, [r4, #0]
 8005e14:	b91d      	cbnz	r5, 8005e1e <_printf_i+0x196>
 8005e16:	6823      	ldr	r3, [r4, #0]
 8005e18:	f023 0320 	bic.w	r3, r3, #32
 8005e1c:	6023      	str	r3, [r4, #0]
 8005e1e:	2310      	movs	r3, #16
 8005e20:	e7b0      	b.n	8005d84 <_printf_i+0xfc>
 8005e22:	6823      	ldr	r3, [r4, #0]
 8005e24:	f043 0320 	orr.w	r3, r3, #32
 8005e28:	6023      	str	r3, [r4, #0]
 8005e2a:	2378      	movs	r3, #120	; 0x78
 8005e2c:	4828      	ldr	r0, [pc, #160]	; (8005ed0 <_printf_i+0x248>)
 8005e2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e32:	e7e3      	b.n	8005dfc <_printf_i+0x174>
 8005e34:	065e      	lsls	r6, r3, #25
 8005e36:	bf48      	it	mi
 8005e38:	b2ad      	uxthmi	r5, r5
 8005e3a:	e7e6      	b.n	8005e0a <_printf_i+0x182>
 8005e3c:	4616      	mov	r6, r2
 8005e3e:	e7bb      	b.n	8005db8 <_printf_i+0x130>
 8005e40:	680b      	ldr	r3, [r1, #0]
 8005e42:	6826      	ldr	r6, [r4, #0]
 8005e44:	6960      	ldr	r0, [r4, #20]
 8005e46:	1d1d      	adds	r5, r3, #4
 8005e48:	600d      	str	r5, [r1, #0]
 8005e4a:	0635      	lsls	r5, r6, #24
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	d501      	bpl.n	8005e54 <_printf_i+0x1cc>
 8005e50:	6018      	str	r0, [r3, #0]
 8005e52:	e002      	b.n	8005e5a <_printf_i+0x1d2>
 8005e54:	0671      	lsls	r1, r6, #25
 8005e56:	d5fb      	bpl.n	8005e50 <_printf_i+0x1c8>
 8005e58:	8018      	strh	r0, [r3, #0]
 8005e5a:	2300      	movs	r3, #0
 8005e5c:	6123      	str	r3, [r4, #16]
 8005e5e:	4616      	mov	r6, r2
 8005e60:	e7ba      	b.n	8005dd8 <_printf_i+0x150>
 8005e62:	680b      	ldr	r3, [r1, #0]
 8005e64:	1d1a      	adds	r2, r3, #4
 8005e66:	600a      	str	r2, [r1, #0]
 8005e68:	681e      	ldr	r6, [r3, #0]
 8005e6a:	6862      	ldr	r2, [r4, #4]
 8005e6c:	2100      	movs	r1, #0
 8005e6e:	4630      	mov	r0, r6
 8005e70:	f7fa f9ce 	bl	8000210 <memchr>
 8005e74:	b108      	cbz	r0, 8005e7a <_printf_i+0x1f2>
 8005e76:	1b80      	subs	r0, r0, r6
 8005e78:	6060      	str	r0, [r4, #4]
 8005e7a:	6863      	ldr	r3, [r4, #4]
 8005e7c:	6123      	str	r3, [r4, #16]
 8005e7e:	2300      	movs	r3, #0
 8005e80:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e84:	e7a8      	b.n	8005dd8 <_printf_i+0x150>
 8005e86:	6923      	ldr	r3, [r4, #16]
 8005e88:	4632      	mov	r2, r6
 8005e8a:	4649      	mov	r1, r9
 8005e8c:	4640      	mov	r0, r8
 8005e8e:	47d0      	blx	sl
 8005e90:	3001      	adds	r0, #1
 8005e92:	d0ab      	beq.n	8005dec <_printf_i+0x164>
 8005e94:	6823      	ldr	r3, [r4, #0]
 8005e96:	079b      	lsls	r3, r3, #30
 8005e98:	d413      	bmi.n	8005ec2 <_printf_i+0x23a>
 8005e9a:	68e0      	ldr	r0, [r4, #12]
 8005e9c:	9b03      	ldr	r3, [sp, #12]
 8005e9e:	4298      	cmp	r0, r3
 8005ea0:	bfb8      	it	lt
 8005ea2:	4618      	movlt	r0, r3
 8005ea4:	e7a4      	b.n	8005df0 <_printf_i+0x168>
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	4632      	mov	r2, r6
 8005eaa:	4649      	mov	r1, r9
 8005eac:	4640      	mov	r0, r8
 8005eae:	47d0      	blx	sl
 8005eb0:	3001      	adds	r0, #1
 8005eb2:	d09b      	beq.n	8005dec <_printf_i+0x164>
 8005eb4:	3501      	adds	r5, #1
 8005eb6:	68e3      	ldr	r3, [r4, #12]
 8005eb8:	9903      	ldr	r1, [sp, #12]
 8005eba:	1a5b      	subs	r3, r3, r1
 8005ebc:	42ab      	cmp	r3, r5
 8005ebe:	dcf2      	bgt.n	8005ea6 <_printf_i+0x21e>
 8005ec0:	e7eb      	b.n	8005e9a <_printf_i+0x212>
 8005ec2:	2500      	movs	r5, #0
 8005ec4:	f104 0619 	add.w	r6, r4, #25
 8005ec8:	e7f5      	b.n	8005eb6 <_printf_i+0x22e>
 8005eca:	bf00      	nop
 8005ecc:	0800625d 	.word	0x0800625d
 8005ed0:	0800626e 	.word	0x0800626e

08005ed4 <_sbrk_r>:
 8005ed4:	b538      	push	{r3, r4, r5, lr}
 8005ed6:	4d06      	ldr	r5, [pc, #24]	; (8005ef0 <_sbrk_r+0x1c>)
 8005ed8:	2300      	movs	r3, #0
 8005eda:	4604      	mov	r4, r0
 8005edc:	4608      	mov	r0, r1
 8005ede:	602b      	str	r3, [r5, #0]
 8005ee0:	f7fb fc94 	bl	800180c <_sbrk>
 8005ee4:	1c43      	adds	r3, r0, #1
 8005ee6:	d102      	bne.n	8005eee <_sbrk_r+0x1a>
 8005ee8:	682b      	ldr	r3, [r5, #0]
 8005eea:	b103      	cbz	r3, 8005eee <_sbrk_r+0x1a>
 8005eec:	6023      	str	r3, [r4, #0]
 8005eee:	bd38      	pop	{r3, r4, r5, pc}
 8005ef0:	2000319c 	.word	0x2000319c

08005ef4 <__sread>:
 8005ef4:	b510      	push	{r4, lr}
 8005ef6:	460c      	mov	r4, r1
 8005ef8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005efc:	f000 f8a0 	bl	8006040 <_read_r>
 8005f00:	2800      	cmp	r0, #0
 8005f02:	bfab      	itete	ge
 8005f04:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005f06:	89a3      	ldrhlt	r3, [r4, #12]
 8005f08:	181b      	addge	r3, r3, r0
 8005f0a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005f0e:	bfac      	ite	ge
 8005f10:	6563      	strge	r3, [r4, #84]	; 0x54
 8005f12:	81a3      	strhlt	r3, [r4, #12]
 8005f14:	bd10      	pop	{r4, pc}

08005f16 <__swrite>:
 8005f16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005f1a:	461f      	mov	r7, r3
 8005f1c:	898b      	ldrh	r3, [r1, #12]
 8005f1e:	05db      	lsls	r3, r3, #23
 8005f20:	4605      	mov	r5, r0
 8005f22:	460c      	mov	r4, r1
 8005f24:	4616      	mov	r6, r2
 8005f26:	d505      	bpl.n	8005f34 <__swrite+0x1e>
 8005f28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f2c:	2302      	movs	r3, #2
 8005f2e:	2200      	movs	r2, #0
 8005f30:	f000 f868 	bl	8006004 <_lseek_r>
 8005f34:	89a3      	ldrh	r3, [r4, #12]
 8005f36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005f3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005f3e:	81a3      	strh	r3, [r4, #12]
 8005f40:	4632      	mov	r2, r6
 8005f42:	463b      	mov	r3, r7
 8005f44:	4628      	mov	r0, r5
 8005f46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005f4a:	f000 b817 	b.w	8005f7c <_write_r>

08005f4e <__sseek>:
 8005f4e:	b510      	push	{r4, lr}
 8005f50:	460c      	mov	r4, r1
 8005f52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f56:	f000 f855 	bl	8006004 <_lseek_r>
 8005f5a:	1c43      	adds	r3, r0, #1
 8005f5c:	89a3      	ldrh	r3, [r4, #12]
 8005f5e:	bf15      	itete	ne
 8005f60:	6560      	strne	r0, [r4, #84]	; 0x54
 8005f62:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005f66:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005f6a:	81a3      	strheq	r3, [r4, #12]
 8005f6c:	bf18      	it	ne
 8005f6e:	81a3      	strhne	r3, [r4, #12]
 8005f70:	bd10      	pop	{r4, pc}

08005f72 <__sclose>:
 8005f72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f76:	f000 b813 	b.w	8005fa0 <_close_r>
	...

08005f7c <_write_r>:
 8005f7c:	b538      	push	{r3, r4, r5, lr}
 8005f7e:	4d07      	ldr	r5, [pc, #28]	; (8005f9c <_write_r+0x20>)
 8005f80:	4604      	mov	r4, r0
 8005f82:	4608      	mov	r0, r1
 8005f84:	4611      	mov	r1, r2
 8005f86:	2200      	movs	r2, #0
 8005f88:	602a      	str	r2, [r5, #0]
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	f7fb fa26 	bl	80013dc <_write>
 8005f90:	1c43      	adds	r3, r0, #1
 8005f92:	d102      	bne.n	8005f9a <_write_r+0x1e>
 8005f94:	682b      	ldr	r3, [r5, #0]
 8005f96:	b103      	cbz	r3, 8005f9a <_write_r+0x1e>
 8005f98:	6023      	str	r3, [r4, #0]
 8005f9a:	bd38      	pop	{r3, r4, r5, pc}
 8005f9c:	2000319c 	.word	0x2000319c

08005fa0 <_close_r>:
 8005fa0:	b538      	push	{r3, r4, r5, lr}
 8005fa2:	4d06      	ldr	r5, [pc, #24]	; (8005fbc <_close_r+0x1c>)
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	4604      	mov	r4, r0
 8005fa8:	4608      	mov	r0, r1
 8005faa:	602b      	str	r3, [r5, #0]
 8005fac:	f7fb fbf9 	bl	80017a2 <_close>
 8005fb0:	1c43      	adds	r3, r0, #1
 8005fb2:	d102      	bne.n	8005fba <_close_r+0x1a>
 8005fb4:	682b      	ldr	r3, [r5, #0]
 8005fb6:	b103      	cbz	r3, 8005fba <_close_r+0x1a>
 8005fb8:	6023      	str	r3, [r4, #0]
 8005fba:	bd38      	pop	{r3, r4, r5, pc}
 8005fbc:	2000319c 	.word	0x2000319c

08005fc0 <_fstat_r>:
 8005fc0:	b538      	push	{r3, r4, r5, lr}
 8005fc2:	4d07      	ldr	r5, [pc, #28]	; (8005fe0 <_fstat_r+0x20>)
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	4604      	mov	r4, r0
 8005fc8:	4608      	mov	r0, r1
 8005fca:	4611      	mov	r1, r2
 8005fcc:	602b      	str	r3, [r5, #0]
 8005fce:	f7fb fbf4 	bl	80017ba <_fstat>
 8005fd2:	1c43      	adds	r3, r0, #1
 8005fd4:	d102      	bne.n	8005fdc <_fstat_r+0x1c>
 8005fd6:	682b      	ldr	r3, [r5, #0]
 8005fd8:	b103      	cbz	r3, 8005fdc <_fstat_r+0x1c>
 8005fda:	6023      	str	r3, [r4, #0]
 8005fdc:	bd38      	pop	{r3, r4, r5, pc}
 8005fde:	bf00      	nop
 8005fe0:	2000319c 	.word	0x2000319c

08005fe4 <_isatty_r>:
 8005fe4:	b538      	push	{r3, r4, r5, lr}
 8005fe6:	4d06      	ldr	r5, [pc, #24]	; (8006000 <_isatty_r+0x1c>)
 8005fe8:	2300      	movs	r3, #0
 8005fea:	4604      	mov	r4, r0
 8005fec:	4608      	mov	r0, r1
 8005fee:	602b      	str	r3, [r5, #0]
 8005ff0:	f7fb fbf3 	bl	80017da <_isatty>
 8005ff4:	1c43      	adds	r3, r0, #1
 8005ff6:	d102      	bne.n	8005ffe <_isatty_r+0x1a>
 8005ff8:	682b      	ldr	r3, [r5, #0]
 8005ffa:	b103      	cbz	r3, 8005ffe <_isatty_r+0x1a>
 8005ffc:	6023      	str	r3, [r4, #0]
 8005ffe:	bd38      	pop	{r3, r4, r5, pc}
 8006000:	2000319c 	.word	0x2000319c

08006004 <_lseek_r>:
 8006004:	b538      	push	{r3, r4, r5, lr}
 8006006:	4d07      	ldr	r5, [pc, #28]	; (8006024 <_lseek_r+0x20>)
 8006008:	4604      	mov	r4, r0
 800600a:	4608      	mov	r0, r1
 800600c:	4611      	mov	r1, r2
 800600e:	2200      	movs	r2, #0
 8006010:	602a      	str	r2, [r5, #0]
 8006012:	461a      	mov	r2, r3
 8006014:	f7fb fbec 	bl	80017f0 <_lseek>
 8006018:	1c43      	adds	r3, r0, #1
 800601a:	d102      	bne.n	8006022 <_lseek_r+0x1e>
 800601c:	682b      	ldr	r3, [r5, #0]
 800601e:	b103      	cbz	r3, 8006022 <_lseek_r+0x1e>
 8006020:	6023      	str	r3, [r4, #0]
 8006022:	bd38      	pop	{r3, r4, r5, pc}
 8006024:	2000319c 	.word	0x2000319c

08006028 <__malloc_lock>:
 8006028:	4801      	ldr	r0, [pc, #4]	; (8006030 <__malloc_lock+0x8>)
 800602a:	f7ff bb55 	b.w	80056d8 <__retarget_lock_acquire_recursive>
 800602e:	bf00      	nop
 8006030:	20003194 	.word	0x20003194

08006034 <__malloc_unlock>:
 8006034:	4801      	ldr	r0, [pc, #4]	; (800603c <__malloc_unlock+0x8>)
 8006036:	f7ff bb50 	b.w	80056da <__retarget_lock_release_recursive>
 800603a:	bf00      	nop
 800603c:	20003194 	.word	0x20003194

08006040 <_read_r>:
 8006040:	b538      	push	{r3, r4, r5, lr}
 8006042:	4d07      	ldr	r5, [pc, #28]	; (8006060 <_read_r+0x20>)
 8006044:	4604      	mov	r4, r0
 8006046:	4608      	mov	r0, r1
 8006048:	4611      	mov	r1, r2
 800604a:	2200      	movs	r2, #0
 800604c:	602a      	str	r2, [r5, #0]
 800604e:	461a      	mov	r2, r3
 8006050:	f7fb fb8a 	bl	8001768 <_read>
 8006054:	1c43      	adds	r3, r0, #1
 8006056:	d102      	bne.n	800605e <_read_r+0x1e>
 8006058:	682b      	ldr	r3, [r5, #0]
 800605a:	b103      	cbz	r3, 800605e <_read_r+0x1e>
 800605c:	6023      	str	r3, [r4, #0]
 800605e:	bd38      	pop	{r3, r4, r5, pc}
 8006060:	2000319c 	.word	0x2000319c

08006064 <_init>:
 8006064:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006066:	bf00      	nop
 8006068:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800606a:	bc08      	pop	{r3}
 800606c:	469e      	mov	lr, r3
 800606e:	4770      	bx	lr

08006070 <_fini>:
 8006070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006072:	bf00      	nop
 8006074:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006076:	bc08      	pop	{r3}
 8006078:	469e      	mov	lr, r3
 800607a:	4770      	bx	lr
