<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_sdramc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_sdramc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__sdramc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_SDRAMC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_SDRAMC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_sdramc.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a72d58b7a582fc2e96e4e098846625293">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_sdramc.html#a72d58b7a582fc2e96e4e098846625293">SDRAMC_MR</a>;    </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a6a10c4497262c023abdb04b7f7a2e87c">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_sdramc.html#a6a10c4497262c023abdb04b7f7a2e87c">SDRAMC_TR</a>;    </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a571f5f22f21de1eb56e05d2c917a9d76">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_sdramc.html#a571f5f22f21de1eb56e05d2c917a9d76">SDRAMC_CR</a>;    </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a4564f937e1c95d38b3a97bb289015cf5">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[1];</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a42be366e402a15e173b2ff0258633f61">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_sdramc.html#a42be366e402a15e173b2ff0258633f61">SDRAMC_LPR</a>;   </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a366207fe46bc958f7261670cda504f51">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_sdramc.html#a366207fe46bc958f7261670cda504f51">SDRAMC_IER</a>;   </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a76d323ed1ef79a8bc091c8002fb65517">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_sdramc.html#a76d323ed1ef79a8bc091c8002fb65517">SDRAMC_IDR</a>;   </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_sdramc.html#aea46a142c65cf683dedcb3d79b66ef36">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_sdramc.html#aea46a142c65cf683dedcb3d79b66ef36">SDRAMC_IMR</a>;   </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a1867b89dfdccf63c0c3f189613c24370">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_sdramc.html#a1867b89dfdccf63c0c3f189613c24370">SDRAMC_ISR</a>;   </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a4b2d784450df1a7878651edf14f8e3ab">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_sdramc.html#a4b2d784450df1a7878651edf14f8e3ab">SDRAMC_MDR</a>;   </div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a1b42f194d092429a24a93691ccfc4596">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_sdramc.html#a1b42f194d092429a24a93691ccfc4596">SDRAMC_CR1</a>;   </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_sdramc.html#a5ca97bb61660695e8f51db7903a66817">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_sdramc.html#a5ca97bb61660695e8f51db7903a66817">SDRAMC_OCMS</a>;  </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;} <a class="code" href="struct_sdramc.html">Sdramc</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/* -------- SDRAMC_MR : (SDRAMC Offset: 0x00) SDRAMC Mode Register -------- */</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga7b83413d76755c787d191f8d7932aae5">   62</a></span>&#160;<span class="preprocessor">#define SDRAMC_MR_MODE_Pos 0</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacdaa60492ad3d7bd04418bc59565bae0">   63</a></span>&#160;<span class="preprocessor">#define SDRAMC_MR_MODE_Msk (0x7u &lt;&lt; SDRAMC_MR_MODE_Pos) </span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0c4706f6a74025d5616e1571c4714f48">   64</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_NORMAL (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga82e6fe3eaee26b352b8a8315c6204ae9">   65</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_NOP (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaba1d17ced40da09fb053ffdc01ba3371">   66</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_ALLBANKS_PRECHARGE (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga6160e388cd7337dba8671ed252fdacb0">   67</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_LOAD_MODEREG (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga41dfbb10fec9b1a9904dd3fce69713df">   68</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_AUTO_REFRESH (0x4u &lt;&lt; 0) </span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1ca10930eee15e668c7f807a234ad296">   69</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_EXT_LOAD_MODEREG (0x5u &lt;&lt; 0) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga6872fc258eb413ae1d9224577c0f943f">   70</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MR_MODE_DEEP_POWERDOWN (0x6u &lt;&lt; 0) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_TR : (SDRAMC Offset: 0x04) SDRAMC Refresh Timer Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2beca5089dcffd6ba940bd1bdb676bc6">   72</a></span>&#160;<span class="preprocessor">#define SDRAMC_TR_COUNT_Pos 0</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaca4fbaaa50b44ea9388e2020a879870c">   73</a></span>&#160;<span class="preprocessor">#define SDRAMC_TR_COUNT_Msk (0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gafc355de6cddf48f11461c56d1cb46c97">   74</a></span>&#160;<span class="preprocessor">#define SDRAMC_TR_COUNT(value) ((SDRAMC_TR_COUNT_Msk &amp; ((value) &lt;&lt; SDRAMC_TR_COUNT_Pos)))</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">/* -------- SDRAMC_CR : (SDRAMC Offset: 0x08) SDRAMC Configuration Register -------- */</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga41dc93e46bc0cf2fb176ef88a48b3d27">   76</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NC_Pos 0</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1797ab12602a16425aa7673061022f49">   77</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NC_Msk (0x3u &lt;&lt; SDRAMC_CR_NC_Pos) </span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga6a42732fa0a63d5107af0df282b0b991">   78</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL8 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf7a435ff523a39fef93816ea28f59a77">   79</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL9 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5147593b19e8e0b404ffabc5bd626cb8">   80</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL10 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3c75bffcfadcd9979e72cec01fa1957b">   81</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NC_COL11 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1778147fa08d5e7184bcace07008b30b">   82</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NR_Pos 2</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3534444ef11950673112c0ca84da1607">   83</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NR_Msk (0x3u &lt;&lt; SDRAMC_CR_NR_Pos) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga00df4e255ec24d32ee007d94abeff9d4">   84</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NR_ROW11 (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4922349dfc2b0d71b5205c260039c0d9">   85</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NR_ROW12 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaba863b1112fe45c0845e1b5f7ea0e971">   86</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NR_ROW13 (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa83f9d512592a007f4177d8b21aceeb9">   87</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_NB (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga09c966d636598efa8ace4332cdbcea30">   88</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NB_BANK2 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga09e41a7ce39344dc1935953089d10a21">   89</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_NB_BANK4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga037d40cbb2c2ecb7f37a12f510dc7295">   90</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_CAS_Pos 5</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3e368b10da60b3485eee4abc3dd4037a">   91</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_CAS_Msk (0x3u &lt;&lt; SDRAMC_CR_CAS_Pos) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga512aa52caf5e6b321cecb9e30094b5d2">   92</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY1 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga85b63ae30dbc3d2139e4958f76f2ebaf">   93</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY2 (0x2u &lt;&lt; 5) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga7cc4aaf33734f3fe0f86f512d2170e19">   94</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY3 (0x3u &lt;&lt; 5) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9bc861e1465dd27311ec35978f066d51">   95</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_DBW (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab11cbeeadb10a5ea0e812940afc6a525">   96</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TWR_Pos 8</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0029b715093ee8046f1ed2d5d8fda9f3">   97</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TWR_Msk (0xfu &lt;&lt; SDRAMC_CR_TWR_Pos) </span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga8f3147e76e93a2925737fd1a3cc26c3f">   98</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TWR(value) ((SDRAMC_CR_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TWR_Pos)))</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa7d7a95f3b81570c423b2f2f1ac9cf1f">   99</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Pos 12</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga182e47239305c61c0c43aa8895ca8317">  100</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Msk (0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga623cac6db29b9321ff334c1b70f14991">  101</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRC_TRFC(value) ((SDRAMC_CR_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)))</span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacf1c97a4c91fac76bf280afd5125529a">  102</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRP_Pos 16</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga337da762fbb5777b101154a98952b6cd">  103</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRP_Msk (0xfu &lt;&lt; SDRAMC_CR_TRP_Pos) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga170e2cc431a2c063a4b246776ca32bbd">  104</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRP(value) ((SDRAMC_CR_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRP_Pos)))</span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac5fedc099b6e629b8dfe27e314d882c7">  105</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRCD_Pos 20</span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga01695ba0657dcbeed2cee9e0663cd5f0">  106</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRCD_Msk (0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabf45282965293172dbedf9217d953896">  107</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRCD(value) ((SDRAMC_CR_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRCD_Pos)))</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga07627a9a4e4e505cd66d023db19f3c7f">  108</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRAS_Pos 24</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf1558efc1f40cdb97cc34153533fbbc9">  109</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRAS_Msk (0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacaaf5de0223bd513b2eb4c4a319cea51">  110</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TRAS(value) ((SDRAMC_CR_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRAS_Pos)))</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga880f8043085c6f8dfbd8ca05786363d1">  111</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TXSR_Pos 28</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga469741668aba998eb63aa667c2de9aed">  112</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TXSR_Msk (0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaee765eb27a4049e7f5c3fa90baae82ad">  113</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR_TXSR(value) ((SDRAMC_CR_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TXSR_Pos)))</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/* -------- SDRAMC_LPR : (SDRAMC Offset: 0x10) SDRAMC Low Power Register -------- */</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabe23a3739fdd74adf804a3f7a43e7263">  115</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_LPCB_Pos 0</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga21d4922790f46dc0a371e4d8991b1dc9">  116</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_LPCB_Msk (0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos) </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0840e1b152c569774398b869920fecac">  117</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_DISABLED (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaefe4b0dcfa1de94c0143c7ae9aba43a3">  118</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_SELF_REFRESH (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga195f584a9ef10e6387ceb2d9a0352b38">  119</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_POWER_DOWN (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9b4b932aa543dec35ca71ff76ce03824">  120</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_LPCB_DEEP_POWER_DOWN (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac31cf4e4d17818890f8274ec215da7b7">  121</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_PASR_Pos 4</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1f3aac4b835376d593c61425a27da95b">  122</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_PASR_Msk (0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3905957755600b268afb832312271df5">  123</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_PASR(value) ((SDRAMC_LPR_PASR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_PASR_Pos)))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf6bc3953b7dba97bb2bb9e1b8c004a66">  124</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TCSR_Pos 8</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3cf0b78ace9992594db5b246c8d106c5">  125</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TCSR_Msk (0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga714cc5a0920f1c7203ecdaa9215ac382">  126</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TCSR(value) ((SDRAMC_LPR_TCSR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TCSR_Pos)))</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga72c9423094e3267d46c7897a3fa4c46f">  127</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_DS_Pos 10</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga038da98987038f17dcd8df3004cb3c21">  128</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_DS_Msk (0x3u &lt;&lt; SDRAMC_LPR_DS_Pos) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1433c3d39d5adffc4a00155c53699eef">  129</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_DS(value) ((SDRAMC_LPR_DS_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_DS_Pos)))</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf4ada37630164d82555b416fcc33d479">  130</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Pos 12</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab7e41d5e31cab5b5f8cd04a0b97623f8">  131</a></span>&#160;<span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Msk (0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4b18dad66faaaf3f984388eb566f4204">  132</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER (0x0u &lt;&lt; 12) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga76d90280c269cf4bd0f4a3b449eb316e">  133</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga737b584db7f97ea868c1699ae04d128f">  134</a></span>&#160;<span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128 (0x2u &lt;&lt; 12) </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_IER : (SDRAMC Offset: 0x14) SDRAMC Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa950bc615ad0d78364e3fd8b18f4d1b9">  136</a></span>&#160;<span class="preprocessor">#define SDRAMC_IER_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_IDR : (SDRAMC Offset: 0x18) SDRAMC Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gae7b9934547fab4d9c3a2b9472962c58e">  138</a></span>&#160;<span class="preprocessor">#define SDRAMC_IDR_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_IMR : (SDRAMC Offset: 0x1C) SDRAMC Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9ccd95650afa502e07e683effd55cef5">  140</a></span>&#160;<span class="preprocessor">#define SDRAMC_IMR_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_ISR : (SDRAMC Offset: 0x20) SDRAMC Interrupt Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabd76cff3fff4cd78071707f2d4be8c8d">  142</a></span>&#160;<span class="preprocessor">#define SDRAMC_ISR_RES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_MDR : (SDRAMC Offset: 0x24) SDRAMC Memory Device Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gad588404946ce7c78ff1feb2bf3d83e78">  144</a></span>&#160;<span class="preprocessor">#define SDRAMC_MDR_MD_Pos 0</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3eddb1a81ffe147a091d483357b585b5">  145</a></span>&#160;<span class="preprocessor">#define SDRAMC_MDR_MD_Msk (0x3u &lt;&lt; SDRAMC_MDR_MD_Pos) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gad8e5871eb2d51b6b76b578d6ee9fac5a">  146</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MDR_MD_SDRAM (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga54634e004f87edf843872afabd377f99">  147</a></span>&#160;<span class="preprocessor">#define   SDRAMC_MDR_MD_LPSDRAM (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SDRAMC_CR1 : (SDRAMC Offset: 0x28) SDRAMC Configuration Register 1 -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5ae24d44442433edd80da6ba1f6eb479">  149</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_NC_Pos 0</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaa28cf991d3f9b354925f1662aba96888">  150</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_NC_Msk (0x3u &lt;&lt; SDRAMC_CR1_NC_Pos) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0264499d21f3e6561a4342a65dd84949">  151</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NC_COL8 (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga315db28821fc85efe9afeaacd9ec07c4">  152</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NC_COL9 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gad41e2b65b37c64ce326ae12b68b8a068">  153</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NC_COL10 (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1fdc8431c5c4f748aa523d1c71acf293">  154</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NC_COL11 (0x3u &lt;&lt; 0) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gab0666dbe6fa9e44c174fc111a0f17480">  155</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_NR_Pos 2</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9b8adb4ef4b7ab182ad01fc072e93afb">  156</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_NR_Msk (0x3u &lt;&lt; SDRAMC_CR1_NR_Pos) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga39e93cf07cf1a3b5c1e0c03a1647b588">  157</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NR_ROW11 (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga9346bf04eeae50c868741a2004da7844">  158</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NR_ROW12 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3c1730916f7a472be18dd0e75c752e9b">  159</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NR_ROW13 (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga553f9dcacc0b0c76acb70ececaf9369a">  160</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_NB (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga3a1338df4e8c6b28659b3acf34208ce7">  161</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NB_BANK2 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2d68e1324763892a031864cfb1da506f">  162</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_NB_BANK4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga1b2556e5040229fb7fa8c298e58538b1">  163</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_CAS_Pos 5</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gabf3f93490b9d79d645168a8944904e95">  164</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_CAS_Msk (0x3u &lt;&lt; SDRAMC_CR1_CAS_Pos) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacde600f907871d7ba385bd7578947e34">  165</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_CAS_LATENCY1 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga62a1a5258120f3a1a0bda43ab0e03b6f">  166</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_CAS_LATENCY2 (0x2u &lt;&lt; 5) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga932ff8e76d95f85cfe7419006974dc99">  167</a></span>&#160;<span class="preprocessor">#define   SDRAMC_CR1_CAS_LATENCY3 (0x3u &lt;&lt; 5) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga01a9eb79af88366ff3f7162495f73fc8">  168</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_DBW (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga71a0e5f2f4ac887ca3449ea6bce97533">  169</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TWR_Pos 8</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga198d93305050127b009809552ef67e12">  170</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TWR_Msk (0xfu &lt;&lt; SDRAMC_CR1_TWR_Pos) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf7f825ae6c4cf063e1d10b79f28fad40">  171</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TWR(value) ((SDRAMC_CR1_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TWR_Pos)))</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga839beb94a49cac42fe685c708f55f62b">  172</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRC_TRFC_Pos 12</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaee3e04118b1d9d1e7f7b804b49230e52">  173</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRC_TRFC_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRC_TRFC_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaf8bb79f39ce465b1e9d2684c6a9bd4a1">  174</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRC_TRFC(value) ((SDRAMC_CR1_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRC_TRFC_Pos)))</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gae98c575e61f71443bed3b960047ae0ba">  175</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRP_Pos 16</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gaeebddde793950f191f7611ab3b2efd59">  176</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRP_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRP_Pos) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga0b9b7c36257cfc72627504d23d1bab02">  177</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRP(value) ((SDRAMC_CR1_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRP_Pos)))</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5284f3dd8d054019436cbe7b18b4e341">  178</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRCD_Pos 20</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga8a63d37bee39fba59959ab09e7173857">  179</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRCD_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRCD_Pos) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gac090413278d12355b97a6026521b02a4">  180</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRCD(value) ((SDRAMC_CR1_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRCD_Pos)))</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga5aff4ae88f2d950a94819beb39553ea3">  181</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRAS_Pos 24</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga4e238d6286031ca4b293d5abf54ddeeb">  182</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRAS_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRAS_Pos) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#gacf39b635b18892079bdef98ca8917076">  183</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TRAS(value) ((SDRAMC_CR1_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRAS_Pos)))</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga73bc1408102093bf333aa7994d278cd7">  184</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TXSR_Pos 28</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga2e1289fa05938a0310dbee2257d7008d">  185</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TXSR_Msk (0xfu &lt;&lt; SDRAMC_CR1_TXSR_Pos) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga920e71254afa31db8e87d6a9f520d450">  186</a></span>&#160;<span class="preprocessor">#define SDRAMC_CR1_TXSR(value) ((SDRAMC_CR1_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TXSR_Pos)))</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/* -------- SDRAMC_OCMS : (SDRAMC Offset: 0x2C) SDRAMC OCMS Register 1 -------- */</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_d_r_a_m_c.html#ga665c2b909e7ffd6918ba820562db84f5">  188</a></span>&#160;<span class="preprocessor">#define SDRAMC_OCMS_SDR_SE (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;}</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_SDRAMC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_sdramc_html_a5ca97bb61660695e8f51db7903a66817"><div class="ttname"><a href="struct_sdramc.html#a5ca97bb61660695e8f51db7903a66817">Sdramc::SDRAMC_OCMS</a></div><div class="ttdeci">RwReg SDRAMC_OCMS</div><div class="ttdoc">(Sdramc Offset: 0x2C) SDRAMC OCMS Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00058">component_sdramc.h:58</a></div></div>
<div class="ttc" id="struct_sdramc_html_a42be366e402a15e173b2ff0258633f61"><div class="ttname"><a href="struct_sdramc.html#a42be366e402a15e173b2ff0258633f61">Sdramc::SDRAMC_LPR</a></div><div class="ttdeci">RwReg SDRAMC_LPR</div><div class="ttdoc">(Sdramc Offset: 0x10) SDRAMC Low Power Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00051">component_sdramc.h:51</a></div></div>
<div class="ttc" id="struct_sdramc_html_a1867b89dfdccf63c0c3f189613c24370"><div class="ttname"><a href="struct_sdramc.html#a1867b89dfdccf63c0c3f189613c24370">Sdramc::SDRAMC_ISR</a></div><div class="ttdeci">RoReg SDRAMC_ISR</div><div class="ttdoc">(Sdramc Offset: 0x20) SDRAMC Interrupt Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00055">component_sdramc.h:55</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_sdramc_html_a571f5f22f21de1eb56e05d2c917a9d76"><div class="ttname"><a href="struct_sdramc.html#a571f5f22f21de1eb56e05d2c917a9d76">Sdramc::SDRAMC_CR</a></div><div class="ttdeci">RwReg SDRAMC_CR</div><div class="ttdoc">(Sdramc Offset: 0x08) SDRAMC Configuration Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00049">component_sdramc.h:49</a></div></div>
<div class="ttc" id="struct_sdramc_html_a76d323ed1ef79a8bc091c8002fb65517"><div class="ttname"><a href="struct_sdramc.html#a76d323ed1ef79a8bc091c8002fb65517">Sdramc::SDRAMC_IDR</a></div><div class="ttdeci">WoReg SDRAMC_IDR</div><div class="ttdoc">(Sdramc Offset: 0x18) SDRAMC Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00053">component_sdramc.h:53</a></div></div>
<div class="ttc" id="struct_sdramc_html_aea46a142c65cf683dedcb3d79b66ef36"><div class="ttname"><a href="struct_sdramc.html#aea46a142c65cf683dedcb3d79b66ef36">Sdramc::SDRAMC_IMR</a></div><div class="ttdeci">RoReg SDRAMC_IMR</div><div class="ttdoc">(Sdramc Offset: 0x1C) SDRAMC Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00054">component_sdramc.h:54</a></div></div>
<div class="ttc" id="struct_sdramc_html_a4b2d784450df1a7878651edf14f8e3ab"><div class="ttname"><a href="struct_sdramc.html#a4b2d784450df1a7878651edf14f8e3ab">Sdramc::SDRAMC_MDR</a></div><div class="ttdeci">RwReg SDRAMC_MDR</div><div class="ttdoc">(Sdramc Offset: 0x24) SDRAMC Memory Device Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00056">component_sdramc.h:56</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_sdramc_html_a1b42f194d092429a24a93691ccfc4596"><div class="ttname"><a href="struct_sdramc.html#a1b42f194d092429a24a93691ccfc4596">Sdramc::SDRAMC_CR1</a></div><div class="ttdeci">RwReg SDRAMC_CR1</div><div class="ttdoc">(Sdramc Offset: 0x28) SDRAMC Configuration Register 1 </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00057">component_sdramc.h:57</a></div></div>
<div class="ttc" id="struct_sdramc_html_a366207fe46bc958f7261670cda504f51"><div class="ttname"><a href="struct_sdramc.html#a366207fe46bc958f7261670cda504f51">Sdramc::SDRAMC_IER</a></div><div class="ttdeci">WoReg SDRAMC_IER</div><div class="ttdoc">(Sdramc Offset: 0x14) SDRAMC Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00052">component_sdramc.h:52</a></div></div>
<div class="ttc" id="struct_sdramc_html_a6a10c4497262c023abdb04b7f7a2e87c"><div class="ttname"><a href="struct_sdramc.html#a6a10c4497262c023abdb04b7f7a2e87c">Sdramc::SDRAMC_TR</a></div><div class="ttdeci">RwReg SDRAMC_TR</div><div class="ttdoc">(Sdramc Offset: 0x04) SDRAMC Refresh Timer Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00048">component_sdramc.h:48</a></div></div>
<div class="ttc" id="struct_sdramc_html"><div class="ttname"><a href="struct_sdramc.html">Sdramc</a></div><div class="ttdoc">Sdramc hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00046">component_sdramc.h:46</a></div></div>
<div class="ttc" id="struct_sdramc_html_a72d58b7a582fc2e96e4e098846625293"><div class="ttname"><a href="struct_sdramc.html#a72d58b7a582fc2e96e4e098846625293">Sdramc::SDRAMC_MR</a></div><div class="ttdeci">RwReg SDRAMC_MR</div><div class="ttdoc">(Sdramc Offset: 0x00) SDRAMC Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__sdramc_8h_source.html#l00047">component_sdramc.h:47</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
