<stg><name>kalman_filter_Pipeline_VITIS_LOOP_37_1</name>


<trans_list>

<trans id="497" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="19" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %counter = alloca i32 1

]]></Node>
<StgValue><ssdm name="counter"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:2 %sext_ln37_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %sext_ln37

]]></Node>
<StgValue><ssdm name="sext_ln37_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="59">
<![CDATA[
newFuncRoot:3 %sext_ln37_cast = sext i59 %sext_ln37_read

]]></Node>
<StgValue><ssdm name="sext_ln37_cast"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %gmem0, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i19 0, i19 %counter

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %VITIS_LOOP_39_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2:0 %i_2 = load i16 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_39_2:4 %icmp_ln37 = icmp_eq  i16 %i_2, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
VITIS_LOOP_39_2:6 %add_ln37 = add i16 %i_2, i16 1

]]></Node>
<StgValue><ssdm name="add_ln37"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_39_2:7 %br_ln37 = br i1 %icmp_ln37, void %VITIS_LOOP_39_2.split_ifconv, void %for.inc73.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
VITIS_LOOP_39_2:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="256" op_0_bw="256" op_1_bw="64">
<![CDATA[
VITIS_LOOP_39_2:2 %gmem0_addr = getelementptr i256 %gmem0, i64 %sext_ln37_cast

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_39_2:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_39_2:5 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:4 %temp_V = read i256 @_ssdm_op_Read.m_axi.p1i256, i256 %gmem0_addr

]]></Node>
<StgValue><ssdm name="temp_V"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="256">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:5 %trunc_ln668 = trunc i256 %temp_V

]]></Node>
<StgValue><ssdm name="trunc_ln668"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:60 %p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:115 %p_Result_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:170 %p_Result_s = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:225 %p_Result_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:280 %p_Result_9 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:335 %p_Result_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="p_Result_6"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:390 %p_Result_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %temp_V, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:444 %store_ln37 = store i16 %add_ln37, i16 %i

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:6 %bitcast_ln42 = bitcast i32 %trunc_ln668

]]></Node>
<StgValue><ssdm name="bitcast_ln42"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:7 %d = fpext i32 %bitcast_ln42

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:61 %bitcast_ln42_1 = bitcast i32 %p_Result_1

]]></Node>
<StgValue><ssdm name="bitcast_ln42_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:62 %d_1 = fpext i32 %bitcast_ln42_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="42" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:7 %d = fpext i32 %bitcast_ln42

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:8 %bitcast_ln724 = bitcast i64 %d

]]></Node>
<StgValue><ssdm name="bitcast_ln724"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:9 %trunc_ln546 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln546"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:10 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:11 %exp_tmp6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp6"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:12 %zext_ln455 = zext i11 %exp_tmp6

]]></Node>
<StgValue><ssdm name="zext_ln455"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:13 %trunc_ln554 = trunc i64 %bitcast_ln724

]]></Node>
<StgValue><ssdm name="trunc_ln554"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:18 %icmp_ln560 = icmp_eq  i63 %trunc_ln546, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:19 %sub_ln564 = sub i12 1075, i12 %zext_ln455

]]></Node>
<StgValue><ssdm name="sub_ln564"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:62 %d_1 = fpext i32 %bitcast_ln42_1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:63 %bitcast_ln724_1 = bitcast i64 %d_1

]]></Node>
<StgValue><ssdm name="bitcast_ln724_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:64 %trunc_ln546_1 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln546_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:65 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_1, i32 63

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:66 %exp_tmp_s = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:67 %zext_ln455_1 = zext i11 %exp_tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln455_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:68 %trunc_ln554_1 = trunc i64 %bitcast_ln724_1

]]></Node>
<StgValue><ssdm name="trunc_ln554_1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:73 %icmp_ln560_1 = icmp_eq  i63 %trunc_ln546_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:74 %sub_ln564_1 = sub i12 1075, i12 %zext_ln455_1

]]></Node>
<StgValue><ssdm name="sub_ln564_1"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:116 %bitcast_ln42_2 = bitcast i32 %p_Result_2

]]></Node>
<StgValue><ssdm name="bitcast_ln42_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:117 %d_2 = fpext i32 %bitcast_ln42_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:171 %bitcast_ln42_3 = bitcast i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="bitcast_ln42_3"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:172 %d_3 = fpext i32 %bitcast_ln42_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:14 %zext_ln558_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554

]]></Node>
<StgValue><ssdm name="zext_ln558_cast"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:15 %zext_ln558 = zext i53 %zext_ln558_cast

]]></Node>
<StgValue><ssdm name="zext_ln558"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:16 %sub_ln455 = sub i54 0, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="sub_ln455"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:17 %select_ln559 = select i1 %tmp, i54 %sub_ln455, i54 %zext_ln558

]]></Node>
<StgValue><ssdm name="select_ln559"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:20 %icmp_ln570 = icmp_sgt  i12 %sub_ln564, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:21 %add_ln570 = add i12 %sub_ln564, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:22 %sub_ln570 = sub i12 6, i12 %sub_ln564

]]></Node>
<StgValue><ssdm name="sub_ln570"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:23 %select_ln570 = select i1 %icmp_ln570, i12 %add_ln570, i12 %sub_ln570

]]></Node>
<StgValue><ssdm name="select_ln570"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:24 %sext_ln571 = sext i12 %select_ln570

]]></Node>
<StgValue><ssdm name="sext_ln571"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:25 %icmp_ln571 = icmp_eq  i12 %sub_ln564, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:26 %trunc_ln572 = trunc i54 %select_ln559

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:27 %icmp_ln574 = icmp_ult  i12 %select_ln570, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:28 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 31

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:29 %select_ln577 = select i1 %tmp_41, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:30 %zext_ln575 = zext i32 %sext_ln571

]]></Node>
<StgValue><ssdm name="zext_ln575"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:31 %ashr_ln575 = ashr i54 %select_ln559, i54 %zext_ln575

]]></Node>
<StgValue><ssdm name="ashr_ln575"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:32 %trunc_ln575 = trunc i54 %ashr_ln575

]]></Node>
<StgValue><ssdm name="trunc_ln575"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:33 %select_ln574 = select i1 %icmp_ln574, i19 %trunc_ln575, i19 %select_ln577

]]></Node>
<StgValue><ssdm name="select_ln574"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:34 %icmp_ln580 = icmp_sgt  i12 %add_ln570, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:35 %icmp_ln592 = icmp_ult  i12 %select_ln570, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:36 %sext_ln571cast = trunc i32 %sext_ln571

]]></Node>
<StgValue><ssdm name="sext_ln571cast"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:37 %shl_ln593 = shl i19 %trunc_ln572, i19 %sext_ln571cast

]]></Node>
<StgValue><ssdm name="shl_ln593"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:38 %add_ln580 = add i12 %sub_ln564, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:39 %sext_ln580 = sext i12 %add_ln580

]]></Node>
<StgValue><ssdm name="sext_ln580"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:40 %p_Result_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559, i32 %sext_ln580

]]></Node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:41 %select_ln580 = select i1 %icmp_ln580, i1 %tmp, i1 %p_Result_3

]]></Node>
<StgValue><ssdm name="select_ln580"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:42 %zext_ln377 = zext i1 %select_ln580

]]></Node>
<StgValue><ssdm name="zext_ln377"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:43 %add_ln377 = add i19 %select_ln574, i19 %zext_ln377

]]></Node>
<StgValue><ssdm name="add_ln377"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:44 %xor_ln560 = xor i1 %icmp_ln560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:45 %and_ln571 = and i1 %icmp_ln571, i1 %xor_ln560

]]></Node>
<StgValue><ssdm name="and_ln571"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:46 %or_ln571 = or i1 %icmp_ln560, i1 %icmp_ln571

]]></Node>
<StgValue><ssdm name="or_ln571"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:47 %xor_ln571 = xor i1 %or_ln571, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:48 %and_ln570 = and i1 %icmp_ln570, i1 %xor_ln571

]]></Node>
<StgValue><ssdm name="and_ln570"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:50 %or_ln560 = or i1 %icmp_ln560, i1 %and_ln570

]]></Node>
<StgValue><ssdm name="or_ln560"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:51 %select_ln560_1 = select i1 %and_ln571, i19 %trunc_ln572, i19 %shl_ln593

]]></Node>
<StgValue><ssdm name="select_ln560_1"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:69 %zext_ln558_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_1

]]></Node>
<StgValue><ssdm name="zext_ln558_1_cast"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:70 %zext_ln558_1 = zext i53 %zext_ln558_1_cast

]]></Node>
<StgValue><ssdm name="zext_ln558_1"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:71 %sub_ln455_1 = sub i54 0, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="sub_ln455_1"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:72 %select_ln559_1 = select i1 %tmp_42, i54 %sub_ln455_1, i54 %zext_ln558_1

]]></Node>
<StgValue><ssdm name="select_ln559_1"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:75 %icmp_ln570_1 = icmp_sgt  i12 %sub_ln564_1, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570_1"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:76 %add_ln570_1 = add i12 %sub_ln564_1, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570_1"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:77 %sub_ln570_1 = sub i12 6, i12 %sub_ln564_1

]]></Node>
<StgValue><ssdm name="sub_ln570_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:78 %select_ln570_1 = select i1 %icmp_ln570_1, i12 %add_ln570_1, i12 %sub_ln570_1

]]></Node>
<StgValue><ssdm name="select_ln570_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:79 %sext_ln571_1 = sext i12 %select_ln570_1

]]></Node>
<StgValue><ssdm name="sext_ln571_1"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:80 %icmp_ln571_1 = icmp_eq  i12 %sub_ln564_1, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571_1"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:81 %trunc_ln572_1 = trunc i54 %select_ln559_1

]]></Node>
<StgValue><ssdm name="trunc_ln572_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:82 %icmp_ln574_1 = icmp_ult  i12 %select_ln570_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_1"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:83 %tmp_43 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 63

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:84 %select_ln577_1 = select i1 %tmp_43, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577_1"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:85 %zext_ln575_1 = zext i32 %sext_ln571_1

]]></Node>
<StgValue><ssdm name="zext_ln575_1"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:86 %ashr_ln575_1 = ashr i54 %select_ln559_1, i54 %zext_ln575_1

]]></Node>
<StgValue><ssdm name="ashr_ln575_1"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:87 %trunc_ln575_1 = trunc i54 %ashr_ln575_1

]]></Node>
<StgValue><ssdm name="trunc_ln575_1"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:88 %select_ln574_1 = select i1 %icmp_ln574_1, i19 %trunc_ln575_1, i19 %select_ln577_1

]]></Node>
<StgValue><ssdm name="select_ln574_1"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:89 %icmp_ln580_1 = icmp_sgt  i12 %add_ln570_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580_1"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:90 %icmp_ln592_1 = icmp_ult  i12 %select_ln570_1, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592_1"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:91 %sext_ln571_1cast = trunc i32 %sext_ln571_1

]]></Node>
<StgValue><ssdm name="sext_ln571_1cast"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:92 %shl_ln593_1 = shl i19 %trunc_ln572_1, i19 %sext_ln571_1cast

]]></Node>
<StgValue><ssdm name="shl_ln593_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:93 %add_ln580_1 = add i12 %sub_ln564_1, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:94 %sext_ln580_1 = sext i12 %add_ln580_1

]]></Node>
<StgValue><ssdm name="sext_ln580_1"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:95 %p_Result_3_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_1, i32 %sext_ln580_1

]]></Node>
<StgValue><ssdm name="p_Result_3_1"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:96 %select_ln580_1 = select i1 %icmp_ln580_1, i1 %tmp_42, i1 %p_Result_3_1

]]></Node>
<StgValue><ssdm name="select_ln580_1"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:97 %zext_ln377_1 = zext i1 %select_ln580_1

]]></Node>
<StgValue><ssdm name="zext_ln377_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:98 %add_ln377_2 = add i19 %select_ln574_1, i19 %zext_ln377_1

]]></Node>
<StgValue><ssdm name="add_ln377_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:99 %xor_ln560_1 = xor i1 %icmp_ln560_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:100 %and_ln571_1 = and i1 %icmp_ln571_1, i1 %xor_ln560_1

]]></Node>
<StgValue><ssdm name="and_ln571_1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:101 %or_ln571_1 = or i1 %icmp_ln560_1, i1 %icmp_ln571_1

]]></Node>
<StgValue><ssdm name="or_ln571_1"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:102 %xor_ln571_1 = xor i1 %or_ln571_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_1"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:103 %and_ln570_1 = and i1 %icmp_ln570_1, i1 %xor_ln571_1

]]></Node>
<StgValue><ssdm name="and_ln570_1"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:105 %or_ln560_3 = or i1 %icmp_ln560_1, i1 %and_ln570_1

]]></Node>
<StgValue><ssdm name="or_ln560_3"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:106 %select_ln560_5 = select i1 %and_ln571_1, i19 %trunc_ln572_1, i19 %shl_ln593_1

]]></Node>
<StgValue><ssdm name="select_ln560_5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:117 %d_2 = fpext i32 %bitcast_ln42_2

]]></Node>
<StgValue><ssdm name="d_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:118 %bitcast_ln724_2 = bitcast i64 %d_2

]]></Node>
<StgValue><ssdm name="bitcast_ln724_2"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:119 %trunc_ln546_2 = trunc i64 %bitcast_ln724_2

]]></Node>
<StgValue><ssdm name="trunc_ln546_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:120 %tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_2, i32 63

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:121 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:122 %zext_ln455_2 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln455_2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:123 %trunc_ln554_2 = trunc i64 %bitcast_ln724_2

]]></Node>
<StgValue><ssdm name="trunc_ln554_2"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:128 %icmp_ln560_2 = icmp_eq  i63 %trunc_ln546_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:129 %sub_ln564_2 = sub i12 1075, i12 %zext_ln455_2

]]></Node>
<StgValue><ssdm name="sub_ln564_2"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:172 %d_3 = fpext i32 %bitcast_ln42_3

]]></Node>
<StgValue><ssdm name="d_3"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:173 %bitcast_ln724_3 = bitcast i64 %d_3

]]></Node>
<StgValue><ssdm name="bitcast_ln724_3"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:174 %trunc_ln546_3 = trunc i64 %bitcast_ln724_3

]]></Node>
<StgValue><ssdm name="trunc_ln546_3"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:175 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_3, i32 63

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:176 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_3, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:177 %zext_ln455_3 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln455_3"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:178 %trunc_ln554_3 = trunc i64 %bitcast_ln724_3

]]></Node>
<StgValue><ssdm name="trunc_ln554_3"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:183 %icmp_ln560_3 = icmp_eq  i63 %trunc_ln546_3, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_3"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:184 %sub_ln564_3 = sub i12 1075, i12 %zext_ln455_3

]]></Node>
<StgValue><ssdm name="sub_ln564_3"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:226 %bitcast_ln42_4 = bitcast i32 %p_Result_4

]]></Node>
<StgValue><ssdm name="bitcast_ln42_4"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:227 %d_4 = fpext i32 %bitcast_ln42_4

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:281 %bitcast_ln42_5 = bitcast i32 %p_Result_9

]]></Node>
<StgValue><ssdm name="bitcast_ln42_5"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:282 %d_5 = fpext i32 %bitcast_ln42_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0">
<![CDATA[
for.inc73.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:0 %counter_load = load i19 %counter

]]></Node>
<StgValue><ssdm name="counter_load"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:1 %counter_cast174 = zext i19 %counter_load

]]></Node>
<StgValue><ssdm name="counter_cast174"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:2 %empty_35 = trunc i19 %counter_load

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:49 %select_ln560 = select i1 %icmp_ln560, i19 0, i19 %add_ln377

]]></Node>
<StgValue><ssdm name="select_ln560"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:52 %or_ln560_1 = or i1 %and_ln571, i1 %icmp_ln592

]]></Node>
<StgValue><ssdm name="or_ln560_1"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:53 %select_ln560_2 = select i1 %or_ln560, i19 %select_ln560, i19 %select_ln560_1

]]></Node>
<StgValue><ssdm name="select_ln560_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:54 %or_ln560_2 = or i1 %or_ln560, i1 %or_ln560_1

]]></Node>
<StgValue><ssdm name="or_ln560_2"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:55 %select_ln560_3 = select i1 %or_ln560_2, i19 %select_ln560_2, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_3"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:56 %in_local_V_addr = getelementptr i19 %in_local_V, i64 0, i64 %counter_cast174

]]></Node>
<StgValue><ssdm name="in_local_V_addr"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:57 %store_ln42 = store i19 %select_ln560_3, i18 %in_local_V_addr

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:58 %or_ln43 = or i18 %empty_35, i18 1

]]></Node>
<StgValue><ssdm name="or_ln43"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:59 %zext_ln666 = zext i18 %or_ln43

]]></Node>
<StgValue><ssdm name="zext_ln666"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:104 %select_ln560_4 = select i1 %icmp_ln560_1, i19 0, i19 %add_ln377_2

]]></Node>
<StgValue><ssdm name="select_ln560_4"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:107 %or_ln560_4 = or i1 %and_ln571_1, i1 %icmp_ln592_1

]]></Node>
<StgValue><ssdm name="or_ln560_4"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:108 %select_ln560_6 = select i1 %or_ln560_3, i19 %select_ln560_4, i19 %select_ln560_5

]]></Node>
<StgValue><ssdm name="select_ln560_6"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:109 %or_ln560_5 = or i1 %or_ln560_3, i1 %or_ln560_4

]]></Node>
<StgValue><ssdm name="or_ln560_5"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:110 %select_ln560_7 = select i1 %or_ln560_5, i19 %select_ln560_6, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_7"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:111 %in_local_V_addr_1 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666

]]></Node>
<StgValue><ssdm name="in_local_V_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:112 %store_ln42 = store i19 %select_ln560_7, i18 %in_local_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:124 %zext_ln558_2_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_2

]]></Node>
<StgValue><ssdm name="zext_ln558_2_cast"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:125 %zext_ln558_2 = zext i53 %zext_ln558_2_cast

]]></Node>
<StgValue><ssdm name="zext_ln558_2"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:126 %sub_ln455_2 = sub i54 0, i54 %zext_ln558_2

]]></Node>
<StgValue><ssdm name="sub_ln455_2"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:127 %select_ln559_2 = select i1 %tmp_44, i54 %sub_ln455_2, i54 %zext_ln558_2

]]></Node>
<StgValue><ssdm name="select_ln559_2"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:130 %icmp_ln570_2 = icmp_sgt  i12 %sub_ln564_2, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570_2"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:131 %add_ln570_2 = add i12 %sub_ln564_2, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570_2"/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:132 %sub_ln570_2 = sub i12 6, i12 %sub_ln564_2

]]></Node>
<StgValue><ssdm name="sub_ln570_2"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:133 %select_ln570_2 = select i1 %icmp_ln570_2, i12 %add_ln570_2, i12 %sub_ln570_2

]]></Node>
<StgValue><ssdm name="select_ln570_2"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:134 %sext_ln571_2 = sext i12 %select_ln570_2

]]></Node>
<StgValue><ssdm name="sext_ln571_2"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:135 %icmp_ln571_2 = icmp_eq  i12 %sub_ln564_2, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571_2"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:136 %trunc_ln572_2 = trunc i54 %select_ln559_2

]]></Node>
<StgValue><ssdm name="trunc_ln572_2"/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:137 %icmp_ln574_2 = icmp_ult  i12 %select_ln570_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_2"/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:138 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 95

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:139 %select_ln577_2 = select i1 %tmp_45, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577_2"/></StgValue>
</operation>

<operation id="189" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:140 %zext_ln575_2 = zext i32 %sext_ln571_2

]]></Node>
<StgValue><ssdm name="zext_ln575_2"/></StgValue>
</operation>

<operation id="190" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:141 %ashr_ln575_2 = ashr i54 %select_ln559_2, i54 %zext_ln575_2

]]></Node>
<StgValue><ssdm name="ashr_ln575_2"/></StgValue>
</operation>

<operation id="191" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:142 %trunc_ln575_2 = trunc i54 %ashr_ln575_2

]]></Node>
<StgValue><ssdm name="trunc_ln575_2"/></StgValue>
</operation>

<operation id="192" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:143 %select_ln574_2 = select i1 %icmp_ln574_2, i19 %trunc_ln575_2, i19 %select_ln577_2

]]></Node>
<StgValue><ssdm name="select_ln574_2"/></StgValue>
</operation>

<operation id="193" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:144 %icmp_ln580_2 = icmp_sgt  i12 %add_ln570_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580_2"/></StgValue>
</operation>

<operation id="194" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:145 %icmp_ln592_2 = icmp_ult  i12 %select_ln570_2, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592_2"/></StgValue>
</operation>

<operation id="195" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:146 %sext_ln571_2cast = trunc i32 %sext_ln571_2

]]></Node>
<StgValue><ssdm name="sext_ln571_2cast"/></StgValue>
</operation>

<operation id="196" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:147 %shl_ln593_2 = shl i19 %trunc_ln572_2, i19 %sext_ln571_2cast

]]></Node>
<StgValue><ssdm name="shl_ln593_2"/></StgValue>
</operation>

<operation id="197" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:148 %add_ln580_2 = add i12 %sub_ln564_2, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580_2"/></StgValue>
</operation>

<operation id="198" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:149 %sext_ln580_2 = sext i12 %add_ln580_2

]]></Node>
<StgValue><ssdm name="sext_ln580_2"/></StgValue>
</operation>

<operation id="199" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:150 %p_Result_3_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_2, i32 %sext_ln580_2

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="200" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:151 %select_ln580_2 = select i1 %icmp_ln580_2, i1 %tmp_44, i1 %p_Result_3_2

]]></Node>
<StgValue><ssdm name="select_ln580_2"/></StgValue>
</operation>

<operation id="201" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:152 %zext_ln377_2 = zext i1 %select_ln580_2

]]></Node>
<StgValue><ssdm name="zext_ln377_2"/></StgValue>
</operation>

<operation id="202" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:153 %add_ln377_3 = add i19 %select_ln574_2, i19 %zext_ln377_2

]]></Node>
<StgValue><ssdm name="add_ln377_3"/></StgValue>
</operation>

<operation id="203" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:154 %xor_ln560_2 = xor i1 %icmp_ln560_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_2"/></StgValue>
</operation>

<operation id="204" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:155 %and_ln571_2 = and i1 %icmp_ln571_2, i1 %xor_ln560_2

]]></Node>
<StgValue><ssdm name="and_ln571_2"/></StgValue>
</operation>

<operation id="205" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:156 %or_ln571_2 = or i1 %icmp_ln560_2, i1 %icmp_ln571_2

]]></Node>
<StgValue><ssdm name="or_ln571_2"/></StgValue>
</operation>

<operation id="206" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:157 %xor_ln571_2 = xor i1 %or_ln571_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_2"/></StgValue>
</operation>

<operation id="207" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:158 %and_ln570_2 = and i1 %icmp_ln570_2, i1 %xor_ln571_2

]]></Node>
<StgValue><ssdm name="and_ln570_2"/></StgValue>
</operation>

<operation id="208" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:160 %or_ln560_6 = or i1 %icmp_ln560_2, i1 %and_ln570_2

]]></Node>
<StgValue><ssdm name="or_ln560_6"/></StgValue>
</operation>

<operation id="209" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:161 %select_ln560_9 = select i1 %and_ln571_2, i19 %trunc_ln572_2, i19 %shl_ln593_2

]]></Node>
<StgValue><ssdm name="select_ln560_9"/></StgValue>
</operation>

<operation id="210" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:179 %zext_ln558_3_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_3

]]></Node>
<StgValue><ssdm name="zext_ln558_3_cast"/></StgValue>
</operation>

<operation id="211" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:180 %zext_ln558_3 = zext i53 %zext_ln558_3_cast

]]></Node>
<StgValue><ssdm name="zext_ln558_3"/></StgValue>
</operation>

<operation id="212" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:181 %sub_ln455_3 = sub i54 0, i54 %zext_ln558_3

]]></Node>
<StgValue><ssdm name="sub_ln455_3"/></StgValue>
</operation>

<operation id="213" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:182 %select_ln559_3 = select i1 %tmp_46, i54 %sub_ln455_3, i54 %zext_ln558_3

]]></Node>
<StgValue><ssdm name="select_ln559_3"/></StgValue>
</operation>

<operation id="214" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:185 %icmp_ln570_3 = icmp_sgt  i12 %sub_ln564_3, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570_3"/></StgValue>
</operation>

<operation id="215" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:186 %add_ln570_3 = add i12 %sub_ln564_3, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570_3"/></StgValue>
</operation>

<operation id="216" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:187 %sub_ln570_3 = sub i12 6, i12 %sub_ln564_3

]]></Node>
<StgValue><ssdm name="sub_ln570_3"/></StgValue>
</operation>

<operation id="217" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:188 %select_ln570_3 = select i1 %icmp_ln570_3, i12 %add_ln570_3, i12 %sub_ln570_3

]]></Node>
<StgValue><ssdm name="select_ln570_3"/></StgValue>
</operation>

<operation id="218" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:189 %sext_ln571_3 = sext i12 %select_ln570_3

]]></Node>
<StgValue><ssdm name="sext_ln571_3"/></StgValue>
</operation>

<operation id="219" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:190 %icmp_ln571_3 = icmp_eq  i12 %sub_ln564_3, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571_3"/></StgValue>
</operation>

<operation id="220" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:191 %trunc_ln572_3 = trunc i54 %select_ln559_3

]]></Node>
<StgValue><ssdm name="trunc_ln572_3"/></StgValue>
</operation>

<operation id="221" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:192 %icmp_ln574_3 = icmp_ult  i12 %select_ln570_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_3"/></StgValue>
</operation>

<operation id="222" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:193 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 127

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="223" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:194 %select_ln577_3 = select i1 %tmp_47, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577_3"/></StgValue>
</operation>

<operation id="224" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:195 %zext_ln575_3 = zext i32 %sext_ln571_3

]]></Node>
<StgValue><ssdm name="zext_ln575_3"/></StgValue>
</operation>

<operation id="225" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:196 %ashr_ln575_3 = ashr i54 %select_ln559_3, i54 %zext_ln575_3

]]></Node>
<StgValue><ssdm name="ashr_ln575_3"/></StgValue>
</operation>

<operation id="226" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:197 %trunc_ln575_3 = trunc i54 %ashr_ln575_3

]]></Node>
<StgValue><ssdm name="trunc_ln575_3"/></StgValue>
</operation>

<operation id="227" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:198 %select_ln574_3 = select i1 %icmp_ln574_3, i19 %trunc_ln575_3, i19 %select_ln577_3

]]></Node>
<StgValue><ssdm name="select_ln574_3"/></StgValue>
</operation>

<operation id="228" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:199 %icmp_ln580_3 = icmp_sgt  i12 %add_ln570_3, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580_3"/></StgValue>
</operation>

<operation id="229" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:200 %icmp_ln592_3 = icmp_ult  i12 %select_ln570_3, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592_3"/></StgValue>
</operation>

<operation id="230" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:201 %sext_ln571_3cast = trunc i32 %sext_ln571_3

]]></Node>
<StgValue><ssdm name="sext_ln571_3cast"/></StgValue>
</operation>

<operation id="231" st_id="6" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:202 %shl_ln593_3 = shl i19 %trunc_ln572_3, i19 %sext_ln571_3cast

]]></Node>
<StgValue><ssdm name="shl_ln593_3"/></StgValue>
</operation>

<operation id="232" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:203 %add_ln580_3 = add i12 %sub_ln564_3, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580_3"/></StgValue>
</operation>

<operation id="233" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:204 %sext_ln580_3 = sext i12 %add_ln580_3

]]></Node>
<StgValue><ssdm name="sext_ln580_3"/></StgValue>
</operation>

<operation id="234" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:205 %p_Result_3_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_3, i32 %sext_ln580_3

]]></Node>
<StgValue><ssdm name="p_Result_3_3"/></StgValue>
</operation>

<operation id="235" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:206 %select_ln580_3 = select i1 %icmp_ln580_3, i1 %tmp_46, i1 %p_Result_3_3

]]></Node>
<StgValue><ssdm name="select_ln580_3"/></StgValue>
</operation>

<operation id="236" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:207 %zext_ln377_3 = zext i1 %select_ln580_3

]]></Node>
<StgValue><ssdm name="zext_ln377_3"/></StgValue>
</operation>

<operation id="237" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:208 %add_ln377_4 = add i19 %select_ln574_3, i19 %zext_ln377_3

]]></Node>
<StgValue><ssdm name="add_ln377_4"/></StgValue>
</operation>

<operation id="238" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:209 %xor_ln560_3 = xor i1 %icmp_ln560_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_3"/></StgValue>
</operation>

<operation id="239" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:210 %and_ln571_3 = and i1 %icmp_ln571_3, i1 %xor_ln560_3

]]></Node>
<StgValue><ssdm name="and_ln571_3"/></StgValue>
</operation>

<operation id="240" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:211 %or_ln571_3 = or i1 %icmp_ln560_3, i1 %icmp_ln571_3

]]></Node>
<StgValue><ssdm name="or_ln571_3"/></StgValue>
</operation>

<operation id="241" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:212 %xor_ln571_3 = xor i1 %or_ln571_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_3"/></StgValue>
</operation>

<operation id="242" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:213 %and_ln570_3 = and i1 %icmp_ln570_3, i1 %xor_ln571_3

]]></Node>
<StgValue><ssdm name="and_ln570_3"/></StgValue>
</operation>

<operation id="243" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:215 %or_ln560_9 = or i1 %icmp_ln560_3, i1 %and_ln570_3

]]></Node>
<StgValue><ssdm name="or_ln560_9"/></StgValue>
</operation>

<operation id="244" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:216 %select_ln560_13 = select i1 %and_ln571_3, i19 %trunc_ln572_3, i19 %shl_ln593_3

]]></Node>
<StgValue><ssdm name="select_ln560_13"/></StgValue>
</operation>

<operation id="245" st_id="6" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:227 %d_4 = fpext i32 %bitcast_ln42_4

]]></Node>
<StgValue><ssdm name="d_4"/></StgValue>
</operation>

<operation id="246" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:228 %bitcast_ln724_4 = bitcast i64 %d_4

]]></Node>
<StgValue><ssdm name="bitcast_ln724_4"/></StgValue>
</operation>

<operation id="247" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:229 %trunc_ln546_4 = trunc i64 %bitcast_ln724_4

]]></Node>
<StgValue><ssdm name="trunc_ln546_4"/></StgValue>
</operation>

<operation id="248" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:230 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="249" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:231 %exp_tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_4, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_3"/></StgValue>
</operation>

<operation id="250" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:232 %zext_ln455_4 = zext i11 %exp_tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln455_4"/></StgValue>
</operation>

<operation id="251" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:233 %trunc_ln554_4 = trunc i64 %bitcast_ln724_4

]]></Node>
<StgValue><ssdm name="trunc_ln554_4"/></StgValue>
</operation>

<operation id="252" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:238 %icmp_ln560_4 = icmp_eq  i63 %trunc_ln546_4, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_4"/></StgValue>
</operation>

<operation id="253" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:239 %sub_ln564_4 = sub i12 1075, i12 %zext_ln455_4

]]></Node>
<StgValue><ssdm name="sub_ln564_4"/></StgValue>
</operation>

<operation id="254" st_id="6" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:282 %d_5 = fpext i32 %bitcast_ln42_5

]]></Node>
<StgValue><ssdm name="d_5"/></StgValue>
</operation>

<operation id="255" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:283 %bitcast_ln724_5 = bitcast i64 %d_5

]]></Node>
<StgValue><ssdm name="bitcast_ln724_5"/></StgValue>
</operation>

<operation id="256" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:284 %trunc_ln546_5 = trunc i64 %bitcast_ln724_5

]]></Node>
<StgValue><ssdm name="trunc_ln546_5"/></StgValue>
</operation>

<operation id="257" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:285 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_5, i32 63

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="258" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:286 %exp_tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_5, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_4"/></StgValue>
</operation>

<operation id="259" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:287 %zext_ln455_5 = zext i11 %exp_tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln455_5"/></StgValue>
</operation>

<operation id="260" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:288 %trunc_ln554_5 = trunc i64 %bitcast_ln724_5

]]></Node>
<StgValue><ssdm name="trunc_ln554_5"/></StgValue>
</operation>

<operation id="261" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:293 %icmp_ln560_5 = icmp_eq  i63 %trunc_ln546_5, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_5"/></StgValue>
</operation>

<operation id="262" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:294 %sub_ln564_5 = sub i12 1075, i12 %zext_ln455_5

]]></Node>
<StgValue><ssdm name="sub_ln564_5"/></StgValue>
</operation>

<operation id="263" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:336 %bitcast_ln42_6 = bitcast i32 %p_Result_6

]]></Node>
<StgValue><ssdm name="bitcast_ln42_6"/></StgValue>
</operation>

<operation id="264" st_id="6" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:337 %d_6 = fpext i32 %bitcast_ln42_6

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:391 %bitcast_ln42_7 = bitcast i32 %p_Result_5

]]></Node>
<StgValue><ssdm name="bitcast_ln42_7"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="2" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:392 %d_7 = fpext i32 %bitcast_ln42_7

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:443 %add_ln37_1 = add i19 %counter_load, i19 8

]]></Node>
<StgValue><ssdm name="add_ln37_1"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="19" op_1_bw="19" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:445 %store_ln37 = store i19 %add_ln37_1, i19 %counter

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="269" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:113 %add_ln43 = add i18 %or_ln43, i18 1

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="270" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:114 %zext_ln666_1 = zext i18 %add_ln43

]]></Node>
<StgValue><ssdm name="zext_ln666_1"/></StgValue>
</operation>

<operation id="271" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:159 %select_ln560_8 = select i1 %icmp_ln560_2, i19 0, i19 %add_ln377_3

]]></Node>
<StgValue><ssdm name="select_ln560_8"/></StgValue>
</operation>

<operation id="272" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:162 %or_ln560_7 = or i1 %and_ln571_2, i1 %icmp_ln592_2

]]></Node>
<StgValue><ssdm name="or_ln560_7"/></StgValue>
</operation>

<operation id="273" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:163 %select_ln560_10 = select i1 %or_ln560_6, i19 %select_ln560_8, i19 %select_ln560_9

]]></Node>
<StgValue><ssdm name="select_ln560_10"/></StgValue>
</operation>

<operation id="274" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:164 %or_ln560_8 = or i1 %or_ln560_6, i1 %or_ln560_7

]]></Node>
<StgValue><ssdm name="or_ln560_8"/></StgValue>
</operation>

<operation id="275" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:165 %select_ln560_11 = select i1 %or_ln560_8, i19 %select_ln560_10, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_11"/></StgValue>
</operation>

<operation id="276" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:166 %in_local_V_addr_2 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_1

]]></Node>
<StgValue><ssdm name="in_local_V_addr_2"/></StgValue>
</operation>

<operation id="277" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:167 %store_ln42 = store i19 %select_ln560_11, i18 %in_local_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="278" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:168 %or_ln43_1 = or i18 %empty_35, i18 3

]]></Node>
<StgValue><ssdm name="or_ln43_1"/></StgValue>
</operation>

<operation id="279" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:169 %zext_ln666_2 = zext i18 %or_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln666_2"/></StgValue>
</operation>

<operation id="280" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:214 %select_ln560_12 = select i1 %icmp_ln560_3, i19 0, i19 %add_ln377_4

]]></Node>
<StgValue><ssdm name="select_ln560_12"/></StgValue>
</operation>

<operation id="281" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:217 %or_ln560_10 = or i1 %and_ln571_3, i1 %icmp_ln592_3

]]></Node>
<StgValue><ssdm name="or_ln560_10"/></StgValue>
</operation>

<operation id="282" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:218 %select_ln560_14 = select i1 %or_ln560_9, i19 %select_ln560_12, i19 %select_ln560_13

]]></Node>
<StgValue><ssdm name="select_ln560_14"/></StgValue>
</operation>

<operation id="283" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:219 %or_ln560_11 = or i1 %or_ln560_9, i1 %or_ln560_10

]]></Node>
<StgValue><ssdm name="or_ln560_11"/></StgValue>
</operation>

<operation id="284" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:220 %select_ln560_15 = select i1 %or_ln560_11, i19 %select_ln560_14, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_15"/></StgValue>
</operation>

<operation id="285" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:221 %in_local_V_addr_3 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_2

]]></Node>
<StgValue><ssdm name="in_local_V_addr_3"/></StgValue>
</operation>

<operation id="286" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:222 %store_ln42 = store i19 %select_ln560_15, i18 %in_local_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="287" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:234 %zext_ln558_4_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_4

]]></Node>
<StgValue><ssdm name="zext_ln558_4_cast"/></StgValue>
</operation>

<operation id="288" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:235 %zext_ln558_4 = zext i53 %zext_ln558_4_cast

]]></Node>
<StgValue><ssdm name="zext_ln558_4"/></StgValue>
</operation>

<operation id="289" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:236 %sub_ln455_4 = sub i54 0, i54 %zext_ln558_4

]]></Node>
<StgValue><ssdm name="sub_ln455_4"/></StgValue>
</operation>

<operation id="290" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:237 %select_ln559_4 = select i1 %tmp_48, i54 %sub_ln455_4, i54 %zext_ln558_4

]]></Node>
<StgValue><ssdm name="select_ln559_4"/></StgValue>
</operation>

<operation id="291" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:240 %icmp_ln570_4 = icmp_sgt  i12 %sub_ln564_4, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570_4"/></StgValue>
</operation>

<operation id="292" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:241 %add_ln570_4 = add i12 %sub_ln564_4, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570_4"/></StgValue>
</operation>

<operation id="293" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:242 %sub_ln570_4 = sub i12 6, i12 %sub_ln564_4

]]></Node>
<StgValue><ssdm name="sub_ln570_4"/></StgValue>
</operation>

<operation id="294" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:243 %select_ln570_4 = select i1 %icmp_ln570_4, i12 %add_ln570_4, i12 %sub_ln570_4

]]></Node>
<StgValue><ssdm name="select_ln570_4"/></StgValue>
</operation>

<operation id="295" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:244 %sext_ln571_4 = sext i12 %select_ln570_4

]]></Node>
<StgValue><ssdm name="sext_ln571_4"/></StgValue>
</operation>

<operation id="296" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:245 %icmp_ln571_4 = icmp_eq  i12 %sub_ln564_4, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571_4"/></StgValue>
</operation>

<operation id="297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:246 %trunc_ln572_4 = trunc i54 %select_ln559_4

]]></Node>
<StgValue><ssdm name="trunc_ln572_4"/></StgValue>
</operation>

<operation id="298" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:247 %icmp_ln574_4 = icmp_ult  i12 %select_ln570_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_4"/></StgValue>
</operation>

<operation id="299" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:248 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 159

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="300" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:249 %select_ln577_4 = select i1 %tmp_49, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577_4"/></StgValue>
</operation>

<operation id="301" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:250 %zext_ln575_4 = zext i32 %sext_ln571_4

]]></Node>
<StgValue><ssdm name="zext_ln575_4"/></StgValue>
</operation>

<operation id="302" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:251 %ashr_ln575_4 = ashr i54 %select_ln559_4, i54 %zext_ln575_4

]]></Node>
<StgValue><ssdm name="ashr_ln575_4"/></StgValue>
</operation>

<operation id="303" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:252 %trunc_ln575_4 = trunc i54 %ashr_ln575_4

]]></Node>
<StgValue><ssdm name="trunc_ln575_4"/></StgValue>
</operation>

<operation id="304" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:253 %select_ln574_4 = select i1 %icmp_ln574_4, i19 %trunc_ln575_4, i19 %select_ln577_4

]]></Node>
<StgValue><ssdm name="select_ln574_4"/></StgValue>
</operation>

<operation id="305" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:254 %icmp_ln580_4 = icmp_sgt  i12 %add_ln570_4, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580_4"/></StgValue>
</operation>

<operation id="306" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:255 %icmp_ln592_4 = icmp_ult  i12 %select_ln570_4, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592_4"/></StgValue>
</operation>

<operation id="307" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:256 %sext_ln571_4cast = trunc i32 %sext_ln571_4

]]></Node>
<StgValue><ssdm name="sext_ln571_4cast"/></StgValue>
</operation>

<operation id="308" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:257 %shl_ln593_4 = shl i19 %trunc_ln572_4, i19 %sext_ln571_4cast

]]></Node>
<StgValue><ssdm name="shl_ln593_4"/></StgValue>
</operation>

<operation id="309" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:258 %add_ln580_4 = add i12 %sub_ln564_4, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580_4"/></StgValue>
</operation>

<operation id="310" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:259 %sext_ln580_4 = sext i12 %add_ln580_4

]]></Node>
<StgValue><ssdm name="sext_ln580_4"/></StgValue>
</operation>

<operation id="311" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:260 %p_Result_3_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_4, i32 %sext_ln580_4

]]></Node>
<StgValue><ssdm name="p_Result_3_4"/></StgValue>
</operation>

<operation id="312" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:261 %select_ln580_4 = select i1 %icmp_ln580_4, i1 %tmp_48, i1 %p_Result_3_4

]]></Node>
<StgValue><ssdm name="select_ln580_4"/></StgValue>
</operation>

<operation id="313" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:262 %zext_ln377_4 = zext i1 %select_ln580_4

]]></Node>
<StgValue><ssdm name="zext_ln377_4"/></StgValue>
</operation>

<operation id="314" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:263 %add_ln377_5 = add i19 %select_ln574_4, i19 %zext_ln377_4

]]></Node>
<StgValue><ssdm name="add_ln377_5"/></StgValue>
</operation>

<operation id="315" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:264 %xor_ln560_4 = xor i1 %icmp_ln560_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_4"/></StgValue>
</operation>

<operation id="316" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:265 %and_ln571_4 = and i1 %icmp_ln571_4, i1 %xor_ln560_4

]]></Node>
<StgValue><ssdm name="and_ln571_4"/></StgValue>
</operation>

<operation id="317" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:266 %or_ln571_4 = or i1 %icmp_ln560_4, i1 %icmp_ln571_4

]]></Node>
<StgValue><ssdm name="or_ln571_4"/></StgValue>
</operation>

<operation id="318" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:267 %xor_ln571_4 = xor i1 %or_ln571_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_4"/></StgValue>
</operation>

<operation id="319" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:268 %and_ln570_4 = and i1 %icmp_ln570_4, i1 %xor_ln571_4

]]></Node>
<StgValue><ssdm name="and_ln570_4"/></StgValue>
</operation>

<operation id="320" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:270 %or_ln560_12 = or i1 %icmp_ln560_4, i1 %and_ln570_4

]]></Node>
<StgValue><ssdm name="or_ln560_12"/></StgValue>
</operation>

<operation id="321" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:271 %select_ln560_17 = select i1 %and_ln571_4, i19 %trunc_ln572_4, i19 %shl_ln593_4

]]></Node>
<StgValue><ssdm name="select_ln560_17"/></StgValue>
</operation>

<operation id="322" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:289 %zext_ln558_5_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_5

]]></Node>
<StgValue><ssdm name="zext_ln558_5_cast"/></StgValue>
</operation>

<operation id="323" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:290 %zext_ln558_5 = zext i53 %zext_ln558_5_cast

]]></Node>
<StgValue><ssdm name="zext_ln558_5"/></StgValue>
</operation>

<operation id="324" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:291 %sub_ln455_5 = sub i54 0, i54 %zext_ln558_5

]]></Node>
<StgValue><ssdm name="sub_ln455_5"/></StgValue>
</operation>

<operation id="325" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:292 %select_ln559_5 = select i1 %tmp_50, i54 %sub_ln455_5, i54 %zext_ln558_5

]]></Node>
<StgValue><ssdm name="select_ln559_5"/></StgValue>
</operation>

<operation id="326" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:295 %icmp_ln570_5 = icmp_sgt  i12 %sub_ln564_5, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570_5"/></StgValue>
</operation>

<operation id="327" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:296 %add_ln570_5 = add i12 %sub_ln564_5, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570_5"/></StgValue>
</operation>

<operation id="328" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:297 %sub_ln570_5 = sub i12 6, i12 %sub_ln564_5

]]></Node>
<StgValue><ssdm name="sub_ln570_5"/></StgValue>
</operation>

<operation id="329" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:298 %select_ln570_5 = select i1 %icmp_ln570_5, i12 %add_ln570_5, i12 %sub_ln570_5

]]></Node>
<StgValue><ssdm name="select_ln570_5"/></StgValue>
</operation>

<operation id="330" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:299 %sext_ln571_5 = sext i12 %select_ln570_5

]]></Node>
<StgValue><ssdm name="sext_ln571_5"/></StgValue>
</operation>

<operation id="331" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:300 %icmp_ln571_5 = icmp_eq  i12 %sub_ln564_5, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571_5"/></StgValue>
</operation>

<operation id="332" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:301 %trunc_ln572_5 = trunc i54 %select_ln559_5

]]></Node>
<StgValue><ssdm name="trunc_ln572_5"/></StgValue>
</operation>

<operation id="333" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:302 %icmp_ln574_5 = icmp_ult  i12 %select_ln570_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_5"/></StgValue>
</operation>

<operation id="334" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:303 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 191

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="335" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:304 %select_ln577_5 = select i1 %tmp_51, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577_5"/></StgValue>
</operation>

<operation id="336" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:305 %zext_ln575_5 = zext i32 %sext_ln571_5

]]></Node>
<StgValue><ssdm name="zext_ln575_5"/></StgValue>
</operation>

<operation id="337" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:306 %ashr_ln575_5 = ashr i54 %select_ln559_5, i54 %zext_ln575_5

]]></Node>
<StgValue><ssdm name="ashr_ln575_5"/></StgValue>
</operation>

<operation id="338" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:307 %trunc_ln575_5 = trunc i54 %ashr_ln575_5

]]></Node>
<StgValue><ssdm name="trunc_ln575_5"/></StgValue>
</operation>

<operation id="339" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:308 %select_ln574_5 = select i1 %icmp_ln574_5, i19 %trunc_ln575_5, i19 %select_ln577_5

]]></Node>
<StgValue><ssdm name="select_ln574_5"/></StgValue>
</operation>

<operation id="340" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:309 %icmp_ln580_5 = icmp_sgt  i12 %add_ln570_5, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580_5"/></StgValue>
</operation>

<operation id="341" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:310 %icmp_ln592_5 = icmp_ult  i12 %select_ln570_5, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592_5"/></StgValue>
</operation>

<operation id="342" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:311 %sext_ln571_5cast = trunc i32 %sext_ln571_5

]]></Node>
<StgValue><ssdm name="sext_ln571_5cast"/></StgValue>
</operation>

<operation id="343" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:312 %shl_ln593_5 = shl i19 %trunc_ln572_5, i19 %sext_ln571_5cast

]]></Node>
<StgValue><ssdm name="shl_ln593_5"/></StgValue>
</operation>

<operation id="344" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:313 %add_ln580_5 = add i12 %sub_ln564_5, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580_5"/></StgValue>
</operation>

<operation id="345" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:314 %sext_ln580_5 = sext i12 %add_ln580_5

]]></Node>
<StgValue><ssdm name="sext_ln580_5"/></StgValue>
</operation>

<operation id="346" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:315 %p_Result_3_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_5, i32 %sext_ln580_5

]]></Node>
<StgValue><ssdm name="p_Result_3_5"/></StgValue>
</operation>

<operation id="347" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:316 %select_ln580_5 = select i1 %icmp_ln580_5, i1 %tmp_50, i1 %p_Result_3_5

]]></Node>
<StgValue><ssdm name="select_ln580_5"/></StgValue>
</operation>

<operation id="348" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:317 %zext_ln377_5 = zext i1 %select_ln580_5

]]></Node>
<StgValue><ssdm name="zext_ln377_5"/></StgValue>
</operation>

<operation id="349" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:318 %add_ln377_6 = add i19 %select_ln574_5, i19 %zext_ln377_5

]]></Node>
<StgValue><ssdm name="add_ln377_6"/></StgValue>
</operation>

<operation id="350" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:319 %xor_ln560_5 = xor i1 %icmp_ln560_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_5"/></StgValue>
</operation>

<operation id="351" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:320 %and_ln571_5 = and i1 %icmp_ln571_5, i1 %xor_ln560_5

]]></Node>
<StgValue><ssdm name="and_ln571_5"/></StgValue>
</operation>

<operation id="352" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:321 %or_ln571_5 = or i1 %icmp_ln560_5, i1 %icmp_ln571_5

]]></Node>
<StgValue><ssdm name="or_ln571_5"/></StgValue>
</operation>

<operation id="353" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:322 %xor_ln571_5 = xor i1 %or_ln571_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_5"/></StgValue>
</operation>

<operation id="354" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:323 %and_ln570_5 = and i1 %icmp_ln570_5, i1 %xor_ln571_5

]]></Node>
<StgValue><ssdm name="and_ln570_5"/></StgValue>
</operation>

<operation id="355" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:325 %or_ln560_15 = or i1 %icmp_ln560_5, i1 %and_ln570_5

]]></Node>
<StgValue><ssdm name="or_ln560_15"/></StgValue>
</operation>

<operation id="356" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:326 %select_ln560_21 = select i1 %and_ln571_5, i19 %trunc_ln572_5, i19 %shl_ln593_5

]]></Node>
<StgValue><ssdm name="select_ln560_21"/></StgValue>
</operation>

<operation id="357" st_id="7" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:337 %d_6 = fpext i32 %bitcast_ln42_6

]]></Node>
<StgValue><ssdm name="d_6"/></StgValue>
</operation>

<operation id="358" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:338 %bitcast_ln724_6 = bitcast i64 %d_6

]]></Node>
<StgValue><ssdm name="bitcast_ln724_6"/></StgValue>
</operation>

<operation id="359" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:339 %trunc_ln546_6 = trunc i64 %bitcast_ln724_6

]]></Node>
<StgValue><ssdm name="trunc_ln546_6"/></StgValue>
</operation>

<operation id="360" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:340 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="361" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:341 %exp_tmp_5 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_6, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_5"/></StgValue>
</operation>

<operation id="362" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:342 %zext_ln455_6 = zext i11 %exp_tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln455_6"/></StgValue>
</operation>

<operation id="363" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:343 %trunc_ln554_6 = trunc i64 %bitcast_ln724_6

]]></Node>
<StgValue><ssdm name="trunc_ln554_6"/></StgValue>
</operation>

<operation id="364" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:348 %icmp_ln560_6 = icmp_eq  i63 %trunc_ln546_6, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_6"/></StgValue>
</operation>

<operation id="365" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:349 %sub_ln564_6 = sub i12 1075, i12 %zext_ln455_6

]]></Node>
<StgValue><ssdm name="sub_ln564_6"/></StgValue>
</operation>

<operation id="366" st_id="7" stage="1" lat="2">
<core>Float2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:392 %d_7 = fpext i32 %bitcast_ln42_7

]]></Node>
<StgValue><ssdm name="d_7"/></StgValue>
</operation>

<operation id="367" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:393 %bitcast_ln724_7 = bitcast i64 %d_7

]]></Node>
<StgValue><ssdm name="bitcast_ln724_7"/></StgValue>
</operation>

<operation id="368" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="63" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:394 %trunc_ln546_7 = trunc i64 %bitcast_ln724_7

]]></Node>
<StgValue><ssdm name="trunc_ln546_7"/></StgValue>
</operation>

<operation id="369" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:395 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_7, i32 63

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="370" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:396 %exp_tmp_6 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_7, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_6"/></StgValue>
</operation>

<operation id="371" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="12" op_0_bw="11">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:397 %zext_ln455_7 = zext i11 %exp_tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln455_7"/></StgValue>
</operation>

<operation id="372" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="52" op_0_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:398 %trunc_ln554_7 = trunc i64 %bitcast_ln724_7

]]></Node>
<StgValue><ssdm name="trunc_ln554_7"/></StgValue>
</operation>

<operation id="373" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:403 %icmp_ln560_7 = icmp_eq  i63 %trunc_ln546_7, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln560_7"/></StgValue>
</operation>

<operation id="374" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:404 %sub_ln564_7 = sub i12 1075, i12 %zext_ln455_7

]]></Node>
<StgValue><ssdm name="sub_ln564_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="375" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:223 %add_ln43_1 = add i18 %or_ln43_1, i18 1

]]></Node>
<StgValue><ssdm name="add_ln43_1"/></StgValue>
</operation>

<operation id="376" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:224 %zext_ln666_3 = zext i18 %add_ln43_1

]]></Node>
<StgValue><ssdm name="zext_ln666_3"/></StgValue>
</operation>

<operation id="377" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:269 %select_ln560_16 = select i1 %icmp_ln560_4, i19 0, i19 %add_ln377_5

]]></Node>
<StgValue><ssdm name="select_ln560_16"/></StgValue>
</operation>

<operation id="378" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:272 %or_ln560_13 = or i1 %and_ln571_4, i1 %icmp_ln592_4

]]></Node>
<StgValue><ssdm name="or_ln560_13"/></StgValue>
</operation>

<operation id="379" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:273 %select_ln560_18 = select i1 %or_ln560_12, i19 %select_ln560_16, i19 %select_ln560_17

]]></Node>
<StgValue><ssdm name="select_ln560_18"/></StgValue>
</operation>

<operation id="380" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:274 %or_ln560_14 = or i1 %or_ln560_12, i1 %or_ln560_13

]]></Node>
<StgValue><ssdm name="or_ln560_14"/></StgValue>
</operation>

<operation id="381" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:275 %select_ln560_19 = select i1 %or_ln560_14, i19 %select_ln560_18, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_19"/></StgValue>
</operation>

<operation id="382" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:276 %in_local_V_addr_4 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_3

]]></Node>
<StgValue><ssdm name="in_local_V_addr_4"/></StgValue>
</operation>

<operation id="383" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:277 %store_ln42 = store i19 %select_ln560_19, i18 %in_local_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="384" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:278 %add_ln43_2 = add i18 %or_ln43_1, i18 2

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="385" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:279 %zext_ln666_4 = zext i18 %add_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln666_4"/></StgValue>
</operation>

<operation id="386" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:324 %select_ln560_20 = select i1 %icmp_ln560_5, i19 0, i19 %add_ln377_6

]]></Node>
<StgValue><ssdm name="select_ln560_20"/></StgValue>
</operation>

<operation id="387" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:327 %or_ln560_16 = or i1 %and_ln571_5, i1 %icmp_ln592_5

]]></Node>
<StgValue><ssdm name="or_ln560_16"/></StgValue>
</operation>

<operation id="388" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:328 %select_ln560_22 = select i1 %or_ln560_15, i19 %select_ln560_20, i19 %select_ln560_21

]]></Node>
<StgValue><ssdm name="select_ln560_22"/></StgValue>
</operation>

<operation id="389" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:329 %or_ln560_17 = or i1 %or_ln560_15, i1 %or_ln560_16

]]></Node>
<StgValue><ssdm name="or_ln560_17"/></StgValue>
</operation>

<operation id="390" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:330 %select_ln560_23 = select i1 %or_ln560_17, i19 %select_ln560_22, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_23"/></StgValue>
</operation>

<operation id="391" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:331 %in_local_V_addr_5 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_4

]]></Node>
<StgValue><ssdm name="in_local_V_addr_5"/></StgValue>
</operation>

<operation id="392" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:332 %store_ln42 = store i19 %select_ln560_23, i18 %in_local_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="393" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:344 %zext_ln558_6_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_6

]]></Node>
<StgValue><ssdm name="zext_ln558_6_cast"/></StgValue>
</operation>

<operation id="394" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:345 %zext_ln558_6 = zext i53 %zext_ln558_6_cast

]]></Node>
<StgValue><ssdm name="zext_ln558_6"/></StgValue>
</operation>

<operation id="395" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:346 %sub_ln455_6 = sub i54 0, i54 %zext_ln558_6

]]></Node>
<StgValue><ssdm name="sub_ln455_6"/></StgValue>
</operation>

<operation id="396" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:347 %select_ln559_6 = select i1 %tmp_52, i54 %sub_ln455_6, i54 %zext_ln558_6

]]></Node>
<StgValue><ssdm name="select_ln559_6"/></StgValue>
</operation>

<operation id="397" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:350 %icmp_ln570_6 = icmp_sgt  i12 %sub_ln564_6, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570_6"/></StgValue>
</operation>

<operation id="398" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:351 %add_ln570_6 = add i12 %sub_ln564_6, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570_6"/></StgValue>
</operation>

<operation id="399" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:352 %sub_ln570_6 = sub i12 6, i12 %sub_ln564_6

]]></Node>
<StgValue><ssdm name="sub_ln570_6"/></StgValue>
</operation>

<operation id="400" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:353 %select_ln570_6 = select i1 %icmp_ln570_6, i12 %add_ln570_6, i12 %sub_ln570_6

]]></Node>
<StgValue><ssdm name="select_ln570_6"/></StgValue>
</operation>

<operation id="401" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:354 %sext_ln571_6 = sext i12 %select_ln570_6

]]></Node>
<StgValue><ssdm name="sext_ln571_6"/></StgValue>
</operation>

<operation id="402" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:355 %icmp_ln571_6 = icmp_eq  i12 %sub_ln564_6, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571_6"/></StgValue>
</operation>

<operation id="403" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:356 %trunc_ln572_6 = trunc i54 %select_ln559_6

]]></Node>
<StgValue><ssdm name="trunc_ln572_6"/></StgValue>
</operation>

<operation id="404" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:357 %icmp_ln574_6 = icmp_ult  i12 %select_ln570_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_6"/></StgValue>
</operation>

<operation id="405" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:358 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 223

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="406" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:359 %select_ln577_6 = select i1 %tmp_53, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577_6"/></StgValue>
</operation>

<operation id="407" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:360 %zext_ln575_6 = zext i32 %sext_ln571_6

]]></Node>
<StgValue><ssdm name="zext_ln575_6"/></StgValue>
</operation>

<operation id="408" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:361 %ashr_ln575_6 = ashr i54 %select_ln559_6, i54 %zext_ln575_6

]]></Node>
<StgValue><ssdm name="ashr_ln575_6"/></StgValue>
</operation>

<operation id="409" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:362 %trunc_ln575_6 = trunc i54 %ashr_ln575_6

]]></Node>
<StgValue><ssdm name="trunc_ln575_6"/></StgValue>
</operation>

<operation id="410" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:363 %select_ln574_6 = select i1 %icmp_ln574_6, i19 %trunc_ln575_6, i19 %select_ln577_6

]]></Node>
<StgValue><ssdm name="select_ln574_6"/></StgValue>
</operation>

<operation id="411" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:364 %icmp_ln580_6 = icmp_sgt  i12 %add_ln570_6, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580_6"/></StgValue>
</operation>

<operation id="412" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:365 %icmp_ln592_6 = icmp_ult  i12 %select_ln570_6, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592_6"/></StgValue>
</operation>

<operation id="413" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:366 %sext_ln571_6cast = trunc i32 %sext_ln571_6

]]></Node>
<StgValue><ssdm name="sext_ln571_6cast"/></StgValue>
</operation>

<operation id="414" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:367 %shl_ln593_6 = shl i19 %trunc_ln572_6, i19 %sext_ln571_6cast

]]></Node>
<StgValue><ssdm name="shl_ln593_6"/></StgValue>
</operation>

<operation id="415" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:368 %add_ln580_6 = add i12 %sub_ln564_6, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580_6"/></StgValue>
</operation>

<operation id="416" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:369 %sext_ln580_6 = sext i12 %add_ln580_6

]]></Node>
<StgValue><ssdm name="sext_ln580_6"/></StgValue>
</operation>

<operation id="417" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:370 %p_Result_3_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_6, i32 %sext_ln580_6

]]></Node>
<StgValue><ssdm name="p_Result_3_6"/></StgValue>
</operation>

<operation id="418" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:371 %select_ln580_6 = select i1 %icmp_ln580_6, i1 %tmp_52, i1 %p_Result_3_6

]]></Node>
<StgValue><ssdm name="select_ln580_6"/></StgValue>
</operation>

<operation id="419" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:372 %zext_ln377_6 = zext i1 %select_ln580_6

]]></Node>
<StgValue><ssdm name="zext_ln377_6"/></StgValue>
</operation>

<operation id="420" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:373 %add_ln377_7 = add i19 %select_ln574_6, i19 %zext_ln377_6

]]></Node>
<StgValue><ssdm name="add_ln377_7"/></StgValue>
</operation>

<operation id="421" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:374 %xor_ln560_6 = xor i1 %icmp_ln560_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_6"/></StgValue>
</operation>

<operation id="422" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:375 %and_ln571_6 = and i1 %icmp_ln571_6, i1 %xor_ln560_6

]]></Node>
<StgValue><ssdm name="and_ln571_6"/></StgValue>
</operation>

<operation id="423" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:376 %or_ln571_6 = or i1 %icmp_ln560_6, i1 %icmp_ln571_6

]]></Node>
<StgValue><ssdm name="or_ln571_6"/></StgValue>
</operation>

<operation id="424" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:377 %xor_ln571_6 = xor i1 %or_ln571_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_6"/></StgValue>
</operation>

<operation id="425" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:378 %and_ln570_6 = and i1 %icmp_ln570_6, i1 %xor_ln571_6

]]></Node>
<StgValue><ssdm name="and_ln570_6"/></StgValue>
</operation>

<operation id="426" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:380 %or_ln560_18 = or i1 %icmp_ln560_6, i1 %and_ln570_6

]]></Node>
<StgValue><ssdm name="or_ln560_18"/></StgValue>
</operation>

<operation id="427" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:381 %select_ln560_25 = select i1 %and_ln571_6, i19 %trunc_ln572_6, i19 %shl_ln593_6

]]></Node>
<StgValue><ssdm name="select_ln560_25"/></StgValue>
</operation>

<operation id="428" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:399 %zext_ln558_7_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln554_7

]]></Node>
<StgValue><ssdm name="zext_ln558_7_cast"/></StgValue>
</operation>

<operation id="429" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="54" op_0_bw="53">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:400 %zext_ln558_7 = zext i53 %zext_ln558_7_cast

]]></Node>
<StgValue><ssdm name="zext_ln558_7"/></StgValue>
</operation>

<operation id="430" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:401 %sub_ln455_7 = sub i54 0, i54 %zext_ln558_7

]]></Node>
<StgValue><ssdm name="sub_ln455_7"/></StgValue>
</operation>

<operation id="431" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:402 %select_ln559_7 = select i1 %tmp_54, i54 %sub_ln455_7, i54 %zext_ln558_7

]]></Node>
<StgValue><ssdm name="select_ln559_7"/></StgValue>
</operation>

<operation id="432" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:405 %icmp_ln570_7 = icmp_sgt  i12 %sub_ln564_7, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln570_7"/></StgValue>
</operation>

<operation id="433" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:406 %add_ln570_7 = add i12 %sub_ln564_7, i12 4090

]]></Node>
<StgValue><ssdm name="add_ln570_7"/></StgValue>
</operation>

<operation id="434" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:407 %sub_ln570_7 = sub i12 6, i12 %sub_ln564_7

]]></Node>
<StgValue><ssdm name="sub_ln570_7"/></StgValue>
</operation>

<operation id="435" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:408 %select_ln570_7 = select i1 %icmp_ln570_7, i12 %add_ln570_7, i12 %sub_ln570_7

]]></Node>
<StgValue><ssdm name="select_ln570_7"/></StgValue>
</operation>

<operation id="436" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:409 %sext_ln571_7 = sext i12 %select_ln570_7

]]></Node>
<StgValue><ssdm name="sext_ln571_7"/></StgValue>
</operation>

<operation id="437" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:410 %icmp_ln571_7 = icmp_eq  i12 %sub_ln564_7, i12 6

]]></Node>
<StgValue><ssdm name="icmp_ln571_7"/></StgValue>
</operation>

<operation id="438" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:411 %trunc_ln572_7 = trunc i54 %select_ln559_7

]]></Node>
<StgValue><ssdm name="trunc_ln572_7"/></StgValue>
</operation>

<operation id="439" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:412 %icmp_ln574_7 = icmp_ult  i12 %select_ln570_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln574_7"/></StgValue>
</operation>

<operation id="440" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:413 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i256.i32, i256 %temp_V, i32 255

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="441" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:414 %select_ln577_7 = select i1 %tmp_55, i19 524287, i19 0

]]></Node>
<StgValue><ssdm name="select_ln577_7"/></StgValue>
</operation>

<operation id="442" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="54" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:415 %zext_ln575_7 = zext i32 %sext_ln571_7

]]></Node>
<StgValue><ssdm name="zext_ln575_7"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:416 %ashr_ln575_7 = ashr i54 %select_ln559_7, i54 %zext_ln575_7

]]></Node>
<StgValue><ssdm name="ashr_ln575_7"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="19" op_0_bw="54">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:417 %trunc_ln575_7 = trunc i54 %ashr_ln575_7

]]></Node>
<StgValue><ssdm name="trunc_ln575_7"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:418 %select_ln574_7 = select i1 %icmp_ln574_7, i19 %trunc_ln575_7, i19 %select_ln577_7

]]></Node>
<StgValue><ssdm name="select_ln574_7"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:419 %icmp_ln580_7 = icmp_sgt  i12 %add_ln570_7, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln580_7"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:420 %icmp_ln592_7 = icmp_ult  i12 %select_ln570_7, i12 19

]]></Node>
<StgValue><ssdm name="icmp_ln592_7"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="19" op_0_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:421 %sext_ln571_7cast = trunc i32 %sext_ln571_7

]]></Node>
<StgValue><ssdm name="sext_ln571_7cast"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:422 %shl_ln593_7 = shl i19 %trunc_ln572_7, i19 %sext_ln571_7cast

]]></Node>
<StgValue><ssdm name="shl_ln593_7"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:423 %add_ln580_7 = add i12 %sub_ln564_7, i12 4089

]]></Node>
<StgValue><ssdm name="add_ln580_7"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="12">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:424 %sext_ln580_7 = sext i12 %add_ln580_7

]]></Node>
<StgValue><ssdm name="sext_ln580_7"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="1" op_1_bw="54" op_2_bw="32">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:425 %p_Result_3_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i54.i32, i54 %select_ln559_7, i32 %sext_ln580_7

]]></Node>
<StgValue><ssdm name="p_Result_3_7"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:426 %select_ln580_7 = select i1 %icmp_ln580_7, i1 %tmp_54, i1 %p_Result_3_7

]]></Node>
<StgValue><ssdm name="select_ln580_7"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="19" op_0_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:427 %zext_ln377_7 = zext i1 %select_ln580_7

]]></Node>
<StgValue><ssdm name="zext_ln377_7"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln560_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:428 %add_ln377_8 = add i19 %select_ln574_7, i19 %zext_ln377_7

]]></Node>
<StgValue><ssdm name="add_ln377_8"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:429 %xor_ln560_7 = xor i1 %icmp_ln560_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln560_7"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:430 %and_ln571_7 = and i1 %icmp_ln571_7, i1 %xor_ln560_7

]]></Node>
<StgValue><ssdm name="and_ln571_7"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:431 %or_ln571_7 = or i1 %icmp_ln560_7, i1 %icmp_ln571_7

]]></Node>
<StgValue><ssdm name="or_ln571_7"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:432 %xor_ln571_7 = xor i1 %or_ln571_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln571_7"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:433 %and_ln570_7 = and i1 %icmp_ln570_7, i1 %xor_ln571_7

]]></Node>
<StgValue><ssdm name="and_ln570_7"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:435 %or_ln560_21 = or i1 %icmp_ln560_7, i1 %and_ln570_7

]]></Node>
<StgValue><ssdm name="or_ln560_21"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:436 %select_ln560_29 = select i1 %and_ln571_7, i19 %trunc_ln572_7, i19 %shl_ln593_7

]]></Node>
<StgValue><ssdm name="select_ln560_29"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="463" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:3 %specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln37"/></StgValue>
</operation>

<operation id="464" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:333 %add_ln43_3 = add i18 %or_ln43_1, i18 3

]]></Node>
<StgValue><ssdm name="add_ln43_3"/></StgValue>
</operation>

<operation id="465" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:334 %zext_ln666_5 = zext i18 %add_ln43_3

]]></Node>
<StgValue><ssdm name="zext_ln666_5"/></StgValue>
</operation>

<operation id="466" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:379 %select_ln560_24 = select i1 %icmp_ln560_6, i19 0, i19 %add_ln377_7

]]></Node>
<StgValue><ssdm name="select_ln560_24"/></StgValue>
</operation>

<operation id="467" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:382 %or_ln560_19 = or i1 %and_ln571_6, i1 %icmp_ln592_6

]]></Node>
<StgValue><ssdm name="or_ln560_19"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:383 %select_ln560_26 = select i1 %or_ln560_18, i19 %select_ln560_24, i19 %select_ln560_25

]]></Node>
<StgValue><ssdm name="select_ln560_26"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:384 %or_ln560_20 = or i1 %or_ln560_18, i1 %or_ln560_19

]]></Node>
<StgValue><ssdm name="or_ln560_20"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:385 %select_ln560_27 = select i1 %or_ln560_20, i19 %select_ln560_26, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_27"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:386 %in_local_V_addr_6 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_5

]]></Node>
<StgValue><ssdm name="in_local_V_addr_6"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:387 %store_ln42 = store i19 %select_ln560_27, i18 %in_local_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:388 %or_ln43_2 = or i18 %empty_35, i18 7

]]></Node>
<StgValue><ssdm name="or_ln43_2"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:389 %zext_ln666_6 = zext i18 %or_ln43_2

]]></Node>
<StgValue><ssdm name="zext_ln666_6"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln560_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:434 %select_ln560_28 = select i1 %icmp_ln560_7, i19 0, i19 %add_ln377_8

]]></Node>
<StgValue><ssdm name="select_ln560_28"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:437 %or_ln560_22 = or i1 %and_ln571_7, i1 %icmp_ln592_7

]]></Node>
<StgValue><ssdm name="or_ln560_22"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:438 %select_ln560_30 = select i1 %or_ln560_21, i19 %select_ln560_28, i19 %select_ln560_29

]]></Node>
<StgValue><ssdm name="select_ln560_30"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:439 %or_ln560_23 = or i1 %or_ln560_21, i1 %or_ln560_22

]]></Node>
<StgValue><ssdm name="or_ln560_23"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:440 %select_ln560_31 = select i1 %or_ln560_23, i19 %select_ln560_30, i19 0

]]></Node>
<StgValue><ssdm name="select_ln560_31"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="18" op_0_bw="19" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:441 %in_local_V_addr_7 = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln666_6

]]></Node>
<StgValue><ssdm name="in_local_V_addr_7"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="19" op_1_bw="18">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:442 %store_ln42 = store i19 %select_ln560_31, i18 %in_local_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_39_2.split_ifconv:446 %br_ln37 = br void %VITIS_LOOP_39_2

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
