\hypertarget{structmemsim__t}{\section{memsim\-\_\-t Struct Reference}
\label{structmemsim__t}\index{memsim\-\_\-t@{memsim\-\_\-t}}
}
\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hypertarget{structmemsim__t_a31602ed79156df735349134ab61d1c2a}{uint32\-\_\-t {\bfseries g\-\_\-slots}}\label{structmemsim__t_a31602ed79156df735349134ab61d1c2a}

\item 
uint32\-\_\-t \hyperlink{structmemsim__t_a35adeb1c88dde11bfe128119c723c037}{s\-\_\-slots}
\item 
uint32\-\_\-t \hyperlink{structmemsim__t_a855dbf0b36cad4e37ccb8dcb26caa864}{a\-\_\-slots}
\item 
uint32\-\_\-t \hyperlink{structmemsim__t_af10e3ad73189bf418d29478bb4de5eb2}{ga\-\_\-slots}
\item 
memsim\-\_\-iface\-\_\-t \hyperlink{structmemsim__t_a37831c21b74789b55a12495be077d120}{iface}
\item 
memsim\-\_\-alg\-\_\-t \hyperlink{structmemsim__t_ae9ec2da913a82a570dae07d3ae8d09b3}{alg}
\item 
uint32\-\_\-t \hyperlink{structmemsim__t_ac893c94cb9e4cb525baa4a4352ef6269}{task\-\_\-groups}
\item 
uint32\-\_\-t \hyperlink{structmemsim__t_a13c682d9789b022f02fbeafcdc2a0866}{task\-\_\-procs}
\item 
uint32\-\_\-t \hyperlink{structmemsim__t_a907d500eb21a9b3c8813ed0e639d806c}{tasks}
\item 
uint32\-\_\-t \hyperlink{structmemsim__t_a321563b1d52ef49a39ee5ef3266f21ab}{num\-\_\-tids}
\item 
F\-I\-L\-E $\ast$ \hyperlink{structmemsim__t_a0bdb5e96cb3acca8a4ec5daea271243d}{tfile}
\item 
uint32\-\_\-t \hyperlink{structmemsim__t_a5adec994c4699e314a35284102cb1cb3}{tracelevel}
\item 
uint64\-\_\-t \hyperlink{structmemsim__t_a34e92877e65240907a70bbfe16fd4a34}{opt}
\item 
uint64\-\_\-t \hyperlink{structmemsim__t_a09a7513daf69ea79d15c89b11efe5431}{clock}
\item 
struct \hyperlink{structmemsim__slot__t}{memsim\-\_\-slot\-\_\-t} $\ast$ \hyperlink{structmemsim__t_a0569d3661744c965a6620ca75563144d}{group}
\item 
struct \hyperlink{structmemsim__slot__t}{memsim\-\_\-slot\-\_\-t} $\ast$ \hyperlink{structmemsim__t_a42ae6dd8a64e2d04c30e35354ec25555}{socket}
\item 
struct \hyperlink{structmemsim__slot__t}{memsim\-\_\-slot\-\_\-t} $\ast$ \hyperlink{structmemsim__t_a9e7a2ce164d954f25105d93eaf040b3f}{amo}
\item 
struct \hyperlink{structmemsim__slot__t}{memsim\-\_\-slot\-\_\-t} $\ast$ \hyperlink{structmemsim__t_a3b005d5aa8e759a08281f59c9f05ed3b}{global}
\item 
struct \hyperlink{structmemsim__tid__t}{memsim\-\_\-tid\-\_\-t} $\ast$ \hyperlink{structmemsim__t_acbb8fb6d4f5d4b4a918cb611fb113327}{tids}
\item 
struct \hyperlink{structmemsim__hw__t}{memsim\-\_\-hw\-\_\-t} \hyperlink{structmemsim__t_af5113def268ae634e203d4a6639a37f3}{hw}
\item 
struct \hyperlink{structmemsim__slot__t}{memsim\-\_\-slot\-\_\-t} $\ast$ \hyperlink{structmemsim__t_a13bfc8f8ea24eb83b5b3976aee534db3}{\-\_\-\-\_\-ptr\-\_\-slots}
\item 
\hypertarget{structmemsim__t_ac8e490728a0881577947adb893811324}{struct \hyperlink{structmemsim__entry__t}{memsim\-\_\-entry\-\_\-t} $\ast$ {\bfseries \-\_\-\-\_\-ptr\-\_\-entry}}\label{structmemsim__t_ac8e490728a0881577947adb893811324}

\item 
\hypertarget{structmemsim__t_a48f923436d3f440da8a2c529f507bb4a}{struct \hyperlink{structmemsim__tid__t}{memsim\-\_\-tid\-\_\-t} $\ast$ {\bfseries \-\_\-\-\_\-ptr\-\_\-tid}}\label{structmemsim__t_a48f923436d3f440da8a2c529f507bb4a}

\end{DoxyCompactItemize}


\subsection{Field Documentation}
\hypertarget{structmemsim__t_a13bfc8f8ea24eb83b5b3976aee534db3}{\index{memsim\-\_\-t@{memsim\-\_\-t}!\-\_\-\-\_\-ptr\-\_\-slots@{\-\_\-\-\_\-ptr\-\_\-slots}}
\index{\-\_\-\-\_\-ptr\-\_\-slots@{\-\_\-\-\_\-ptr\-\_\-slots}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{\-\_\-\-\_\-ptr\-\_\-slots}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf memsim\-\_\-slot\-\_\-t}$\ast$ memsim\-\_\-t\-::\-\_\-\-\_\-ptr\-\_\-slots}}\label{structmemsim__t_a13bfc8f8ea24eb83b5b3976aee534db3}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: H\-A\-R\-D\-W\-A\-R\-E C\-O\-N\-F\-I\-G\-U\-R\-A\-T\-I\-O\-N \hypertarget{structmemsim__t_a855dbf0b36cad4e37ccb8dcb26caa864}{\index{memsim\-\_\-t@{memsim\-\_\-t}!a\-\_\-slots@{a\-\_\-slots}}
\index{a\-\_\-slots@{a\-\_\-slots}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{a\-\_\-slots}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::a\-\_\-slots}}\label{structmemsim__t_a855dbf0b36cad4e37ccb8dcb26caa864}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F S\-O\-C\-K\-E\-T S\-L\-O\-T\-S \hypertarget{structmemsim__t_ae9ec2da913a82a570dae07d3ae8d09b3}{\index{memsim\-\_\-t@{memsim\-\_\-t}!alg@{alg}}
\index{alg@{alg}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{alg}]{\setlength{\rightskip}{0pt plus 5cm}memsim\-\_\-alg\-\_\-t memsim\-\_\-t\-::alg}}\label{structmemsim__t_ae9ec2da913a82a570dae07d3ae8d09b3}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: M\-E\-M\-O\-R\-Y I\-N\-T\-E\-R\-F\-A\-C\-E T\-Y\-P\-E \hypertarget{structmemsim__t_a9e7a2ce164d954f25105d93eaf040b3f}{\index{memsim\-\_\-t@{memsim\-\_\-t}!amo@{amo}}
\index{amo@{amo}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{amo}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf memsim\-\_\-slot\-\_\-t}$\ast$ memsim\-\_\-t\-::amo}}\label{structmemsim__t_a9e7a2ce164d954f25105d93eaf040b3f}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: S\-O\-C\-K\-E\-T S\-L\-O\-T S\-T\-R\-U\-C\-T\-U\-R\-E\-S \hypertarget{structmemsim__t_a09a7513daf69ea79d15c89b11efe5431}{\index{memsim\-\_\-t@{memsim\-\_\-t}!clock@{clock}}
\index{clock@{clock}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{clock}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t memsim\-\_\-t\-::clock}}\label{structmemsim__t_a09a7513daf69ea79d15c89b11efe5431}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: R\-U\-N\-T\-I\-M\-E O\-P\-T\-I\-O\-N\-S \hypertarget{structmemsim__t_af10e3ad73189bf418d29478bb4de5eb2}{\index{memsim\-\_\-t@{memsim\-\_\-t}!ga\-\_\-slots@{ga\-\_\-slots}}
\index{ga\-\_\-slots@{ga\-\_\-slots}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{ga\-\_\-slots}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::ga\-\_\-slots}}\label{structmemsim__t_af10e3ad73189bf418d29478bb4de5eb2}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F S\-L\-O\-T\-S D\-E\-D\-I\-C\-A\-T\-E\-D T\-O A\-M\-O \hypertarget{structmemsim__t_a3b005d5aa8e759a08281f59c9f05ed3b}{\index{memsim\-\_\-t@{memsim\-\_\-t}!global@{global}}
\index{global@{global}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{global}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf memsim\-\_\-slot\-\_\-t}$\ast$ memsim\-\_\-t\-::global}}\label{structmemsim__t_a3b005d5aa8e759a08281f59c9f05ed3b}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: A\-M\-O S\-L\-O\-T S\-T\-R\-U\-C\-T\-U\-R\-E\-S \hypertarget{structmemsim__t_a0569d3661744c965a6620ca75563144d}{\index{memsim\-\_\-t@{memsim\-\_\-t}!group@{group}}
\index{group@{group}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{group}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf memsim\-\_\-slot\-\_\-t}$\ast$ memsim\-\_\-t\-::group}}\label{structmemsim__t_a0569d3661744c965a6620ca75563144d}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: C\-L\-O\-C\-K \hypertarget{structmemsim__t_af5113def268ae634e203d4a6639a37f3}{\index{memsim\-\_\-t@{memsim\-\_\-t}!hw@{hw}}
\index{hw@{hw}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{hw}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf memsim\-\_\-hw\-\_\-t} memsim\-\_\-t\-::hw}}\label{structmemsim__t_af5113def268ae634e203d4a6639a37f3}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: T\-I\-D H\-A\-N\-D\-L\-E\-R\-S \hypertarget{structmemsim__t_a37831c21b74789b55a12495be077d120}{\index{memsim\-\_\-t@{memsim\-\_\-t}!iface@{iface}}
\index{iface@{iface}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{iface}]{\setlength{\rightskip}{0pt plus 5cm}memsim\-\_\-iface\-\_\-t memsim\-\_\-t\-::iface}}\label{structmemsim__t_a37831c21b74789b55a12495be077d120}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F G\-L\-O\-B\-A\-L A\-D\-D\-R\-E\-S\-S S\-L\-O\-T\-S \hypertarget{structmemsim__t_a321563b1d52ef49a39ee5ef3266f21ab}{\index{memsim\-\_\-t@{memsim\-\_\-t}!num\-\_\-tids@{num\-\_\-tids}}
\index{num\-\_\-tids@{num\-\_\-tids}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{num\-\_\-tids}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::num\-\_\-tids}}\label{structmemsim__t_a321563b1d52ef49a39ee5ef3266f21ab}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F T\-A\-S\-K\-S \hypertarget{structmemsim__t_a34e92877e65240907a70bbfe16fd4a34}{\index{memsim\-\_\-t@{memsim\-\_\-t}!opt@{opt}}
\index{opt@{opt}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{opt}]{\setlength{\rightskip}{0pt plus 5cm}uint64\-\_\-t memsim\-\_\-t\-::opt}}\label{structmemsim__t_a34e92877e65240907a70bbfe16fd4a34}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: T\-R\-A\-C\-E\-L\-V\-E\-L \hypertarget{structmemsim__t_a35adeb1c88dde11bfe128119c723c037}{\index{memsim\-\_\-t@{memsim\-\_\-t}!s\-\_\-slots@{s\-\_\-slots}}
\index{s\-\_\-slots@{s\-\_\-slots}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{s\-\_\-slots}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::s\-\_\-slots}}\label{structmemsim__t_a35adeb1c88dde11bfe128119c723c037}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F T\-A\-S\-K G\-R\-O\-U\-P S\-L\-O\-T\-S \hypertarget{structmemsim__t_a42ae6dd8a64e2d04c30e35354ec25555}{\index{memsim\-\_\-t@{memsim\-\_\-t}!socket@{socket}}
\index{socket@{socket}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{socket}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf memsim\-\_\-slot\-\_\-t}$\ast$ memsim\-\_\-t\-::socket}}\label{structmemsim__t_a42ae6dd8a64e2d04c30e35354ec25555}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: G\-R\-O\-U\-P S\-L\-O\-T S\-T\-R\-U\-C\-T\-U\-R\-E\-S \hypertarget{structmemsim__t_ac893c94cb9e4cb525baa4a4352ef6269}{\index{memsim\-\_\-t@{memsim\-\_\-t}!task\-\_\-groups@{task\-\_\-groups}}
\index{task\-\_\-groups@{task\-\_\-groups}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{task\-\_\-groups}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::task\-\_\-groups}}\label{structmemsim__t_ac893c94cb9e4cb525baa4a4352ef6269}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: M\-E\-M\-O\-R\-Y I\-N\-T\-E\-R\-F\-A\-C\-E A\-L\-G\-O\-R\-I\-T\-H\-M \hypertarget{structmemsim__t_a13c682d9789b022f02fbeafcdc2a0866}{\index{memsim\-\_\-t@{memsim\-\_\-t}!task\-\_\-procs@{task\-\_\-procs}}
\index{task\-\_\-procs@{task\-\_\-procs}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{task\-\_\-procs}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::task\-\_\-procs}}\label{structmemsim__t_a13c682d9789b022f02fbeafcdc2a0866}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F T\-A\-S\-K G\-R\-O\-U\-P\-S \hypertarget{structmemsim__t_a907d500eb21a9b3c8813ed0e639d806c}{\index{memsim\-\_\-t@{memsim\-\_\-t}!tasks@{tasks}}
\index{tasks@{tasks}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{tasks}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::tasks}}\label{structmemsim__t_a907d500eb21a9b3c8813ed0e639d806c}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F T\-A\-S\-K P\-R\-O\-C\-S \hypertarget{structmemsim__t_a0bdb5e96cb3acca8a4ec5daea271243d}{\index{memsim\-\_\-t@{memsim\-\_\-t}!tfile@{tfile}}
\index{tfile@{tfile}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{tfile}]{\setlength{\rightskip}{0pt plus 5cm}F\-I\-L\-E$\ast$ memsim\-\_\-t\-::tfile}}\label{structmemsim__t_a0bdb5e96cb3acca8a4ec5daea271243d}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: N\-U\-M\-B\-E\-R O\-F T\-I\-D\-S \hypertarget{structmemsim__t_acbb8fb6d4f5d4b4a918cb611fb113327}{\index{memsim\-\_\-t@{memsim\-\_\-t}!tids@{tids}}
\index{tids@{tids}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{tids}]{\setlength{\rightskip}{0pt plus 5cm}struct {\bf memsim\-\_\-tid\-\_\-t}$\ast$ memsim\-\_\-t\-::tids}}\label{structmemsim__t_acbb8fb6d4f5d4b4a918cb611fb113327}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: A\-M\-O S\-L\-O\-T S\-T\-R\-U\-C\-T\-U\-R\-E\-S \hypertarget{structmemsim__t_a5adec994c4699e314a35284102cb1cb3}{\index{memsim\-\_\-t@{memsim\-\_\-t}!tracelevel@{tracelevel}}
\index{tracelevel@{tracelevel}!memsim_t@{memsim\-\_\-t}}
\subsubsection[{tracelevel}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t memsim\-\_\-t\-::tracelevel}}\label{structmemsim__t_a5adec994c4699e314a35284102cb1cb3}
M\-E\-M-\/\-S\-I\-M\-: M\-E\-M\-S\-I\-M\-\_\-\-T\-: T\-R\-A\-C\-E F\-I\-L\-E H\-A\-N\-D\-L\-E\-R 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
include/mem\-\_\-sim\-\_\-types.\-h\end{DoxyCompactItemize}
