{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686927579156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686927579156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 16 11:59:38 2023 " "Processing started: Fri Jun 16 11:59:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686927579156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686927579156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686927579156 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1686927579781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub6b-arc " "Found design unit 1: sub6b-arc" {  } { { "juscelino/cd-labs/projeto_1/sub6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub6b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub6b " "Found entity 1: sub6b" {  } { { "juscelino/cd-labs/projeto_1/sub6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub5b-arc " "Found design unit 1: sub5b-arc" {  } { { "juscelino/cd-labs/projeto_1/sub5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub5b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub5b " "Found entity 1: sub5b" {  } { { "juscelino/cd-labs/projeto_1/sub5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_time-arc " "Found design unit 1: sub_time-arc" {  } { { "juscelino/cd-labs/projeto_1/sub_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_time.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_time " "Found entity 1: sub_time" {  } { { "juscelino/cd-labs/projeto_1/sub_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub_min_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub_min_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_min_seg-arc " "Found design unit 1: sub_min_seg-arc" {  } { { "juscelino/cd-labs/projeto_1/sub_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_min_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_min_seg " "Found entity 1: sub_min_seg" {  } { { "juscelino/cd-labs/projeto_1/sub_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_min_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/sub_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/sub_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_hour-arc " "Found design unit 1: sub_hour-arc" {  } { { "juscelino/cd-labs/projeto_1/sub_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_hour.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_hour " "Found entity 1: sub_hour" {  } { { "juscelino/cd-labs/projeto_1/sub_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/sub_hour.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/reg2b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/reg2b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg2b-arc " "Found design unit 1: reg2b-arc" {  } { { "juscelino/cd-labs/projeto_1/reg2b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/reg2b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg2b " "Found entity 1: reg2b" {  } { { "juscelino/cd-labs/projeto_1/reg2b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/reg2b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/plus8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/plus8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus8-arc " "Found design unit 1: plus8-arc" {  } { { "juscelino/cd-labs/projeto_1/plus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus8 " "Found entity 1: plus8" {  } { { "juscelino/cd-labs/projeto_1/plus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/plus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/plus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 plus4-arc " "Found design unit 1: plus4-arc" {  } { { "juscelino/cd-labs/projeto_1/plus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""} { "Info" "ISGN_ENTITY_NAME" "1 plus4 " "Found entity 1: plus4" {  } { { "juscelino/cd-labs/projeto_1/plus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/plus4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux3x1_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_6b-arc " "Found design unit 1: mux3x1_6b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_6b " "Found entity 1: mux3x1_6b" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux3x1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1_5b-arc " "Found design unit 1: mux3x1_5b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1_5b " "Found entity 1: mux3x1_5b" {  } { { "juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1_5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux3x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux3x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3x1-arc " "Found design unit 1: mux3x1-arc" {  } { { "juscelino/cd-labs/projeto_1/mux3x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3x1 " "Found entity 1: mux3x1" {  } { { "juscelino/cd-labs/projeto_1/mux3x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux2x1_6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_6b-arc " "Found design unit 1: mux2x1_6b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_6b " "Found entity 1: mux2x1_6b" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux2x1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_5b-arc " "Found design unit 1: mux2x1_5b-arc" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_5b " "Found entity 1: mux2x1_5b" {  } { { "juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1_5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-arc " "Found design unit 1: mux2x1-arc" {  } { { "juscelino/cd-labs/projeto_1/mux2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "juscelino/cd-labs/projeto_1/mux2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus60-arc " "Found design unit 1: minus60-arc" {  } { { "juscelino/cd-labs/projeto_1/minus60.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus60.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus60 " "Found entity 1: minus60" {  } { { "juscelino/cd-labs/projeto_1/minus60.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus60.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus24-arc " "Found design unit 1: minus24-arc" {  } { { "juscelino/cd-labs/projeto_1/minus24.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus24.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus24 " "Found entity 1: minus24" {  } { { "juscelino/cd-labs/projeto_1/minus24.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus8-arc " "Found design unit 1: minus8-arc" {  } { { "juscelino/cd-labs/projeto_1/minus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus8 " "Found entity 1: minus8" {  } { { "juscelino/cd-labs/projeto_1/minus8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/minus4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/minus4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 minus4-arc " "Found design unit 1: minus4-arc" {  } { { "juscelino/cd-labs/projeto_1/minus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""} { "Info" "ISGN_ENTITY_NAME" "1 minus4 " "Found entity 1: minus4" {  } { { "juscelino/cd-labs/projeto_1/minus4.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/minus4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/full_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/full_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_sub-arc " "Found design unit 1: full_sub-arc" {  } { { "juscelino/cd-labs/projeto_1/full_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_sub.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "juscelino/cd-labs/projeto_1/full_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_1-arc " "Found design unit 1: full_adder_1-arc" {  } { { "juscelino/cd-labs/projeto_1/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_1 " "Found entity 1: full_adder_1" {  } { { "juscelino/cd-labs/projeto_1/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/debouncer_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/debouncer_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_logic-arc " "Found design unit 1: debouncer_logic-arc" {  } { { "juscelino/cd-labs/projeto_1/debouncer_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer_logic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_logic " "Found entity 1: debouncer_logic" {  } { { "juscelino/cd-labs/projeto_1/debouncer_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer-arc " "Found design unit 1: debouncer-arc" {  } { { "juscelino/cd-labs/projeto_1/debouncer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "juscelino/cd-labs/projeto_1/debouncer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/debouncer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/control_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/control_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_logic-arc " "Found design unit 1: control_logic-arc" {  } { { "juscelino/cd-labs/projeto_1/control_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/control_logic.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "juscelino/cd-labs/projeto_1/control_logic.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/control_logic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/adder6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/adder6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder6b-arc " "Found design unit 1: adder6b-arc" {  } { { "juscelino/cd-labs/projeto_1/adder6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder6b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder6b " "Found entity 1: adder6b" {  } { { "juscelino/cd-labs/projeto_1/adder6b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder6b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/adder5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/adder5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder5b-arc " "Found design unit 1: adder5b-arc" {  } { { "juscelino/cd-labs/projeto_1/adder5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder5b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder5b " "Found entity 1: adder5b" {  } { { "juscelino/cd-labs/projeto_1/adder5b.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/adder5b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/add_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/add_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_time-arc " "Found design unit 1: add_time-arc" {  } { { "juscelino/cd-labs/projeto_1/add_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_time.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_time " "Found entity 1: add_time" {  } { { "juscelino/cd-labs/projeto_1/add_time.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_time.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/add_min_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/add_min_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_min_seg-arc " "Found design unit 1: add_min_seg-arc" {  } { { "juscelino/cd-labs/projeto_1/add_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_min_seg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_min_seg " "Found entity 1: add_min_seg" {  } { { "juscelino/cd-labs/projeto_1/add_min_seg.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_min_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/add_hour.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/add_hour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_hour-arc " "Found design unit 1: add_hour-arc" {  } { { "juscelino/cd-labs/projeto_1/add_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_hour.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_hour " "Found entity 1: add_hour" {  } { { "juscelino/cd-labs/projeto_1/add_hour.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/add_hour.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/registradores/reg_1x22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/registradores/reg_1x22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x22-comp " "Found design unit 1: reg_1x22-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x22 " "Found entity 1: reg_1x22" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/reg_1x22.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/registradores/ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/registradores/ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd-bhv " "Found design unit 1: ffd-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd " "Found entity 1: ffd" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Registradores/ffd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/multiplexadores/mux_2x1_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/multiplexadores/mux_2x1_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_22-bhv " "Found design unit 1: mux_2x1_22-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_22 " "Found entity 1: mux_2x1_22" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Multiplexadores/mux_2x1_22.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-comp " "Found design unit 1: calculadora-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/calculadora.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/latchd/latchd_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/latchd/latchd_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD_22-behav " "Found design unit 1: LatchD_22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD_22 " "Found entity 1: LatchD_22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/LatchD/LatchD_22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/reg_8x22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/registradores 8x22/reg_8x22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8x22-behav " "Found design unit 1: reg_8x22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8x22 " "Found entity 1: reg_8x22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Registradores 8x22/reg_8x22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/driver de 3 estados/tri_states_driver_22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/driver de 3 estados/tri_states_driver_22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_states_driver_22-behav " "Found design unit 1: tri_states_driver_22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_states_driver_22 " "Found entity 1: tri_states_driver_22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Driver de 3 estados/tri_states_driver_22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/decodificador/decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/decodificador/decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3x8-behav " "Found design unit 1: decoder_3x8-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/Decodificador/decoder_3x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/bf_8x22.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 8x22/bf_8x22.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bf_8x22-behav " "Found design unit 1: bf_8x22-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""} { "Info" "ISGN_ENTITY_NAME" "1 bf_8x22 " "Found entity 1: bf_8x22" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 8x22/bf_8x22.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/bf_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/bf_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bf_8x1-behav " "Found design unit 1: bf_8x1-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""} { "Info" "ISGN_ENTITY_NAME" "1 bf_8x1 " "Found entity 1: bf_8x1" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/latchd/latchd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/latchd/latchd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchD-behav " "Found design unit 1: LatchD-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchD " "Found entity 1: LatchD" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/reg_8x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/registradores 8x1/reg_8x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8x1-behav " "Found design unit 1: reg_8x1-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581359 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8x1 " "Found entity 1: reg_8x1" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/driver de 3 estados/tri_states_driver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/driver de 3 estados/tri_states_driver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tri_states_driver-behav " "Found design unit 1: tri_states_driver-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581359 ""} { "Info" "ISGN_ENTITY_NAME" "1 tri_states_driver " "Found entity 1: tri_states_driver" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/decodificador/decoder_3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/banco de registreadores/banco de registradores 1x8/decodificador/decoder_3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcd_3x8-behav " "Found design unit 1: dcd_3x8-behav" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcd_3x8 " "Found entity 1: dcd_3x8" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Decodificador/decoder_3x8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ld_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ld_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ld_simple-behav " "Found design unit 1: ld_simple-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""} { "Info" "ISGN_ENTITY_NAME" "1 ld_simple " "Found entity 1: ld_simple" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ld_simple.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ffd_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/flip flop tipo d/ffd_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd_6-behav " "Found design unit 1: ffd_6-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd_6 " "Found entity 1: ffd_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6_s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6_s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x6_s-comp " "Found design unit 1: reg_1x6_s-comp" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x6_s " "Found entity 1: reg_1x6_s" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6_s.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x6/reg_1x6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x6-comp " "Found design unit 1: reg_1x6-comp" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x6 " "Found entity 1: reg_1x6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/flip flop tipo d/ffd_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/flip flop tipo d/ffd_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd_5-behav " "Found design unit 1: ffd_5-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd_5 " "Found entity 1: ffd_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/reg_1x5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/registradores/registrador 1x5/reg_1x5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_1x5-comp " "Found design unit 1: reg_1x5-comp" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_1x5 " "Found entity 1: reg_1x5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_6-behav " "Found design unit 1: mux_2x1_6-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_6 " "Found entity 1: mux_2x1_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_5-behav " "Found design unit 1: mux_2x1_5-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_5 " "Found entity 1: mux_2x1_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/multiplexador/mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-behav " "Found design unit 1: mux_2x1-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/divisor de clock/divide_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/divisor de clock/divide_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divide_freq-behav " "Found design unit 1: divide_freq-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""} { "Info" "ISGN_ENTITY_NAME" "1 divide_freq " "Found entity 1: divide_freq" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Divisor de clock/divide_freq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder5-bhv " "Found design unit 1: half_adder5-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder5 " "Found entity 1: half_adder5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/somadores/half_adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder_6-bhv " "Found design unit 1: half_adder_6-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder_6 " "Found entity 1: half_adder_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Somadores/half_adder_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/segundos/counter_seg_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/segundos/counter_seg_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_seg_6-bhv " "Found design unit 1: counter_seg_6-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_seg_6 " "Found entity 1: counter_seg_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/minutos/counter_min_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/minutos/counter_min_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_min_6-bhv " "Found design unit 1: counter_min_6-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_min_6 " "Found entity 1: counter_min_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Minutos/counter_min_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/horas/counter_hours_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/horas/counter_hours_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_hours_5-bhv " "Found design unit 1: counter_hours_5-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_hours_5 " "Found entity 1: counter_hours_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/relogio/dias/counter_days_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/relogio/dias/counter_days_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_days_5-bhv " "Found design unit 1: counter_days_5-bhv" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_days_5 " "Found entity 1: counter_days_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Dias/counter_days_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer5-rtl " "Found design unit 1: incrementer5-rtl" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer5 " "Found entity 1: incrementer5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/incrementador/incrementer_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 incrementer6-rtl " "Found design unit 1: incrementer6-rtl" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""} { "Info" "ISGN_ENTITY_NAME" "1 incrementer6 " "Found entity 1: incrementer6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/contadores/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/contadores/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-rtl " "Found design unit 1: counter-rtl" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/comparador/comparator_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/comparador/comparator_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_6-behav " "Found design unit 1: comparator_6-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_6 " "Found entity 1: comparator_6" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/comparador/comparator_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/comparador/comparator_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_5-behav " "Found design unit 1: comparator_5-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581468 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator_5 " "Found entity 1: comparator_5" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Comparador/comparator_5.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/timer/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/timer/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behav " "Found design unit 1: timer-behav" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581468 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/sum_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/sum_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sum_sub-comp " "Found design unit 1: sum_sub-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""} { "Info" "ISGN_ENTITY_NAME" "1 sum_sub " "Found entity 1: sum_sub" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/sum_sub.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_6-comp " "Found design unit 1: full_adder_6-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_6 " "Found entity 1: full_adder_6" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder_6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behav " "Found design unit 1: full_adder-behav" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd-labs-dev/projeto_rtl/somador_subtrator/somadores/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cd-labs-dev/projeto_rtl/somador_subtrator/somadores/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-comp " "Found design unit 1: adder-comp" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581499 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Somador_subtrator/Somadores/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "juscelino/cd-labs/projeto_1/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file juscelino/cd-labs/projeto_1/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-RTL " "Found design unit 1: datapath-RTL" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581499 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686927581499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686927581499 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686927581578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer0 " "Elaborating entity \"timer\" for hierarchy \"timer:timer0\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "timer0" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_seg_6 timer:timer0\|counter_seg_6:divfrq " "Elaborating entity \"counter_seg_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "divfrq" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_6 timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06 " "Elaborating entity \"mux_2x1_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "mux06" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux0 " "Elaborating entity \"mux_2x1\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|mux_2x1_6:mux06\|mux_2x1:mux0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" "mux0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Multiplexador/mux_2x1_6.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1x6 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6 " "Elaborating entity \"reg_1x6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "bit_register_6" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581640 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Q_bar_reg reg_1x6.vhd(17) " "VHDL Signal Declaration warning at reg_1x6.vhd(17): used implicit default value for signal \"Q_bar_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1686927581656 "|timer|counter_seg_6:divfrq|reg_1x6:bit_register_6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_6 timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0 " "Elaborating entity \"ffd_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|reg_1x6:bit_register_6\|ffd_6:inst0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" "inst0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/reg_1x6.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581656 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear ffd_6.vhd(18) " "VHDL Process Statement warning at ffd_6.vhd(18): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x6/Flip Flop tipo D/ffd_6.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927581656 "|timer|counter_seg_6:divfrq|reg_1x6:bit_register_6|ffd_6:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer6 timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06 " "Elaborating entity \"incrementer6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "adder06" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder_6 timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06\|half_adder_6:adder0 " "Elaborating entity \"half_adder_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|incrementer6:adder06\|half_adder_6:adder0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" "adder0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer_6.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_6 timer:timer0\|counter_seg_6:divfrq\|comparator_6:comp06 " "Elaborating entity \"comparator_6\" for hierarchy \"timer:timer0\|counter_seg_6:divfrq\|comparator_6:comp06\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" "comp06" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Segundos/counter_seg_6.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter timer:timer0\|counter:counter0 " "Elaborating entity \"counter\" for hierarchy \"timer:timer0\|counter:counter0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/timer.vhd" "counter0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/timer.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_min_6 timer:timer0\|counter:counter0\|counter_min_6:minutes " "Elaborating entity \"counter_min_6\" for hierarchy \"timer:timer0\|counter:counter0\|counter_min_6:minutes\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "minutes" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_hours_5 timer:timer0\|counter:counter0\|counter_hours_5:hours " "Elaborating entity \"counter_hours_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "hours" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|mux_2x1_5:mux0 " "Elaborating entity \"mux_2x1_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|mux_2x1_5:mux0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "mux0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_1x5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5 " "Elaborating entity \"reg_1x5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "register_5" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5\|ffd_5:inst0 " "Elaborating entity \"ffd_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|reg_1x5:register_5\|ffd_5:inst0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" "inst0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/reg_1x5.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581828 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear ffd_5.vhd(18) " "VHDL Process Statement warning at ffd_5.vhd(18): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Registradores/Registrador 1x5/Flip Flop tipo D/ffd_5.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927581828 "|timer|counter:counter0|counter_hours_5:hours|reg_1x5:register_5|ffd_5:inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "incrementer5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0 " "Elaborating entity \"incrementer5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "adder0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0\|half_adder5:adder0 " "Elaborating entity \"half_adder5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|incrementer5:adder0\|half_adder5:adder0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" "adder0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Incrementador/incrementer5.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_5 timer:timer0\|counter:counter0\|counter_hours_5:hours\|comparator_5:comp0 " "Elaborating entity \"comparator_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_hours_5:hours\|comparator_5:comp0\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" "comp0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/Relogio/Horas/counter_hours_5.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_days_5 timer:timer0\|counter:counter0\|counter_days_5:days " "Elaborating entity \"counter_days_5\" for hierarchy \"timer:timer0\|counter:counter0\|counter_days_5:days\"" {  } { { "cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" "days" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Timer/Contadores/counter.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bf_8x1 bf_8x1:bf0_8x1 " "Elaborating entity \"bf_8x1\" for hierarchy \"bf_8x1:bf0_8x1\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "bf0_8x1" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcd_3x8 bf_8x1:bf0_8x1\|dcd_3x8:decoder1 " "Elaborating entity \"dcd_3x8\" for hierarchy \"bf_8x1:bf0_8x1\|dcd_3x8:decoder1\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "decoder1" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927581953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8x1 bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1 " "Elaborating entity \"reg_8x1\" for hierarchy \"bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "reg0_8x1" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927582062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchD bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\|LatchD:latchd0 " "Elaborating entity \"LatchD\" for hierarchy \"bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\|LatchD:latchd0\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" "latchd0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/reg_8x1.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927582093 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clear LatchD.vhd(22) " "VHDL Process Statement warning at LatchD.vhd(22): signal \"clear\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Registradores 8x1/LatchD/LatchD.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927582109 "|datapath|bf_8x1:bf0_8x1|reg_8x1:reg0_8x1|LatchD:latchd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tri_states_driver bf_8x1:bf0_8x1\|tri_states_driver:tsd0 " "Elaborating entity \"tri_states_driver\" for hierarchy \"bf_8x1:bf0_8x1\|tri_states_driver:tsd0\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" "tsd0" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/bf_8x1.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686927582140 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_data tri_states_driver.vhd(22) " "VHDL Process Statement warning at tri_states_driver.vhd(22): signal \"in_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1686927582171 "|datapath|bf_8x1:bf0_8x1|tri_states_driver:tsd0"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "bf_8x1:bf0_8x1\|tri_states_driver:tsd0\|out_data bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\|LatchD:latchd0\|process_0 " "Converted the fan-out from the tri-state buffer \"bf_8x1:bf0_8x1\|tri_states_driver:tsd0\|out_data\" to the node \"bf_8x1:bf0_8x1\|reg_8x1:reg0_8x1\|LatchD:latchd0\|process_0\" into an OR gate" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1686927583249 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1686927583249 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bf_8x1:bf0_8x1\|tri_states_driver:tsd0\|out_data~synth " "Node \"bf_8x1:bf0_8x1\|tri_states_driver:tsd0\|out_data~synth\"" {  } { { "cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/cd-labs-dev/Projeto_RTL/Banco de registreadores/Banco de registradores 1x8/Driver de 3 estados/tri_states_driver.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927583437 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1686927583437 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686927584687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927584687 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_HOURS " "No output dependent on input pin \"LD_HOURS\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927586406 "|datapath|LD_HOURS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LD_LAST " "No output dependent on input pin \"LD_LAST\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927586406 "|datapath|LD_LAST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SHOW " "No output dependent on input pin \"SHOW\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927586406 "|datapath|SHOW"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927586406 "|datapath|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927586406 "|datapath|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "juscelino/cd-labs/projeto_1/datapath.vhd" "" { Text "C:/altera/13.0sp1/data_path_projrtl1/juscelino/cd-labs/projeto_1/datapath.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686927586406 "|datapath|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1686927586406 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686927586421 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686927586421 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51 " "Implemented 51 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686927586421 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686927586421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4633 " "Peak virtual memory: 4633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686927586515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 16 11:59:46 2023 " "Processing ended: Fri Jun 16 11:59:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686927586515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686927586515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686927586515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686927586515 ""}
