<rss version="2.0">
  <channel>
    <title>GitHub Systemverilog Languages Weekly Trending</title>
    <link>https://github.com/isboyjc/github-trending-api</link>
    <description>Weekly Trending of Systemverilog Languages in GitHub</description>
    <pubDate>Sat, 24 Aug 2024 13:19:17 GMT</pubDate>
    <item>
      <title>adam-maj/tiny-gpu</title>
      <link>https://github.com/adam-maj/tiny-gpu</link>
      <description>A minimal GPU design in Verilog to learn how GPUs work from the ground up</description>
      <guid>https://github.com/adam-maj/tiny-gpu</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>6,847</stars>
      <forks>510</forks>
      <addStars>44</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/64697628?s=40&amp;v=4</avatar>
          <name>adam-maj</name>
          <url>https://github.com/adam-maj</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/10238372?s=40&amp;v=4</avatar>
          <name>ashaltu</name>
          <url>https://github.com/ashaltu</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/22633385?s=40&amp;v=4</avatar>
          <name>eltociear</name>
          <url>https://github.com/eltociear</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/38108242?s=40&amp;v=4</avatar>
          <name>xianbaoqian</name>
          <url>https://github.com/xianbaoqian</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>lowRISC/opentitan</title>
      <link>https://github.com/lowRISC/opentitan</link>
      <description>OpenTitan: Open source silicon root of trust</description>
      <guid>https://github.com/lowRISC/opentitan</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>2,481</stars>
      <forks>739</forks>
      <addStars>9</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/104845?s=40&amp;v=4</avatar>
          <name>rswarbrick</name>
          <url>https://github.com/rswarbrick</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11466553?s=40&amp;v=4</avatar>
          <name>cindychip</name>
          <url>https://github.com/cindychip</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/5633066?s=40&amp;v=4</avatar>
          <name>timothytrippel</name>
          <url>https://github.com/timothytrippel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/20307557?s=40&amp;v=4</avatar>
          <name>vogelpi</name>
          <url>https://github.com/vogelpi</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>bespoke-silicon-group/basejump_stl</title>
      <link>https://github.com/bespoke-silicon-group/basejump_stl</link>
      <description>BaseJump STL: A Standard Template Library for SystemVerilog</description>
      <guid>https://github.com/bespoke-silicon-group/basejump_stl</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>488</stars>
      <forks>96</forks>
      <addStars>5</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/17460864?s=40&amp;v=4</avatar>
          <name>taylor-bsg</name>
          <url>https://github.com/taylor-bsg</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/46542701?s=40&amp;v=4</avatar>
          <name>tommydcjung</name>
          <url>https://github.com/tommydcjung</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2791860?s=40&amp;v=4</avatar>
          <name>ShawnLess</name>
          <url>https://github.com/ShawnLess</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/2322266?s=40&amp;v=4</avatar>
          <name>dpetrisko</name>
          <url>https://github.com/dpetrisko</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/11407587?s=40&amp;v=4</avatar>
          <name>gaozihou</name>
          <url>https://github.com/gaozihou</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/common_cells</title>
      <link>https://github.com/pulp-platform/common_cells</link>
      <description>Common SystemVerilog components</description>
      <guid>https://github.com/pulp-platform/common_cells</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>483</stars>
      <forks>137</forks>
      <addStars>1</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/33124232?s=40&amp;v=4</avatar>
          <name>stmach</name>
          <url>https://github.com/stmach</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/7882682?s=40&amp;v=4</avatar>
          <name>FrancescoConti</name>
          <url>https://github.com/FrancescoConti</url>
        </contributor>
      </contributors>
    </item>
    <item>
      <title>pulp-platform/axi_riscv_atomics</title>
      <link>https://github.com/pulp-platform/axi_riscv_atomics</link>
      <description>AXI Adapter(s) for RISC-V Atomic Operations</description>
      <guid>https://github.com/pulp-platform/axi_riscv_atomics</guid>
      <language>SystemVerilog</language>
      <languageColor>#DAE1C2</languageColor>
      <stars>58</stars>
      <forks>15</forks>
      <addStars>0</addStars>
      <contributors>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/3583291?s=40&amp;v=4</avatar>
          <name>andreaskurth</name>
          <url>https://github.com/andreaskurth</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/19757972?s=40&amp;v=4</avatar>
          <name>SamuelRiedel</name>
          <url>https://github.com/SamuelRiedel</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/6498078?s=40&amp;v=4</avatar>
          <name>niwis</name>
          <url>https://github.com/niwis</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/41358501?s=40&amp;v=4</avatar>
          <name>msfschaffner</name>
          <url>https://github.com/msfschaffner</url>
        </contributor>
        <contributor>
          <avatar>https://avatars.githubusercontent.com/u/199415?s=40&amp;v=4</avatar>
          <name>zarubaf</name>
          <url>https://github.com/zarubaf</url>
        </contributor>
      </contributors>
    </item>
  </channel>
</rss>