# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: new/axi_slve.xdc

# Block Designs: bd/zynq_axi_segment/zynq_axi_segment.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_axi_segment || ORIG_REF_NAME==zynq_axi_segment} -quiet] -quiet

# IP: bd/zynq_axi_segment/ip/zynq_axi_segment_processing_system7_0_0/zynq_axi_segment_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_axi_segment_processing_system7_0_0 || ORIG_REF_NAME==zynq_axi_segment_processing_system7_0_0} -quiet] -quiet

# IP: bd/zynq_axi_segment/ip/zynq_axi_segment_proc_sys_reset_0_0/zynq_axi_segment_proc_sys_reset_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_axi_segment_proc_sys_reset_0_0 || ORIG_REF_NAME==zynq_axi_segment_proc_sys_reset_0_0} -quiet] -quiet

# IP: bd/zynq_axi_segment/ip/zynq_axi_segment_smartconnect_0_0/zynq_axi_segment_smartconnect_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_axi_segment_smartconnect_0_0 || ORIG_REF_NAME==zynq_axi_segment_smartconnect_0_0} -quiet] -quiet

# IP: bd/zynq_axi_segment/ip/zynq_axi_segment_test_SegDisp_0_0/zynq_axi_segment_test_SegDisp_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_axi_segment_test_SegDisp_0_0 || ORIG_REF_NAME==zynq_axi_segment_test_SegDisp_0_0} -quiet] -quiet

# IP: bd/zynq_axi_segment/ip/zynq_axi_segment_axi_slve_0_1/zynq_axi_segment_axi_slve_0_1.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_axi_segment_axi_slve_0_1 || ORIG_REF_NAME==zynq_axi_segment_axi_slve_0_1} -quiet] -quiet

# XDC: c:/verilog_lab/zynq_axi_7segment/zynq_axi_7segment.gen/sources_1/bd/zynq_axi_segment/zynq_axi_segment_ooc.xdc
