<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Problem getting reliable &quot;reset init&quot; on	LPC1766 target.
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2010-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Problem%20getting%20reliable%20%22reset%20init%22%20on%0A%09LPC1766%20target.&In-Reply-To=%3CF7C0AA5DD1508F4789E10B6CC9BB75DB03DBD7FF%40nzc-ap-xch-02.ap.trimblecorp.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="016703.html">
   <LINK REL="Next"  HREF="016706.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Problem getting reliable &quot;reset init&quot; on	LPC1766 target.</H1>
    <B>Bernard Mentink</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Problem%20getting%20reliable%20%22reset%20init%22%20on%0A%09LPC1766%20target.&In-Reply-To=%3CF7C0AA5DD1508F4789E10B6CC9BB75DB03DBD7FF%40nzc-ap-xch-02.ap.trimblecorp.net%3E"
       TITLE="[Openocd-development] Problem getting reliable &quot;reset init&quot; on	LPC1766 target.">Bernard.Mentink at trimble.co.nz
       </A><BR>
    <I>Mon Oct 11 22:04:56 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="016703.html">[Openocd-development] [PATCH] swj-dp.tcl (SWD infrastructure #1)
</A></li>
        <LI>Next message: <A HREF="016706.html">[Openocd-development] Problem getting reliable &quot;reset init&quot; on LPC1766 target.
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#16705">[ date ]</a>
              <a href="thread.html#16705">[ thread ]</a>
              <a href="subject.html#16705">[ subject ]</a>
              <a href="author.html#16705">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>
&gt;<i> Hi All,
</I>&gt;<i> 
</I>&gt;<i> I am using an FT2232D based debugger board with the Olimex LPC1766 STK
</I>&gt;<i> development board. I have compiled the latest OpenOCD and am running
</I>&gt;<i> it from Cygwin.
</I>&gt;<i> I also am running GDB from within eclipse(Zylin) ... although that is
</I>&gt;<i> irrelevant since the same error exists on the command line.
</I>&gt;<i> 
</I>&gt;<i> My problem is this:
</I>&gt;<i> 
</I>&gt;<i> I am not getting a reliable target reset, sometimes the PC ends up in
</I>&gt;<i> the booloader area, sometimes at the end of memory, and sometime I end
</I>&gt;<i> up correctly in Main().
</I>&gt;<i> It seems to be more reliable when I run the JTAG at 50khz rather than
</I>&gt;<i> the suggested 500Khz (assuming running on internal 4Mhz clock), as I
</I>&gt;<i> don't know what the bootloader does with the PLL,
</I>&gt;<i> I have no idea what the JTAG clock should be ..
</I>&gt;<i> 
</I>&gt;<i> This is a dump of the output from OpenOCD when I start from power up
</I>&gt;<i> with a 50Khz clock, the 1st part of the log, I get dumped staight into
</I>&gt;<i> bootloader, the flash erase does not happen. I then
</I>&gt;<i> Re-connect GDB and I get a sucessful halt at main.
</I>&gt;<i> 
</I>&gt;<i> ----------------------------------------------------------------------
</I>&gt;<i> -----------------------------------------------
</I>&gt;<i> $ ./openocd.exe
</I>&gt;<i> Open On-Chip Debugger 0.5.0-dev (2010-09-29-12:40)
</I>&gt;<i> Licensed under GNU GPL v2
</I>&gt;<i> For bug reports, read
</I>&gt;<i>         <A HREF="http://openocd.berlios.de/doc/doxygen/bugs.html">http://openocd.berlios.de/doc/doxygen/bugs.html</A>
</I>&gt;<i> Info : only one transport option; autoselect 'jtag'
</I>&gt;<i> adapter_nsrst_delay: 300
</I>&gt;<i> jtag_ntrst_delay: 300
</I>&gt;<i> none srst_pulls_trst
</I>&gt;<i> 50 kHz
</I>&gt;<i> Info : device: 4 &quot;2232C&quot;
</I>&gt;<i> Info : deviceID: 67330064
</I>&gt;<i> Info : SerialNumber: TLTKDK15A
</I>&gt;<i> Info : Description: Turtelizer JTAG/RS232 Adapter A
</I>&gt;<i> Info : clock speed 50 kHz
</I>&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;<i> Info : lpc1766.cpu: hardware has 6 breakpoints, 4 watchpoints
</I>&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;<i> undefined debug reason 6 - target needs reset
</I>&gt;<i> Error: Target not halted
</I>&gt;<i> Error: failed erasing sectors 0 to 8 (-304)
</I>&gt;<i> Error: flash_erase returned -304
</I>&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;<i> handler to reset any peripherals
</I>&gt;<i> target state: halted
</I>&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;<i> xPSR: 0x01000000 pc: 0x1fff0080 msp: 0x10001ffc
</I>&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;<i> Warn : Verification will fail since checksum in image (0x00000000) to
</I>&gt;<i> be written to flash is different from calculated vector checksum
</I>&gt;<i> (0xefff7f43).
</I>&gt;<i> Warn : To remove this warning modify build tools on developer PC to
</I>&gt;<i> inject correct LPC vector checksum.
</I>&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;<i> handler to reset any peripherals
</I>&gt;<i> target state: halted
</I>&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;<i> xPSR: 0x01000000 pc: 0x000000cc msp: 0x10007ff0
</I>&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;<i> ----------------------------------------------------------------------
</I>&gt;<i> -----------------------------------------------
</I>&gt;<i> 
</I>&gt;<i> If I try at 500Khz I usually get this (sometimes I get to main() )
</I>&gt;<i> 
</I>&gt;<i> ----------------------------------------------------------------------
</I>&gt;<i> -----------------------------------------------
</I>&gt;<i> 
</I>&gt;<i> $ ./openocd.exe
</I>&gt;<i> Open On-Chip Debugger 0.5.0-dev (2010-09-29-12:40)
</I>&gt;<i> Licensed under GNU GPL v2
</I>&gt;<i> For bug reports, read
</I>&gt;<i>         <A HREF="http://openocd.berlios.de/doc/doxygen/bugs.html">http://openocd.berlios.de/doc/doxygen/bugs.html</A>
</I>&gt;<i> Info : only one transport option; autoselect 'jtag'
</I>&gt;<i> adapter_nsrst_delay: 300
</I>&gt;<i> jtag_ntrst_delay: 300
</I>&gt;<i> none srst_pulls_trst
</I>&gt;<i> 500 kHz
</I>&gt;<i> Info : device: 4 &quot;2232C&quot;
</I>&gt;<i> Info : deviceID: 67330064
</I>&gt;<i> Info : SerialNumber: TLTKDK15A
</I>&gt;<i> Info : Description: Turtelizer JTAG/RS232 Adapter A
</I>&gt;<i> Info : clock speed 500 kHz
</I>&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;<i> Info : lpc1766.cpu: hardware has 6 breakpoints, 4 watchpoints
</I>&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;<i> undefined debug reason 6 - target needs reset
</I>&gt;<i> Error: Target not halted
</I>&gt;<i> Error: failed erasing sectors 0 to 8 (-304)
</I>&gt;<i> Error: flash_erase returned -304
</I>&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;<i> handler to reset any peripherals
</I>&gt;<i> target state: halted
</I>&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;<i> xPSR: 0x01000000 pc: 0x000000cc msp: 0x10007ff0
</I>&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;<i> Info : accepting 'gdb' connection from 3333
</I>&gt;<i> Warn : acknowledgment received, but no packet pending
</I>&gt;<i> Warn : Verification will fail since checksum in image (0x00000000) to
</I>&gt;<i> be written to flash is different from calculated vector checksum
</I>&gt;<i> (0xefff7f43).
</I>&gt;<i> Warn : To remove this warning modify build tools on developer PC to
</I>&gt;<i> inject correct LPC vector checksum.
</I>&gt;<i> Info : JTAG tap: lpc1766.cpu tap/device found: 0x4ba00477 (mfg: 0x23b,
</I>&gt;<i> part: 0xba00, ver: 0x4)
</I>&gt;<i> Warn : Only resetting the Cortex-M3 core, use a reset-init event
</I>&gt;<i> handler to reset any peripherals
</I>&gt;<i> target state: halted
</I>&gt;<i> target halted due to debug-request, current mode: Thread
</I>&gt;<i> xPSR: 0x01000000 pc: 0xfffffffe msp: 0xfffffffc
</I>&gt;<i> Warn : lpc1766.cpu -- clearing lockup after double fault
</I>&gt;<i> Error: address + size wrapped(0xfffffffe, 0x00000004)
</I>&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;<i> Warn : Block read error address 0xfffffff8
</I>&gt;<i> Warn : lpc1766.cpu -- clearing lockup after double fault
</I>&gt;<i> Error: address + size wrapped(0xfffffffe, 0x00000004)
</I>&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;<i> Warn : Block read error address 0xfffffff8
</I>&gt;<i> Warn : lpc1766.cpu -- clearing lockup after double fault
</I>&gt;<i> Error: address + size wrapped(0xfffffffe, 0x00000004)
</I>&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;<i> Error: JTAG-DP STICKY ERROR
</I>&gt;<i> Error: MEM_AP_CSW 0x23000052, MEM_AP_TAR 0xfffffffc
</I>&gt;<i> Warn : Block read error address 0xfffffff8
</I>&gt;<i> Info : dropped 'gdb' connection - error -400
</I>&gt;<i> 
</I>&gt;<i> ----------------------------------------------------------------------
</I>&gt;<i> -----------------------------------------------
</I>&gt;<i> 
</I>&gt;<i> As you see the PC ends up at the top end of memory .. I also am not
</I>&gt;<i> sure if the checsum error is relevant .. But it appears on both a good
</I>&gt;<i> boot and a bad ..
</I>&gt;<i> My Config file is:
</I>&gt;<i> 
</I>&gt;<i> ----------------------------------------------------------------------
</I>&gt;<i> -----------------------------------------------
</I>&gt;<i> 
</I>&gt;<i> interface ft2232
</I>&gt;<i> ft2232_device_desc &quot;Turtelizer JTAG/RS232 Adapter A&quot;
</I>&gt;<i> ft2232_layout turtelizer2
</I>&gt;<i> ft2232_vid_pid 0x0403 0x6010
</I>&gt;<i> 
</I>&gt;<i> # NXP LPC1766 Cortex-M3 with 256kB Flash and 32kB+32kB Local On-Chip
</I>&gt;<i> SRAM,
</I>&gt;<i> 
</I>&gt;<i> if { [info exists CHIPNAME] } {
</I>&gt;<i> 	set  _CHIPNAME $CHIPNAME
</I>&gt;<i> } else {
</I>&gt;<i> 	set  _CHIPNAME lpc1766
</I>&gt;<i> }
</I>&gt;<i> 
</I>&gt;<i> # After reset the chip is clocked by the ~4MHz internal RC oscillator.
</I>&gt;<i> # When board-specific code (reset-init handler or device firmware)
</I>&gt;<i> # configures another oscillator and/or PLL0, set CCLK to match; if
</I>&gt;<i> # you don't, then flash erase and write operations may misbehave.
</I>&gt;<i> # (The ROM code doing those updates cares about core clock speed...)
</I>&gt;<i> #
</I>&gt;<i> # CCLK is the core clock frequency in KHz
</I>&gt;<i> if { [info exists CCLK ] } {
</I>&gt;<i> 	set _CCLK $CCLK
</I>&gt;<i> } else {
</I>&gt;<i> 	set _CCLK 4000
</I>&gt;<i> }
</I>&gt;<i> if { [info exists CPUTAPID ] } {
</I>&gt;<i> 	set _CPUTAPID $CPUTAPID
</I>&gt;<i> } else {
</I>&gt;<i> 	set _CPUTAPID 0x4ba00477
</I>&gt;<i> }
</I>&gt;<i> 
</I>&gt;<i> #delays on reset lines
</I>&gt;<i> adapter_nsrst_delay 300
</I>&gt;<i> jtag_ntrst_delay 300
</I>&gt;<i> 
</I>&gt;<i> # LPC2000 &amp; LPC1700 -&gt; SRST causes TRST
</I>&gt;<i> reset_config srst_pulls_trst
</I>&gt;<i> 
</I>&gt;<i> # reset_config trst_and_srst separate
</I>&gt;<i> # reset_config trst_and_srst srst_pulls_trst
</I>&gt;<i> # reset_config srst_only combined srst_gates_jtag
</I>&gt;<i> 
</I>&gt;<i> jtag newtap $_CHIPNAME cpu -irlen 4 -expected-id $_CPUTAPID
</I>&gt;<i> # jtag newtap $_CHIPNAME cpu -irlen 4 -ircapture 0x1 -irmask 0xf
</I>&gt;<i> -expected-id $_CPUTAPID
</I>&gt;<i> 
</I>&gt;<i> set _TARGETNAME $_CHIPNAME.cpu
</I>&gt;<i> target create $_TARGETNAME cortex_m3 -chain-position $_TARGETNAME
</I>&gt;<i> 
</I>&gt;<i> # LPC1766 has 32kB of SRAM In the ARMv7-M &quot;Code&quot; area (at 0x10000000)
</I>&gt;<i> # and 32K more on AHB, in the ARMv7-M &quot;SRAM&quot; area, (at 0x2007c000).
</I>&gt;<i> $_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size
</I>&gt;<i> 0x8000
</I>&gt;<i> # $_TARGETNAME configure -work-area-phys 0x10000000 -work-area-size
</I>&gt;<i> 0x8000 -work-area-backup 0
</I>&gt;<i> 
</I>&gt;<i> # LPC1766 has 256kB of flash memory, managed by ROM code (including a
</I>&gt;<i> # boot loader which verifies the flash exception table's checksum).
</I>&gt;<i> # flash bank &lt;name&gt; lpc2000 &lt;base&gt; &lt;size&gt; 0 0 &lt;target#&gt; &lt;variant&gt;
</I>&gt;<i> &lt;clock&gt; [calc checksum]
</I>&gt;<i> set _FLASHNAME $_CHIPNAME.flash
</I>&gt;<i> flash bank $_FLASHNAME lpc2000 0x0 0x40000 0 0 $_TARGETNAME lpc1700
</I>&gt;<i> $_CCLK calc_checksum
</I>&gt;<i> 
</I>&gt;<i> # Run with *real slow* clock by default since the
</I>&gt;<i> # boot rom could have been playing with the PLL, so
</I>&gt;<i> # we have no idea what clock the target is running at. 
</I>&gt;<i> jtag_khz 50
</I>&gt;<i> # jtag_khz 500   # Actually should be 4Mhz/6 = 666khz, so use 500
</I>&gt;<i> 
</I>&gt;<i> $_TARGETNAME configure -event reset-init {
</I>&gt;<i> 	# Do not remap 0x0000-0x0020 to anything but the flash (i.e.
</I>&gt;<i> select
</I>&gt;<i> 	# &quot;User Flash Mode&quot; where interrupt vectors are _not_ remapped,
</I>&gt;<i> 	# and reside in flash instead).
</I>&gt;<i> 	#
</I>&gt;<i> 	# See Table 612. Memory Mapping Control register (MEMMAP -
</I>&gt;<i> 0x400F C040) bit description
</I>&gt;<i> 	# Bit Symbol Value Description Reset
</I>&gt;<i> 	# value
</I>&gt;<i> 	# 0 MAP Memory map control. 0
</I>&gt;<i> 	# 0 Boot mode. A portion of the Boot ROM is mapped to address 0.
</I>&gt;<i> 	# 1 User mode. The on-chip Flash memory is mapped to address 0.
</I>&gt;<i> 	# 31:1 - Reserved. The value read from a reserved bit is not
</I>&gt;<i> defined. NA
</I>&gt;<i> 	#
</I>&gt;<i> 	#
</I>&gt;<i> <A HREF="http://ics.nxp.com/support/documents/microcontrollers/?scope=LPC1768&amp;t">http://ics.nxp.com/support/documents/microcontrollers/?scope=LPC1768&amp;t</A>
</I>&gt;<i> ype=user
</I>&gt;<i> 
</I>&gt;<i> 	mww 0x400FC040 0x01
</I>&gt;<i> }
</I>&gt;<i> 
</I>&gt;<i> ----------------------------------------------------------------------
</I>&gt;<i> -----------------------------------------------
</I>&gt;<i> 
</I>&gt;<i>  .. And my gdb init sequence is:
</I>&gt;<i> 
</I>&gt;<i> target remote localhost:3333
</I>&gt;<i> load
</I>&gt;<i> mon reset init
</I>&gt;<i> thb main
</I>&gt;<i> 
</I>&gt;<i> ----------------------------------------------------------------------
</I>&gt;<i> -----------------------------------------------
</I>&gt;<i> 
</I>&gt;<i> Can someone please advise on how to preseed with this ... it is so
</I>&gt;<i> flakey it is hard to debug ..
</I>&gt;<i> 
</I>&gt;<i> Many Thanks,
</I>&gt;<i> Bernie
</I>&gt;<i> 
</I>&gt;<i> 
</I>&gt;<i> 
</I>
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="016703.html">[Openocd-development] [PATCH] swj-dp.tcl (SWD infrastructure #1)
</A></li>
	<LI>Next message: <A HREF="016706.html">[Openocd-development] Problem getting reliable &quot;reset init&quot; on LPC1766 target.
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#16705">[ date ]</a>
              <a href="thread.html#16705">[ thread ]</a>
              <a href="subject.html#16705">[ subject ]</a>
              <a href="author.html#16705">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
