
5. Printing statistics.

=== $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram ===

   Number of wires:                 17
   Number of wire bits:           1549
   Number of public wires:           9
   Number of public wire bits:     623
   Number of memories:               1
   Number of memory bits:          612
   Number of processes:              0
   Number of cells:                 12
     $dffe_153                       2
     $memrd                          2
     $memwr_v2                       2
     $mux_1                          2
     $mux_153                        2
     $mux_4                          2

=== arSRLFIFO_a ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_a               1

=== arSRLFIFO_b ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_b               1

=== arSRLFIFO_c ===

   Number of wires:                 18
   Number of wire bits:            323
   Number of public wires:          18
   Number of public wire bits:     323
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     generic_fifo_sc_c               1

=== generic_fifo_sc_a ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_and_1                   25
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== generic_fifo_sc_b ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_and_1                   25
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== generic_fifo_sc_c ===

   Number of wires:                 94
   Number of wire bits:            890
   Number of public wires:          28
   Number of public wire bits:     808
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 84
     $add_4                          3
     $add_5                          2
     $eq_4                           4
     $ge_32                          2
     $le_32                          2
     $logic_and_1                   25
     $logic_not_1                    5
     $lt_32                          2
     $mux_1                         12
     $mux_5                          2
     $ne_4                           3
     $not_1                          1
     $or_1                           2
     $or_2                           1
     $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1
     $reduce_bool_2                  7
     $reduce_or_2                    1
     $sdffe_1                        6
     $sdffe_4                        2
     $sdffe_5                        1

=== mkPktMerge ===

   Number of wires:                 72
   Number of wire bits:           1592
   Number of public wires:          58
   Number of public wire bits:    1578
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $logic_and_1                   14
     $logic_not_1                    7
     $logic_or_1                     4
     $mux_1                          4
     $mux_153                        1
     $sdffe_1                        3
     arSRLFIFO_a                     1
     arSRLFIFO_b                     1
     arSRLFIFO_c                     1

=== design hierarchy ===

   mkPktMerge                        1
     arSRLFIFO_a                     1
       generic_fifo_sc_a             1
         $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1
     arSRLFIFO_b                     1
       generic_fifo_sc_b             1
         $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1
     arSRLFIFO_c                     1
       generic_fifo_sc_c             1
         $paramod$787b2b116888960e7723a738800dc0d62f27a28e\dual_port_ram      1

   Number of wires:                459
   Number of wire bits:           9878
   Number of public wires:         223
   Number of public wire bits:    6840
   Number of memories:               3
   Number of memory bits:         1836
   Number of processes:              0
   Number of cells:                318
     $add_4                          9
     $add_5                          6
     $dffe_153                       6
     $eq_4                          12
     $ge_32                          6
     $le_32                          6
     $logic_and_1                   89
     $logic_not_1                   22
     $logic_or_1                     4
     $lt_32                          6
     $memrd                          6
     $memwr_v2                       6
     $mux_1                         46
     $mux_153                        7
     $mux_4                          6
     $mux_5                          6
     $ne_4                           9
     $not_1                          3
     $or_1                           6
     $or_2                           3
     $reduce_bool_2                 21
     $reduce_or_2                    3
     $sdffe_1                       21
     $sdffe_4                        6
     $sdffe_5                        3

