
*** Running vivado
    with args -log adder_subtractor_util_vector_logic_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_subtractor_util_vector_logic_0_1.tcl


****** Vivado v2019.2.1 (64-bit)
  **** SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
  **** IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source adder_subtractor_util_vector_logic_0_1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP adder_subtractor_util_vector_logic_0_1, cache-ID = 7f50c6bdf8f0b0a2.
INFO: [Common 17-206] Exiting Vivado at Wed Feb 19 04:12:04 2020...
