<!-- config.xml - system meta model -->
<!-- NOTE: QEMU's MPU emulation requires a minimum alignment of 4K! -->
<target name="QEMU Cortex-M3" arch="arm" cpus="1" isrs="240" rom="0x00000000" rom_size="0x40000" rom_align="0x1000" ram="0x20000000" ram_align="0x1000" ram_size="0x10000" mpu_arch="arm_cortexm3_8regions">
	<kernel>
		<layout dummy_elf="bsp/qemu-cortexm3/kernel.dummy.elf" final_elf="bsp/qemu-cortexm3/kernel.elf" bin="bsp/qemu-cortexm3/kernel.bin">
			<section name="text" type="rom" start="__text_start" end="__rom_data_end"/>
			<section name="data" type="ram" cpu="0" start="__data_start" end="__bss_end"/>
		</layout>

		<!-- default ISR handler in case a vector is not assigned -->
		<defaultisr name="unhandled interrupt" entry="board_unhandled_irq_handler"/>
	</kernel>
</target>
