# RISC-V-RegisterSet-32-bit-_ScanTestable_VHDL

Note: This repository only contains the src code files. No workspace file.
A set of 32 Registers (32-bit wide) according to RISC-V architecture.
This RegisterSet can be ScanTestable using a TAP controller.

Tool: Xilinx Vivado 2023.2 
HDL: VHDL 
Simulation done. 
DRC check done. 
Synthesis done. 
Implementation done.
Bit-stream not performed.
