Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/xlinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 1578aa39f9184a619e34bce958a9319e --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testfixture_behav xil_defaultlib.testfixture xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/NCKU/Introduction to DIC/final_project/SEDE.v" Line 1. Module SEDE doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/NCKU/Introduction to DIC/final_project/SEDE.v" Line 1. Module SEDE doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.SEDE
Compiling module xil_defaultlib.testfixture
Compiling module xil_defaultlib.glbl
Built simulation snapshot testfixture_behav
