// Seed: 1607834681
module module_0 ();
  assign id_1 = -1'h0;
  parameter id_2 = id_1 ==? id_1;
  initial disable id_3;
  always begin : LABEL_0
    id_1 = id_3;
  end
  wire id_4;
  parameter id_5 = -1;
  timeprecision 1ps;
  final id_3 <= id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  parameter id_21 = -1;
  wire id_22;
  always id_11 <= id_8;
  assign id_15 = 1;
  id_23(
      id_20
  );
  assign id_21 = 1'b0;
  wire id_24, id_25, id_26;
  wire id_27;
  wire id_28, id_29;
  id_30(
      .id_0(id_9), .id_1((1 * 1)), .id_2(1), .id_3(1'b0)
  );
  assign id_5 = -1;
  supply0 id_31, id_32;
  tri  id_33, id_34 = id_32 - (1);
  wire id_35;
  wire id_36;
  wire id_37, id_38;
  module_0 modCall_1 ();
endmodule
