--------------------------------------------------------------------------------
Release 13.3 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/afs/tu-berlin.de/units/Fak_IV/aes/tools/xilinx/13.3/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o ArmLdmStmNextAddress.twr -v 30 -l 30 -a
ArmLdmStmNextAddress_routed.ncd ArmLdmStmNextAddress.pcf

Design file:              ArmLdmStmNextAddress_routed.ncd
Physical constraint file: ArmLdmStmNextAddress.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2700 - Timing constraints ignored because advanced analysis with 
   offsets was specified.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: Default period analysis for net "SYS_CLK_BUFGP" 

 152 paths analyzed, 32 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.075ns.
--------------------------------------------------------------------------------
Delay:                  5.075ns (data path - clock path skew + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      5.075ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_0 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      5.075ns (4.283ns logic, 0.792ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------
Delay:                  5.040ns (data path - clock path skew + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      5.040ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_3 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (3.943ns logic, 1.097ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------
Delay:                  5.004ns (data path - clock path skew + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          internalReg_9 (FF)
  Data Path Delay:      5.000ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.057 - 0.061)
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_0 to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y28.F2      net (fanout=2)        0.616   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y28.CLK     Tfck                  0.892   internalReg[9]
                                                       internalReg_mux0002<9>1
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (3.929ns logic, 1.071ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Delay:                  4.965ns (data path - clock path skew + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          internalReg_9 (FF)
  Data Path Delay:      4.965ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_3 to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y28.F2      net (fanout=2)        0.616   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y28.CLK     Tfck                  0.892   internalReg[9]
                                                       internalReg_mux0002<9>1
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.965ns (3.589ns logic, 1.376ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------
Delay:                  4.954ns (data path - clock path skew + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          internalReg_10 (FF)
  Data Path Delay:      4.954ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_0 to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.X       Tcinx                 0.462   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<10>
    SLICE_X67Y39.G2      net (fanout=2)        0.914   PVF_VECTOR_FILTERED_addsub0000[10]
    SLICE_X67Y39.CLK     Tgck                  0.837   internalReg[11]
                                                       internalReg_mux0002<10>1
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.954ns (3.585ns logic, 1.369ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Delay:                  4.953ns (data path - clock path skew + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      4.953ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_4 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.953ns (4.047ns logic, 0.906ns route)
                                                       (81.7% logic, 18.3% route)

--------------------------------------------------------------------------------
Delay:                  4.943ns (data path - clock path skew + uncertainty)
  Source:               internalReg_6 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      4.943ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_6 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.YQ      Tcko                  0.652   internalReg[7]
                                                       internalReg_6
    SLICE_X67Y33.F4      net (fanout=5)        0.677   internalReg[6]
    SLICE_X67Y33.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<6>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.943ns (3.929ns logic, 1.014ns route)
                                                       (79.5% logic, 20.5% route)

--------------------------------------------------------------------------------
Delay:                  4.937ns (data path - clock path skew + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          internalReg_13 (FF)
  Data Path Delay:      4.937ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_0 to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<13>
    SLICE_X66Y38.F3      net (fanout=4)        0.317   PVF_VECTOR_FILTERED_addsub0000[13]
    SLICE_X66Y38.CLK     Tfck                  0.892   internalReg[13]
                                                       internalReg_mux0002<13>1
                                                       internalReg_13
    -------------------------------------------------  ---------------------------
    Total                                      4.937ns (4.165ns logic, 0.772ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------
Delay:                  4.919ns (data path - clock path skew + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          internalReg_10 (FF)
  Data Path Delay:      4.919ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_3 to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.X       Tcinx                 0.462   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<10>
    SLICE_X67Y39.G2      net (fanout=2)        0.914   PVF_VECTOR_FILTERED_addsub0000[10]
    SLICE_X67Y39.CLK     Tgck                  0.837   internalReg[11]
                                                       internalReg_mux0002<10>1
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.919ns (3.245ns logic, 1.674ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Delay:                  4.915ns (data path - clock path skew + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          internalReg_7 (FF)
  Data Path Delay:      4.913ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.059 - 0.061)
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_0 to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<7>
    SLICE_X66Y26.F1      net (fanout=3)        0.647   PVF_VECTOR_FILTERED_addsub0000[7]
    SLICE_X66Y26.CLK     Tfck                  0.892   internalReg[7]
                                                       internalReg_mux0002<7>1
                                                       internalReg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.913ns (3.811ns logic, 1.102ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Delay:                  4.902ns (data path - clock path skew + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          internalReg_13 (FF)
  Data Path Delay:      4.902ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_3 to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<13>
    SLICE_X66Y38.F3      net (fanout=4)        0.317   PVF_VECTOR_FILTERED_addsub0000[13]
    SLICE_X66Y38.CLK     Tfck                  0.892   internalReg[13]
                                                       internalReg_mux0002<13>1
                                                       internalReg_13
    -------------------------------------------------  ---------------------------
    Total                                      4.902ns (3.825ns logic, 1.077ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Delay:                  4.880ns (data path - clock path skew + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          internalReg_9 (FF)
  Data Path Delay:      4.878ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.057 - 0.059)
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_4 to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y28.F2      net (fanout=2)        0.616   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y28.CLK     Tfck                  0.892   internalReg[9]
                                                       internalReg_mux0002<9>1
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (3.693ns logic, 1.185ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------
Delay:                  4.878ns (data path - clock path skew + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          internalReg_7 (FF)
  Data Path Delay:      4.878ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_3 to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<7>
    SLICE_X66Y26.F1      net (fanout=3)        0.647   PVF_VECTOR_FILTERED_addsub0000[7]
    SLICE_X66Y26.CLK     Tfck                  0.892   internalReg[7]
                                                       internalReg_mux0002<7>1
                                                       internalReg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.878ns (3.471ns logic, 1.407ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Delay:                  4.876ns (data path - clock path skew + uncertainty)
  Source:               internalReg_2 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      4.876ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_2 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.YQ      Tcko                  0.587   internalReg[3]
                                                       internalReg_2
    SLICE_X67Y31.F4      net (fanout=4)        0.439   internalReg[2]
    SLICE_X67Y31.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<2>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (4.100ns logic, 0.776ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------
Delay:                  4.870ns (data path - clock path skew + uncertainty)
  Source:               internalReg_6 (FF)
  Destination:          internalReg_9 (FF)
  Data Path Delay:      4.868ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_6 to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.YQ      Tcko                  0.652   internalReg[7]
                                                       internalReg_6
    SLICE_X67Y33.F4      net (fanout=5)        0.677   internalReg[6]
    SLICE_X67Y33.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<6>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y28.F2      net (fanout=2)        0.616   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y28.CLK     Tfck                  0.892   internalReg[9]
                                                       internalReg_mux0002<9>1
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (3.575ns logic, 1.293ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------
Delay:                  4.868ns (data path - clock path skew + uncertainty)
  Source:               internalReg_7 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      4.868ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_7 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.XQ      Tcko                  0.592   internalReg[7]
                                                       internalReg_7
    SLICE_X67Y33.G2      net (fanout=5)        0.823   internalReg[7]
    SLICE_X67Y33.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<7>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (3.708ns logic, 1.160ns route)
                                                       (76.2% logic, 23.8% route)

--------------------------------------------------------------------------------
Delay:                  4.867ns (data path - clock path skew + uncertainty)
  Source:               internalReg_1 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      4.867ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_1 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.592   internalReg[1]
                                                       internalReg_1
    SLICE_X67Y30.G2      net (fanout=4)        0.468   internalReg[1]
    SLICE_X67Y30.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<1>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.867ns (4.062ns logic, 0.805ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Delay:                  4.849ns (data path - clock path skew + uncertainty)
  Source:               internalReg_8 (FF)
  Destination:          internalReg_15 (FF)
  Data Path Delay:      4.849ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_8 to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y28.YQ      Tcko                  0.652   internalReg[9]
                                                       internalReg_8
    SLICE_X67Y34.F4      net (fanout=4)        0.701   internalReg[8]
    SLICE_X67Y34.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<8>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<14>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<15>
    SLICE_X66Y39.F3      net (fanout=2)        0.337   PVF_VECTOR_FILTERED_addsub0000[15]
    SLICE_X66Y39.CLK     Tfck                  0.892   internalReg[15]
                                                       internalReg_mux0002<15>1
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (3.811ns logic, 1.038ns route)
                                                       (78.6% logic, 21.4% route)

--------------------------------------------------------------------------------
Delay:                  4.832ns (data path - clock path skew + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          internalReg_10 (FF)
  Data Path Delay:      4.832ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_4 to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.X       Tcinx                 0.462   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<10>
    SLICE_X67Y39.G2      net (fanout=2)        0.914   PVF_VECTOR_FILTERED_addsub0000[10]
    SLICE_X67Y39.CLK     Tgck                  0.837   internalReg[11]
                                                       internalReg_mux0002<10>1
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.832ns (3.349ns logic, 1.483ns route)
                                                       (69.3% logic, 30.7% route)

--------------------------------------------------------------------------------
Delay:                  4.822ns (data path - clock path skew + uncertainty)
  Source:               internalReg_6 (FF)
  Destination:          internalReg_10 (FF)
  Data Path Delay:      4.822ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_6 to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.YQ      Tcko                  0.652   internalReg[7]
                                                       internalReg_6
    SLICE_X67Y33.F4      net (fanout=5)        0.677   internalReg[6]
    SLICE_X67Y33.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<6>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.X       Tcinx                 0.462   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<10>
    SLICE_X67Y39.G2      net (fanout=2)        0.914   PVF_VECTOR_FILTERED_addsub0000[10]
    SLICE_X67Y39.CLK     Tgck                  0.837   internalReg[11]
                                                       internalReg_mux0002<10>1
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.822ns (3.231ns logic, 1.591ns route)
                                                       (67.0% logic, 33.0% route)

--------------------------------------------------------------------------------
Delay:                  4.815ns (data path - clock path skew + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          internalReg_13 (FF)
  Data Path Delay:      4.815ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_4 to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<13>
    SLICE_X66Y38.F3      net (fanout=4)        0.317   PVF_VECTOR_FILTERED_addsub0000[13]
    SLICE_X66Y38.CLK     Tfck                  0.892   internalReg[13]
                                                       internalReg_mux0002<13>1
                                                       internalReg_13
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (3.929ns logic, 0.886ns route)
                                                       (81.6% logic, 18.4% route)

--------------------------------------------------------------------------------
Delay:                  4.805ns (data path - clock path skew + uncertainty)
  Source:               internalReg_6 (FF)
  Destination:          internalReg_13 (FF)
  Data Path Delay:      4.805ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_6 to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.YQ      Tcko                  0.652   internalReg[7]
                                                       internalReg_6
    SLICE_X67Y33.F4      net (fanout=5)        0.677   internalReg[6]
    SLICE_X67Y33.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<6>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<13>
    SLICE_X66Y38.F3      net (fanout=4)        0.317   PVF_VECTOR_FILTERED_addsub0000[13]
    SLICE_X66Y38.CLK     Tfck                  0.892   internalReg[13]
                                                       internalReg_mux0002<13>1
                                                       internalReg_13
    -------------------------------------------------  ---------------------------
    Total                                      4.805ns (3.811ns logic, 0.994ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------
Delay:                  4.801ns (data path - clock path skew + uncertainty)
  Source:               internalReg_2 (FF)
  Destination:          internalReg_9 (FF)
  Data Path Delay:      4.801ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_2 to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.YQ      Tcko                  0.587   internalReg[3]
                                                       internalReg_2
    SLICE_X67Y31.F4      net (fanout=4)        0.439   internalReg[2]
    SLICE_X67Y31.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<2>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y28.F2      net (fanout=2)        0.616   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y28.CLK     Tfck                  0.892   internalReg[9]
                                                       internalReg_mux0002<9>1
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.801ns (3.746ns logic, 1.055ns route)
                                                       (78.0% logic, 22.0% route)

--------------------------------------------------------------------------------
Delay:                  4.796ns (data path - clock path skew + uncertainty)
  Source:               internalReg_1 (FF)
  Destination:          internalReg_9 (FF)
  Data Path Delay:      4.792ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.057 - 0.061)
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_1 to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.592   internalReg[1]
                                                       internalReg_1
    SLICE_X67Y30.G2      net (fanout=4)        0.468   internalReg[1]
    SLICE_X67Y30.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<1>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y28.F2      net (fanout=2)        0.616   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y28.CLK     Tfck                  0.892   internalReg[9]
                                                       internalReg_mux0002<9>1
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.792ns (3.708ns logic, 1.084ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------
Delay:                  4.795ns (data path - clock path skew + uncertainty)
  Source:               internalReg_7 (FF)
  Destination:          internalReg_9 (FF)
  Data Path Delay:      4.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.002 - 0.004)
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_7 to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.XQ      Tcko                  0.592   internalReg[7]
                                                       internalReg_7
    SLICE_X67Y33.G2      net (fanout=5)        0.823   internalReg[7]
    SLICE_X67Y33.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<7>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y28.F2      net (fanout=2)        0.616   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y28.CLK     Tfck                  0.892   internalReg[9]
                                                       internalReg_mux0002<9>1
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (3.354ns logic, 1.439ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------
Delay:                  4.791ns (data path - clock path skew + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          internalReg_7 (FF)
  Data Path Delay:      4.791ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_4 to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<7>
    SLICE_X66Y26.F1      net (fanout=3)        0.647   PVF_VECTOR_FILTERED_addsub0000[7]
    SLICE_X66Y26.CLK     Tfck                  0.892   internalReg[7]
                                                       internalReg_mux0002<7>1
                                                       internalReg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (3.575ns logic, 1.216ns route)
                                                       (74.6% logic, 25.4% route)

--------------------------------------------------------------------------------
Delay:                  4.773ns (data path - clock path skew + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          internalReg_3 (FF)
  Data Path Delay:      4.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.057 - 0.061)
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_0 to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<3>
    SLICE_X67Y28.F1      net (fanout=3)        0.794   PVF_VECTOR_FILTERED_addsub0000[3]
    SLICE_X67Y28.CLK     Tfck                  0.837   internalReg[3]
                                                       internalReg_mux0002<3>1
                                                       internalReg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.769ns (3.520ns logic, 1.249ns route)
                                                       (73.8% logic, 26.2% route)

--------------------------------------------------------------------------------
Delay:                  4.763ns (data path - clock path skew + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          internalReg_14 (FF)
  Data Path Delay:      4.763ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_0 to internalReg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<10>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<11>
    SLICE_X67Y36.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[11]
    SLICE_X67Y36.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[12]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<12>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<13>
    SLICE_X67Y37.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[13]
    SLICE_X67Y37.X       Tcinx                 0.462   PVF_VECTOR_FILTERED_addsub0000[14]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<14>
    SLICE_X66Y39.G1      net (fanout=3)        0.432   PVF_VECTOR_FILTERED_addsub0000[14]
    SLICE_X66Y39.CLK     Tgck                  0.892   internalReg[15]
                                                       internalReg_mux0002<14>1
                                                       internalReg_14
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (3.876ns logic, 0.887ns route)
                                                       (81.4% logic, 18.6% route)

--------------------------------------------------------------------------------
Delay:                  4.755ns (data path - clock path skew + uncertainty)
  Source:               internalReg_2 (FF)
  Destination:          internalReg_10 (FF)
  Data Path Delay:      4.755ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_2 to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.YQ      Tcko                  0.587   internalReg[3]
                                                       internalReg_2
    SLICE_X67Y31.F4      net (fanout=4)        0.439   internalReg[2]
    SLICE_X67Y31.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<2>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.X       Tcinx                 0.462   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<10>
    SLICE_X67Y39.G2      net (fanout=2)        0.914   PVF_VECTOR_FILTERED_addsub0000[10]
    SLICE_X67Y39.CLK     Tgck                  0.837   internalReg[11]
                                                       internalReg_mux0002<10>1
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.755ns (3.402ns logic, 1.353ns route)
                                                       (71.5% logic, 28.5% route)

--------------------------------------------------------------------------------
Delay:                  4.747ns (data path - clock path skew + uncertainty)
  Source:               internalReg_7 (FF)
  Destination:          internalReg_10 (FF)
  Data Path Delay:      4.747ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         SYS_CLK_BUFGP rising
  Destination Clock:    SYS_CLK_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: internalReg_7 to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.XQ      Tcko                  0.592   internalReg[7]
                                                       internalReg_7
    SLICE_X67Y33.G2      net (fanout=5)        0.823   internalReg[7]
    SLICE_X67Y33.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<7>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<9>
    SLICE_X67Y35.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[9]
    SLICE_X67Y35.X       Tcinx                 0.462   PVF_VECTOR_FILTERED_addsub0000[10]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<10>
    SLICE_X67Y39.G2      net (fanout=2)        0.914   PVF_VECTOR_FILTERED_addsub0000[10]
    SLICE_X67Y39.CLK     Tgck                  0.837   internalReg[11]
                                                       internalReg_mux0002<10>1
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.747ns (3.010ns logic, 1.737ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "SYS_CLK_BUFGP" 

 64 paths analyzed, 48 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   2.921ns.
--------------------------------------------------------------------------------
Offset:                 2.921ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_14 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.317ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y39.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y39.CLK     Tceck                 0.555   internalReg[15]
                                                       internalReg_14
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (2.559ns logic, 2.758ns route)
                                                       (48.1% logic, 51.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.921ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_15 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.317ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y39.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y39.CLK     Tceck                 0.555   internalReg[15]
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (2.559ns logic, 2.758ns route)
                                                       (48.1% logic, 51.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.921ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_12 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.317ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y38.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y38.CLK     Tceck                 0.555   internalReg[13]
                                                       internalReg_12
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (2.559ns logic, 2.758ns route)
                                                       (48.1% logic, 51.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y38.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.921ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_13 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.317ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y38.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y38.CLK     Tceck                 0.555   internalReg[13]
                                                       internalReg_13
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (2.559ns logic, 2.758ns route)
                                                       (48.1% logic, 51.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y38.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.641ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_15 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y39.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y39.CLK     Tceck                 0.555   internalReg[15]
                                                       internalReg_15
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (2.559ns logic, 2.478ns route)
                                                       (50.8% logic, 49.2% route)

  Minimum Clock Path: SYS_CLK to internalReg_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.641ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_12 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y38.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y38.CLK     Tceck                 0.555   internalReg[13]
                                                       internalReg_12
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (2.559ns logic, 2.478ns route)
                                                       (50.8% logic, 49.2% route)

  Minimum Clock Path: SYS_CLK to internalReg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y38.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.641ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_14 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y39.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y39.CLK     Tceck                 0.555   internalReg[15]
                                                       internalReg_14
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (2.559ns logic, 2.478ns route)
                                                       (50.8% logic, 49.2% route)

  Minimum Clock Path: SYS_CLK to internalReg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.641ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_13 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      5.037ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y38.CE      net (fanout=8)        1.794   internalReg_not0001
    SLICE_X66Y38.CLK     Tceck                 0.555   internalReg[13]
                                                       internalReg_13
    -------------------------------------------------  ---------------------------
    Total                                      5.037ns (2.559ns logic, 2.478ns route)
                                                       (50.8% logic, 49.2% route)

  Minimum Clock Path: SYS_CLK to internalReg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y38.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.127ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_10 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.523ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X67Y39.CE      net (fanout=8)        1.000   internalReg_not0001
    SLICE_X67Y39.CLK     Tceck                 0.555   internalReg[11]
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (2.559ns logic, 1.964ns route)
                                                       (56.6% logic, 43.4% route)

  Minimum Clock Path: SYS_CLK to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.127ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_11 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.523ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X67Y39.CE      net (fanout=8)        1.000   internalReg_not0001
    SLICE_X67Y39.CLK     Tceck                 0.555   internalReg[11]
                                                       internalReg_11
    -------------------------------------------------  ---------------------------
    Total                                      4.523ns (2.559ns logic, 1.964ns route)
                                                       (56.6% logic, 43.4% route)

  Minimum Clock Path: SYS_CLK to internalReg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 2.012ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_6 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.398ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y26.CE      net (fanout=8)        0.875   internalReg_not0001
    SLICE_X66Y26.CLK     Tceck                 0.555   internalReg[7]
                                                       internalReg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (2.559ns logic, 1.839ns route)
                                                       (58.2% logic, 41.8% route)

  Minimum Clock Path: SYS_CLK to internalReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 2.012ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_7 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.398ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y26.CE      net (fanout=8)        0.875   internalReg_not0001
    SLICE_X66Y26.CLK     Tceck                 0.555   internalReg[7]
                                                       internalReg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.398ns (2.559ns logic, 1.839ns route)
                                                       (58.2% logic, 41.8% route)

  Minimum Clock Path: SYS_CLK to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.847ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_10 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.243ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X67Y39.CE      net (fanout=8)        1.000   internalReg_not0001
    SLICE_X67Y39.CLK     Tceck                 0.555   internalReg[11]
                                                       internalReg_10
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (2.559ns logic, 1.684ns route)
                                                       (60.3% logic, 39.7% route)

  Minimum Clock Path: SYS_CLK to internalReg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 1.847ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_11 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.243ns (Levels of Logic = 2)
  Clock Path Delay:     2.396ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X67Y39.CE      net (fanout=8)        1.000   internalReg_not0001
    SLICE_X67Y39.CLK     Tceck                 0.555   internalReg[11]
                                                       internalReg_11
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (2.559ns logic, 1.684ns route)
                                                       (60.3% logic, 39.7% route)

  Minimum Clock Path: SYS_CLK to internalReg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y39.CLK     net (fanout=8)        0.154   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.396ns (2.206ns logic, 0.190ns route)
                                                       (92.1% logic, 7.9% route)

--------------------------------------------------------------------------------
Offset:                 1.824ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_0 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.212ns (Levels of Logic = 2)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y33.CE      net (fanout=8)        0.689   internalReg_not0001
    SLICE_X66Y33.CLK     Tceck                 0.555   internalReg[1]
                                                       internalReg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (2.559ns logic, 1.653ns route)
                                                       (60.8% logic, 39.2% route)

  Minimum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.146   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (2.206ns logic, 0.182ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------
Offset:                 1.824ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_1 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.212ns (Levels of Logic = 2)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y33.CE      net (fanout=8)        0.689   internalReg_not0001
    SLICE_X66Y33.CLK     Tceck                 0.555   internalReg[1]
                                                       internalReg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (2.559ns logic, 1.653ns route)
                                                       (60.8% logic, 39.2% route)

  Minimum Clock Path: SYS_CLK to internalReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.146   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (2.206ns logic, 0.182ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------
Offset:                 1.812ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_4 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.198ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y30.CE      net (fanout=8)        0.675   internalReg_not0001
    SLICE_X66Y30.CLK     Tceck                 0.555   internalReg[5]
                                                       internalReg_4
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (2.559ns logic, 1.639ns route)
                                                       (61.0% logic, 39.0% route)

  Minimum Clock Path: SYS_CLK to internalReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.812ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_5 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.198ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y30.CE      net (fanout=8)        0.675   internalReg_not0001
    SLICE_X66Y30.CLK     Tceck                 0.555   internalReg[5]
                                                       internalReg_5
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (2.559ns logic, 1.639ns route)
                                                       (61.0% logic, 39.0% route)

  Minimum Clock Path: SYS_CLK to internalReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.802ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_3 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X67Y28.CE      net (fanout=8)        0.664   internalReg_not0001
    SLICE_X67Y28.CLK     Tceck                 0.555   internalReg[3]
                                                       internalReg_3
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (2.559ns logic, 1.628ns route)
                                                       (61.1% logic, 38.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.143   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (2.206ns logic, 0.179ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.802ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_9 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y28.CE      net (fanout=8)        0.664   internalReg_not0001
    SLICE_X66Y28.CLK     Tceck                 0.555   internalReg[9]
                                                       internalReg_9
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (2.559ns logic, 1.628ns route)
                                                       (61.1% logic, 38.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y28.CLK     net (fanout=8)        0.143   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (2.206ns logic, 0.179ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.802ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_8 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y28.CE      net (fanout=8)        0.664   internalReg_not0001
    SLICE_X66Y28.CLK     Tceck                 0.555   internalReg[9]
                                                       internalReg_8
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (2.559ns logic, 1.628ns route)
                                                       (61.1% logic, 38.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y28.CLK     net (fanout=8)        0.143   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (2.206ns logic, 0.179ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.802ns (data path - clock path + uncertainty)
  Source:               LNA_HOLD_VALUE (PAD)
  Destination:          internalReg_2 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.187ns (Levels of Logic = 2)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_HOLD_VALUE to internalReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    R16.I                Tiopi                 1.300   LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE
                                                       LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.G3      net (fanout=1)        0.964   LNA_HOLD_VALUE_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X67Y28.CE      net (fanout=8)        0.664   internalReg_not0001
    SLICE_X67Y28.CLK     Tceck                 0.555   internalReg[3]
                                                       internalReg_2
    -------------------------------------------------  ---------------------------
    Total                                      4.187ns (2.559ns logic, 1.628ns route)
                                                       (61.1% logic, 38.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.143   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (2.206ns logic, 0.179ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.732ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_7 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.118ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y26.CE      net (fanout=8)        0.875   internalReg_not0001
    SLICE_X66Y26.CLK     Tceck                 0.555   internalReg[7]
                                                       internalReg_7
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (2.559ns logic, 1.559ns route)
                                                       (62.1% logic, 37.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.732ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_6 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      4.118ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y26.CE      net (fanout=8)        0.875   internalReg_not0001
    SLICE_X66Y26.CLK     Tceck                 0.555   internalReg[7]
                                                       internalReg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (2.559ns logic, 1.559ns route)
                                                       (62.1% logic, 37.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.544ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_0 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      3.932ns (Levels of Logic = 2)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y33.CE      net (fanout=8)        0.689   internalReg_not0001
    SLICE_X66Y33.CLK     Tceck                 0.555   internalReg[1]
                                                       internalReg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (2.559ns logic, 1.373ns route)
                                                       (65.1% logic, 34.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.146   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (2.206ns logic, 0.182ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------
Offset:                 1.544ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_1 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      3.932ns (Levels of Logic = 2)
  Clock Path Delay:     2.388ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y33.CE      net (fanout=8)        0.689   internalReg_not0001
    SLICE_X66Y33.CLK     Tceck                 0.555   internalReg[1]
                                                       internalReg_1
    -------------------------------------------------  ---------------------------
    Total                                      3.932ns (2.559ns logic, 1.373ns route)
                                                       (65.1% logic, 34.9% route)

  Minimum Clock Path: SYS_CLK to internalReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.146   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (2.206ns logic, 0.182ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------
Offset:                 1.532ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_5 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      3.918ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y30.CE      net (fanout=8)        0.675   internalReg_not0001
    SLICE_X66Y30.CLK     Tceck                 0.555   internalReg[5]
                                                       internalReg_5
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (2.559ns logic, 1.359ns route)
                                                       (65.3% logic, 34.7% route)

  Minimum Clock Path: SYS_CLK to internalReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.532ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_4 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      3.918ns (Levels of Logic = 2)
  Clock Path Delay:     2.386ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y30.CE      net (fanout=8)        0.675   internalReg_not0001
    SLICE_X66Y30.CLK     Tceck                 0.555   internalReg[5]
                                                       internalReg_4
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (2.559ns logic, 1.359ns route)
                                                       (65.3% logic, 34.7% route)

  Minimum Clock Path: SYS_CLK to internalReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.144   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.386ns (2.206ns logic, 0.180ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.522ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_3 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      3.907ns (Levels of Logic = 2)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X67Y28.CE      net (fanout=8)        0.664   internalReg_not0001
    SLICE_X67Y28.CLK     Tceck                 0.555   internalReg[3]
                                                       internalReg_3
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (2.559ns logic, 1.348ns route)
                                                       (65.5% logic, 34.5% route)

  Minimum Clock Path: SYS_CLK to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.143   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (2.206ns logic, 0.179ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------
Offset:                 1.522ns (data path - clock path + uncertainty)
  Source:               LNA_LOAD_REGLIST (PAD)
  Destination:          internalReg_8 (FF)
  Destination Clock:    SYS_CLK_BUFGP rising
  Data Path Delay:      3.907ns (Levels of Logic = 2)
  Clock Path Delay:     2.385ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LNA_LOAD_REGLIST to internalReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    K17.I                Tiopi                 1.300   LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST
                                                       LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.G4      net (fanout=17)       0.684   LNA_LOAD_REGLIST_IBUF
    SLICE_X67Y24.Y       Tilo                  0.704   internalReg_not0001
                                                       internalReg_not00011
    SLICE_X66Y28.CE      net (fanout=8)        0.664   internalReg_not0001
    SLICE_X66Y28.CLK     Tceck                 0.555   internalReg[9]
                                                       internalReg_8
    -------------------------------------------------  ---------------------------
    Total                                      3.907ns (2.559ns logic, 1.348ns route)
                                                       (65.5% logic, 34.5% route)

  Minimum Clock Path: SYS_CLK to internalReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.040   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.036   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.166   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y28.CLK     net (fanout=8)        0.143   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (2.206ns logic, 0.179ns route)
                                                       (92.5% logic, 7.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "SYS_CLK_BUFGP" 

 1232 paths analyzed, 20 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Maximum allowable offset is  17.491ns.
--------------------------------------------------------------------------------
Offset:                 17.491ns (clock path + data path + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.516ns (Levels of Logic = 11)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_0 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.516ns (9.860ns logic, 4.656ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Offset:                 17.452ns (clock path + data path + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.481ns (Levels of Logic = 10)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_3 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.481ns (9.520ns logic, 4.961ns route)
                                                       (65.7% logic, 34.3% route)

--------------------------------------------------------------------------------
Offset:                 17.414ns (clock path + data path + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.439ns (Levels of Logic = 11)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_0 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.439ns (10.025ns logic, 4.414ns route)
                                                       (69.4% logic, 30.6% route)

--------------------------------------------------------------------------------
Offset:                 17.375ns (clock path + data path + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.404ns (Levels of Logic = 10)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_3 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.404ns (9.685ns logic, 4.719ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Offset:                 17.367ns (clock path + data path + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.394ns (Levels of Logic = 9)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_4 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.394ns (9.624ns logic, 4.770ns route)
                                                       (66.9% logic, 33.1% route)

--------------------------------------------------------------------------------
Offset:                 17.357ns (clock path + data path + uncertainty)
  Source:               internalReg_6 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.384ns (Levels of Logic = 8)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_6 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.YQ      Tcko                  0.652   internalReg[7]
                                                       internalReg_6
    SLICE_X67Y33.F4      net (fanout=5)        0.677   internalReg[6]
    SLICE_X67Y33.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<6>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.384ns (9.506ns logic, 4.878ns route)
                                                       (66.1% logic, 33.9% route)

--------------------------------------------------------------------------------
Offset:                 17.290ns (clock path + data path + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.317ns (Levels of Logic = 9)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_4 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.317ns (9.789ns logic, 4.528ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Offset:                 17.288ns (clock path + data path + uncertainty)
  Source:               internalReg_2 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.317ns (Levels of Logic = 10)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_2 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.YQ      Tcko                  0.587   internalReg[3]
                                                       internalReg_2
    SLICE_X67Y31.F4      net (fanout=4)        0.439   internalReg[2]
    SLICE_X67Y31.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<2>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.317ns (9.677ns logic, 4.640ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Offset:                 17.283ns (clock path + data path + uncertainty)
  Source:               internalReg_1 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.308ns (Levels of Logic = 11)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_1 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.592   internalReg[1]
                                                       internalReg_1
    SLICE_X67Y30.G2      net (fanout=4)        0.468   internalReg[1]
    SLICE_X67Y30.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<1>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.308ns (9.639ns logic, 4.669ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------
Offset:                 17.282ns (clock path + data path + uncertainty)
  Source:               internalReg_7 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.309ns (Levels of Logic = 8)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_7 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.XQ      Tcko                  0.592   internalReg[7]
                                                       internalReg_7
    SLICE_X67Y33.G2      net (fanout=5)        0.823   internalReg[7]
    SLICE_X67Y33.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<7>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.309ns (9.285ns logic, 5.024ns route)
                                                       (64.9% logic, 35.1% route)

--------------------------------------------------------------------------------
Offset:                 17.280ns (clock path + data path + uncertainty)
  Source:               internalReg_6 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.307ns (Levels of Logic = 8)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_6 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.YQ      Tcko                  0.652   internalReg[7]
                                                       internalReg_6
    SLICE_X67Y33.F4      net (fanout=5)        0.677   internalReg[6]
    SLICE_X67Y33.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<6>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.307ns (9.671ns logic, 4.636ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Offset:                 17.248ns (clock path + data path + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.273ns (Levels of Logic = 11)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_0 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.273ns (9.915ns logic, 4.358ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------
Offset:                 17.211ns (clock path + data path + uncertainty)
  Source:               internalReg_2 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.240ns (Levels of Logic = 10)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_2 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.YQ      Tcko                  0.587   internalReg[3]
                                                       internalReg_2
    SLICE_X67Y31.F4      net (fanout=4)        0.439   internalReg[2]
    SLICE_X67Y31.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<2>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.240ns (9.842ns logic, 4.398ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Offset:                 17.209ns (clock path + data path + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.238ns (Levels of Logic = 10)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_3 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.238ns (9.575ns logic, 4.663ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------
Offset:                 17.206ns (clock path + data path + uncertainty)
  Source:               internalReg_1 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.231ns (Levels of Logic = 11)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_1 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.592   internalReg[1]
                                                       internalReg_1
    SLICE_X67Y30.G2      net (fanout=4)        0.468   internalReg[1]
    SLICE_X67Y30.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<1>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.231ns (9.804ns logic, 4.427ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Offset:                 17.205ns (clock path + data path + uncertainty)
  Source:               internalReg_7 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.232ns (Levels of Logic = 8)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_7 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.XQ      Tcko                  0.592   internalReg[7]
                                                       internalReg_7
    SLICE_X67Y33.G2      net (fanout=5)        0.823   internalReg[7]
    SLICE_X67Y33.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<7>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.232ns (9.450ns logic, 4.782ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Offset:                 17.124ns (clock path + data path + uncertainty)
  Source:               internalReg_4 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.151ns (Levels of Logic = 9)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_4 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.YQ      Tcko                  0.652   internalReg[5]
                                                       internalReg_4
    SLICE_X67Y32.F2      net (fanout=5)        0.569   internalReg[4]
    SLICE_X67Y32.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<4>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.151ns (9.679ns logic, 4.472ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Offset:                 17.114ns (clock path + data path + uncertainty)
  Source:               internalReg_6 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.141ns (Levels of Logic = 8)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_6 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.YQ      Tcko                  0.652   internalReg[7]
                                                       internalReg_6
    SLICE_X67Y33.F4      net (fanout=5)        0.677   internalReg[6]
    SLICE_X67Y33.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<6>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.141ns (9.561ns logic, 4.580ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------
Offset:                 17.088ns (clock path + data path + uncertainty)
  Source:               internalReg_5 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.115ns (Levels of Logic = 9)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_5 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.XQ      Tcko                  0.592   internalReg[5]
                                                       internalReg_5
    SLICE_X67Y32.G4      net (fanout=4)        0.511   internalReg[5]
    SLICE_X67Y32.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<5>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.115ns (9.403ns logic, 4.712ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Offset:                 17.045ns (clock path + data path + uncertainty)
  Source:               internalReg_2 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.074ns (Levels of Logic = 10)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_2 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.YQ      Tcko                  0.587   internalReg[3]
                                                       internalReg_2
    SLICE_X67Y31.F4      net (fanout=4)        0.439   internalReg[2]
    SLICE_X67Y31.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<2>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.074ns (9.732ns logic, 4.342ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Offset:                 17.040ns (clock path + data path + uncertainty)
  Source:               internalReg_1 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.065ns (Levels of Logic = 11)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_1 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.XQ      Tcko                  0.592   internalReg[1]
                                                       internalReg_1
    SLICE_X67Y30.G2      net (fanout=4)        0.468   internalReg[1]
    SLICE_X67Y30.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<1>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.065ns (9.694ns logic, 4.371ns route)
                                                       (68.9% logic, 31.1% route)

--------------------------------------------------------------------------------
Offset:                 17.039ns (clock path + data path + uncertainty)
  Source:               internalReg_7 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.066ns (Levels of Logic = 8)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y26.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_7 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y26.XQ      Tcko                  0.592   internalReg[7]
                                                       internalReg_7
    SLICE_X67Y33.G2      net (fanout=5)        0.823   internalReg[7]
    SLICE_X67Y33.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<7>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     14.066ns (9.340ns logic, 4.726ns route)
                                                       (66.4% logic, 33.6% route)

--------------------------------------------------------------------------------
Offset:                 17.011ns (clock path + data path + uncertainty)
  Source:               internalReg_5 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.038ns (Levels of Logic = 9)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_5 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.XQ      Tcko                  0.592   internalReg[5]
                                                       internalReg_5
    SLICE_X67Y32.G4      net (fanout=4)        0.511   internalReg[5]
    SLICE_X67Y32.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<5>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     14.038ns (9.568ns logic, 4.470ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Offset:                 16.989ns (clock path + data path + uncertainty)
  Source:               internalReg_8 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      14.018ns (Levels of Logic = 7)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_8 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y28.YQ      Tcko                  0.652   internalReg[9]
                                                       internalReg_8
    SLICE_X67Y34.F4      net (fanout=4)        0.701   internalReg[8]
    SLICE_X67Y34.Y       Topy                  1.641   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<8>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     14.018ns (9.116ns logic, 4.902ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------
Offset:                 16.912ns (clock path + data path + uncertainty)
  Source:               internalReg_8 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      13.941ns (Levels of Logic = 7)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_8 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y28.YQ      Tcko                  0.652   internalReg[9]
                                                       internalReg_8
    SLICE_X67Y34.F4      net (fanout=4)        0.701   internalReg[8]
    SLICE_X67Y34.Y       Topy                  1.641   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<8>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     13.941ns (9.281ns logic, 4.660ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------
Offset:                 16.865ns (clock path + data path + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          LNA_ADDRESS[2] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      13.890ns (Levels of Logic = 8)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_0 to LNA_ADDRESS[2]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.Y       Topy                  1.641   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<1>
    SLICE_X67Y29.F2      net (fanout=2)        0.363   PVF_VECTOR_FILTERED_addsub0000[1]
    SLICE_X67Y29.X       Tilo                  0.704   highestPrioBit[1]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<1>1
    SLICE_X65Y34.G3      net (fanout=3)        0.707   highestPrioBit[1]
    SLICE_X65Y34.Y       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2_SW0
    SLICE_X65Y34.F3      net (fanout=1)        0.023   N2
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X65Y37.F4      net (fanout=2)        0.042   N7
    SLICE_X65Y37.X       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>107
    H17.O1               net (fanout=1)        1.252   LNA_ADDRESS_2_OBUF
    H17.PAD              Tioop                 3.248   LNA_ADDRESS[2]
                                                       LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS[2]
    -------------------------------------------------  ---------------------------
    Total                                     13.890ns (9.765ns logic, 4.125ns route)
                                                       (70.3% logic, 29.7% route)

--------------------------------------------------------------------------------
Offset:                 16.845ns (clock path + data path + uncertainty)
  Source:               internalReg_5 (FF)
  Destination:          LNA_ADDRESS[3] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      13.872ns (Levels of Logic = 9)
  Clock Path Delay:     2.973ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y30.CLK     net (fanout=8)        0.170   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.973ns (2.757ns logic, 0.216ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_5 to LNA_ADDRESS[3]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y30.XQ      Tcko                  0.592   internalReg[5]
                                                       internalReg_5
    SLICE_X67Y32.G4      net (fanout=4)        0.511   internalReg[5]
    SLICE_X67Y32.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<5>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X65Y31.F1      net (fanout=2)        0.719   N9
    SLICE_X65Y31.X       Tilo                  0.704   LNA_ADDRESS<2>393
                                                       LNA_ADDRESS<2>393
    SLICE_X65Y37.G4      net (fanout=1)        0.564   LNA_ADDRESS<2>393
    SLICE_X65Y37.Y       Tilo                  0.704   LNA_ADDRESS_2_OBUF
                                                       LNA_ADDRESS<2>3100
    SLICE_X64Y36.G1      net (fanout=2)        0.143   N7
    SLICE_X64Y36.Y       Tilo                  0.759   LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS<3>107
    K14.O1               net (fanout=1)        0.853   LNA_ADDRESS_3_OBUF
    K14.PAD              Tioop                 3.248   LNA_ADDRESS[3]
                                                       LNA_ADDRESS_3_OBUF
                                                       LNA_ADDRESS[3]
    -------------------------------------------------  ---------------------------
    Total                                     13.872ns (9.458ns logic, 4.414ns route)
                                                       (68.2% logic, 31.8% route)

--------------------------------------------------------------------------------
Offset:                 16.831ns (clock path + data path + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          LNA_ADDRESS[0] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      13.856ns (Levels of Logic = 11)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_0 to LNA_ADDRESS[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.COUT    Topcyf                1.162   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<1>
    SLICE_X67Y31.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[1]
    SLICE_X67Y31.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<2>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y35.F1      net (fanout=2)        0.430   N6
    SLICE_X66Y35.X       Tilo                  0.759   LNA_ADDRESS_0_OBUF
                                                       LNA_ADDRESS<0>112
    L18.O1               net (fanout=1)        0.301   LNA_ADDRESS_0_OBUF
    L18.PAD              Tioop                 3.248   LNA_ADDRESS[0]
                                                       LNA_ADDRESS_0_OBUF
                                                       LNA_ADDRESS[0]
    -------------------------------------------------  ---------------------------
    Total                                     13.856ns (10.025ns logic, 3.831ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------
Offset:                 16.792ns (clock path + data path + uncertainty)
  Source:               internalReg_3 (FF)
  Destination:          LNA_ADDRESS[0] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      13.821ns (Levels of Logic = 10)
  Clock Path Delay:     2.971ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X67Y28.CLK     net (fanout=8)        0.168   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.971ns (2.757ns logic, 0.214ns route)
                                                       (92.8% logic, 7.2% route)

  Maximum Data Path: internalReg_3 to LNA_ADDRESS[0]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y28.XQ      Tcko                  0.591   internalReg[3]
                                                       internalReg_3
    SLICE_X67Y31.G1      net (fanout=5)        0.760   internalReg[3]
    SLICE_X67Y31.COUT    Topcyg                1.001   PVF_VECTOR_FILTERED_addsub0000[2]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_not0000<3>1_INV_0
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<3>
    SLICE_X67Y32.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[3]
    SLICE_X67Y32.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[4]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<4>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<5>
    SLICE_X67Y33.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[5]
    SLICE_X67Y33.COUT    Tbyp                  0.118   PVF_VECTOR_FILTERED_addsub0000[6]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<6>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<7>
    SLICE_X67Y34.CIN     net (fanout=1)        0.000   CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy[7]
    SLICE_X67Y34.Y       Tciny                 0.869   PVF_VECTOR_FILTERED_addsub0000[8]
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<8>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<9>
    SLICE_X66Y31.F1      net (fanout=2)        0.951   PVF_VECTOR_FILTERED_addsub0000[9]
    SLICE_X66Y31.X       Tilo                  0.759   highestPrioBit[9]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<9>1
    SLICE_X65Y34.F2      net (fanout=4)        0.673   highestPrioBit[9]
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y35.F1      net (fanout=2)        0.430   N6
    SLICE_X66Y35.X       Tilo                  0.759   LNA_ADDRESS_0_OBUF
                                                       LNA_ADDRESS<0>112
    L18.O1               net (fanout=1)        0.301   LNA_ADDRESS_0_OBUF
    L18.PAD              Tioop                 3.248   LNA_ADDRESS[0]
                                                       LNA_ADDRESS_0_OBUF
                                                       LNA_ADDRESS[0]
    -------------------------------------------------  ---------------------------
    Total                                     13.821ns (9.685ns logic, 4.136ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Offset:                 16.788ns (clock path + data path + uncertainty)
  Source:               internalReg_0 (FF)
  Destination:          LNA_ADDRESS[1] (PAD)
  Source Clock:         SYS_CLK_BUFGP rising
  Data Path Delay:      13.813ns (Levels of Logic = 8)
  Clock Path Delay:     2.975ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: SYS_CLK to internalReg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    B9.I                 Tiopi                 1.300   SYS_CLK
                                                       SYS_CLK
                                                       SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.I0     net (fanout=1)        0.046   SYS_CLK_BUFGP/IBUFG
    BUFGMUX_X2Y10.O      Tgi0o                 1.457   SYS_CLK_BUFGP/BUFG
                                                       SYS_CLK_BUFGP/BUFG.GCLKMUX
                                                       SYS_CLK_BUFGP/BUFG
    SLICE_X66Y33.CLK     net (fanout=8)        0.172   SYS_CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (2.757ns logic, 0.218ns route)
                                                       (92.7% logic, 7.3% route)

  Maximum Data Path: internalReg_0 to LNA_ADDRESS[1]
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y33.YQ      Tcko                  0.652   internalReg[1]
                                                       internalReg_0
    SLICE_X67Y30.F3      net (fanout=4)        0.455   internalReg[0]
    SLICE_X67Y30.Y       Topy                  1.641   PVF_VECTOR_FILTERED_addsub0000[0]
                                                       internalReg[0]_rt
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_cy<0>
                                                       CURRENT_REGLIST_FILTER/Madd_PVF_VECTOR_FILTERED_addsub0000_xor<1>
    SLICE_X67Y29.F2      net (fanout=2)        0.363   PVF_VECTOR_FILTERED_addsub0000[1]
    SLICE_X67Y29.X       Tilo                  0.704   highestPrioBit[1]
                                                       CURRENT_REGLIST_FILTER/PVF_VECTOR_FILTERED<1>1
    SLICE_X65Y34.G3      net (fanout=3)        0.707   highestPrioBit[1]
    SLICE_X65Y34.Y       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2_SW0
    SLICE_X65Y34.F3      net (fanout=1)        0.023   N2
    SLICE_X65Y34.X       Tilo                  0.704   N9
                                                       LNA_ADDRESS<1>2
    SLICE_X66Y37.G1      net (fanout=2)        0.739   N9
    SLICE_X66Y37.Y       Tilo                  0.759   highestPrioBit[13]
                                                       LNA_ADDRESS<1>31
    SLICE_X66Y32.G3      net (fanout=2)        0.282   N23
    SLICE_X66Y32.Y       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<0>388
    SLICE_X66Y32.F4      net (fanout=2)        0.049   N6
    SLICE_X66Y32.X       Tilo                  0.759   LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS<1>104
    J14.O1               net (fanout=1)        1.265   LNA_ADDRESS_1_OBUF
    J14.PAD              Tioop                 3.248   LNA_ADDRESS[1]
                                                       LNA_ADDRESS_1_OBUF
                                                       LNA_ADDRESS[1]
    -------------------------------------------------  ---------------------------
    Total                                     13.813ns (9.930ns logic, 3.883ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock SYS_CLK
----------------+------------+------------+------------------+--------+
                |Max Setup to|Max Hold to |                  | Clock  |
Source          | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
----------------+------------+------------+------------------+--------+
LNA_HOLD_VALUE  |    2.921(R)|   -0.003(R)|SYS_CLK_BUFGP     |   0.000|
LNA_LOAD_REGLIST|    2.641(R)|    0.979(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[0]  |    0.371(R)|    0.922(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[1]  |    0.572(R)|    0.761(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[2]  |    0.792(R)|    0.583(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[3]  |    0.157(R)|    1.091(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[4]  |    0.736(R)|    0.629(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[5]  |    0.787(R)|    0.588(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[6]  |    1.170(R)|    0.282(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[7]  |    1.131(R)|    0.313(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[8]  |    0.830(R)|    0.553(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[9]  |    0.748(R)|    0.618(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[10] |    1.248(R)|    0.222(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[11] |    0.763(R)|    0.611(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[12] |    0.700(R)|    0.661(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[13] |    0.508(R)|    0.814(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[14] |    0.207(R)|    1.055(R)|SYS_CLK_BUFGP     |   0.000|
LNA_REGLIST[15] |    0.459(R)|    0.854(R)|SYS_CLK_BUFGP     |   0.000|
----------------+------------+------------+------------------+--------+

Clock SYS_CLK to Pad
---------------------------+------------+------------------+--------+
                           | clk (edge) |                  | Clock  |
Destination                |   to PAD   |Internal Clock(s) | Phase  |
---------------------------+------------+------------------+--------+
LNA_ADDRESS[0]             |   16.831(R)|SYS_CLK_BUFGP     |   0.000|
LNA_ADDRESS[1]             |   17.414(R)|SYS_CLK_BUFGP     |   0.000|
LNA_ADDRESS[2]             |   17.491(R)|SYS_CLK_BUFGP     |   0.000|
LNA_ADDRESS[3]             |   17.248(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[0] |    8.188(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[1] |    8.471(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[2] |    8.111(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[3] |    7.248(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[4] |    7.357(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[5] |    7.316(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[6] |    7.812(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[7] |    7.883(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[8] |    7.901(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[9] |    8.512(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[10]|    8.153(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[11]|    8.690(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[12]|    8.137(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[13]|    7.768(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[14]|    8.215(R)|SYS_CLK_BUFGP     |   0.000|
LNA_CURRENT_REGLIST_REG[15]|    8.208(R)|SYS_CLK_BUFGP     |   0.000|
---------------------------+------------+------------------+--------+

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |    5.075|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1448 paths, 0 nets, and 262 connections

Design statistics:
   Minimum period:   5.075ns{1}   (Maximum frequency: 197.044MHz)
   Minimum input required time before clock:   2.921ns
   Maximum output delay after clock:  17.491ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jun 13 14:54:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



