// Seed: 2236697416
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_16 = 1;
  wire id_17;
  assign id_1 = id_17;
endmodule
module module_1 #(
    parameter id_1  = 32'd77,
    parameter id_10 = 32'd87,
    parameter id_12 = 32'd72,
    parameter id_3  = 32'd73
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  inout wire _id_3;
  inout uwire id_2;
  input wire _id_1;
  wire _id_10;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_2,
      id_2,
      id_4,
      id_2,
      id_4,
      id_4,
      id_2,
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_4
  );
  logic [id_1 : 1] id_11;
  assign id_2 = -1;
  parameter id_12 = -1;
  wire id_13;
  ;
  assign id_5[~id_12] = -1 !== id_11;
endmodule
