
---------- Begin Simulation Statistics ----------
final_tick                                 1998357500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 104995                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726116                       # Number of bytes of host memory used
host_op_rate                                   193135                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    36.45                       # Real time elapsed on the host
host_tick_rate                               54823281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827163                       # Number of instructions simulated
sim_ops                                       7039939                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001998                       # Number of seconds simulated
sim_ticks                                  1998357500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5063383                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3561044                       # number of cc regfile writes
system.cpu.committedInsts                     3827163                       # Number of Instructions Simulated
system.cpu.committedOps                       7039939                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.044303                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.044303                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    216913                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142865                       # number of floating regfile writes
system.cpu.idleCycles                          137934                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                83984                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   975309                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.285855                       # Inst execution rate
system.cpu.iew.exec_refs                      1559632                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     486188                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  418533                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1209175                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                239                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8500                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               620373                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10276519                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1073444                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            172936                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9135912                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2178                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 90738                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80514                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 93455                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            366                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        46995                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          36989                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12895904                       # num instructions consuming a value
system.cpu.iew.wb_count                       9026257                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531768                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6857630                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.258418                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9085101                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15125063                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8703996                       # number of integer regfile writes
system.cpu.ipc                               0.957577                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.957577                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182042      1.96%      1.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6814270     73.20%     75.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20642      0.22%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                631995      6.79%     82.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1322      0.01%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31164      0.33%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12012      0.13%     82.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8854      0.10%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             538      0.01%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             265      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1022918     10.99%     93.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              448839      4.82%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           77010      0.83%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53283      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9308848                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227363                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              436870                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195550                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             355422                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      148432                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015945                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  120510     81.19%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    425      0.29%     81.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     24      0.02%     81.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    43      0.03%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3699      2.49%     84.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  5017      3.38%     87.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12699      8.56%     95.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6015      4.05%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9047875                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22206138                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8830707                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13157994                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10273822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9308848                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2697                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3236574                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18098                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2482                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4115448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3858782                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.412380                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.389223                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1400271     36.29%     36.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              305859      7.93%     44.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              456846     11.84%     56.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              436772     11.32%     67.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              402851     10.44%     77.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              303945      7.88%     85.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              291508      7.55%     93.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              187036      4.85%     98.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               73694      1.91%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3858782                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.329124                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            218711                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           151517                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1209175                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              620373                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3383901                       # number of misc regfile reads
system.cpu.numCycles                          3996716                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1790                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3636                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10295                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        14847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4335                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        31685                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4336                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               3123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2248                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1388                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3536                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3536                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        16954                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        16954                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  16954                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       570048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       570048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  570048                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6659                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6659    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6659                       # Request fanout histogram
system.membus.reqLayer2.occupancy            20765000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           35300500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             10977                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12150                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3013                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7345                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             5860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            5860                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3980                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         6998                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10972                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37550                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 48522                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       447488                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1456640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1904128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7661                       # Total snoops (count)
system.tol2bus.snoopTraffic                    143872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24499                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.177232                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.381979                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  20158     82.28%     82.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4340     17.72%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24499                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           28757500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19287499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5968999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 2137                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8040                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10177                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2137                       # number of overall hits
system.l2.overall_hits::.cpu.data                8040                       # number of overall hits
system.l2.overall_hits::total                   10177                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1843                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4818                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6661                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1843                       # number of overall misses
system.l2.overall_misses::.cpu.data              4818                       # number of overall misses
system.l2.overall_misses::total                  6661                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149492000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    374829000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        524321000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149492000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    374829000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       524321000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12858                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                16838                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12858                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               16838                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.463065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.374708                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.395593                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.463065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.374708                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.395593                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 81113.402062                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77797.633873                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78715.057799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 81113.402062                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77797.633873                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78715.057799                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2248                       # number of writebacks
system.l2.writebacks::total                      2248                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1843                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4817                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6660                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1843                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4817                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6660                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    131072000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    326564500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    457636500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    131072000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    326564500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    457636500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.463065                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.374631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.395534                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.463065                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.374631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.395534                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 71118.827998                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67794.166494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68714.189189                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 71118.827998                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67794.166494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68714.189189                       # average overall mshr miss latency
system.l2.replacements                           7661                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         9902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             9902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         9902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         9902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3012                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3012                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3012                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3012                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          311                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           311                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2324                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2324                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3536                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3536                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    270918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     270918500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          5860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              5860                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.603413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.603413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76617.222851                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76617.222851                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3536                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    235558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    235558500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.603413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.603413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66617.222851                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66617.222851                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2137                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1843                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149492000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149492000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.463065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.463065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 81113.402062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81113.402062                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1843                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    131072000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    131072000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.463065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.463065                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 71118.827998                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71118.827998                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          5716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              5716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1282                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    103910500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    103910500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         6998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          6998                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.183195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.183195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81053.432137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81053.432137                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1281                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     91006000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     91006000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.183052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.183052                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71042.935207                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71042.935207                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1922.070068                       # Cycle average of tags in use
system.l2.tags.total_refs                       31367                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9709                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.230714                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     556.718933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       303.463078                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1061.888057                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.271835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.148175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518500                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938511                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1456                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    136429                       # Number of tag accesses
system.l2.tags.data_accesses                   136429                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2246.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4756.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001058038750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          130                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15634                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2097                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2248                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6659                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2248                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     61                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      18.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2248                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5430                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          130                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.738462                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.179161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    254.790644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           129     99.23%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           130                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.130769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.087120                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.241333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               65     50.00%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      3.85%     53.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               43     33.08%     86.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      9.23%     96.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      3.85%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  426176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               143872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    213.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1998339500                       # Total gap between requests
system.mem_ctrls.avgGap                     224356.07                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       117888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       304384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       142528                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58992447.547548428178                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 152317090.410499632359                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 71322573.663621261716                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1842                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4817                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2248                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     55285250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    129207500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  35432944250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30013.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26823.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  15761985.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       117888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       308288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        426176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       117888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       117888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       143872                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       143872                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1842                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4817                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2248                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     58992448                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    154270695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        213263142                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     58992448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58992448                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     71995126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        71995126                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     71995126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     58992448                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    154270695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       285258268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6598                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2227                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          389                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          467                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          509                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          372                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          277                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          180                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          186                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           98                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           95                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           50                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          204                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          199                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           79                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                60780250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              32990000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          184492750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9211.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           27961.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5262                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1834                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.35                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   327.463557                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   202.637461                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   319.554140                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          540     31.49%     31.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          408     23.79%     55.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          213     12.42%     67.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          133      7.76%     75.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           98      5.71%     81.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           58      3.38%     84.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           47      2.74%     87.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           34      1.98%     89.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          184     10.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1715                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                422272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             142528                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              211.309538                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               71.322574                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.41                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5754840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         3028410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20898780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       4671900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 157347840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    470557230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    371110560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1033369560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   517.109456                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    960116750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     66560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    971680750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6590220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3480015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26210940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6953040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 157347840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    395753280                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    434103360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1030438695                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   515.642819                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1124554500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     66560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    807243000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80514                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   993022                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  548784                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1660                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1529605                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                705197                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10860543                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1100                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 204741                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  63394                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 340992                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31440                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14712971                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29291371                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18325016                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254694                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883040                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4829925                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1143397                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       906092                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           906092                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       906092                       # number of overall hits
system.cpu.icache.overall_hits::total          906092                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5010                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5010                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5010                       # number of overall misses
system.cpu.icache.overall_misses::total          5010                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    237285999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    237285999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    237285999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    237285999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       911102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       911102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       911102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       911102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005499                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005499                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005499                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005499                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47362.474850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47362.474850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47362.474850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47362.474850                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1181                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   107.363636                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3013                       # number of writebacks
system.cpu.icache.writebacks::total              3013                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1030                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1030                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1030                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1030                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3980                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3980                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3980                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3980                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    178323999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    178323999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    178323999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    178323999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004368                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44805.024874                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44805.024874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44805.024874                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44805.024874                       # average overall mshr miss latency
system.cpu.icache.replacements                   3013                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       906092                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          906092                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5010                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5010                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    237285999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    237285999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       911102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       911102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005499                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47362.474850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47362.474850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1030                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1030                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3980                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3980                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    178323999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    178323999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44805.024874                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44805.024874                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           904.483595                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              910071                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3979                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            228.718522                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   904.483595                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.883285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.883285                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          966                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          169                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          689                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1826183                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1826183                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       84530                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  416144                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1075                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 366                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 257156                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  615                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1076349                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      486912                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           356                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           276                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      911861                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           919                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   870445                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1234040                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1393031                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                280752                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80514                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               690508                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4235                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11166635                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19662                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13175068                       # The number of ROB reads
system.cpu.rob.writes                        20829540                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1310369                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1310369                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318202                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318202                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        35907                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          35907                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36438                       # number of overall misses
system.cpu.dcache.overall_misses::total         36438                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    960285995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    960285995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    960285995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    960285995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1346276                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1346276                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1354640                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1354640                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026671                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026671                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026899                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026899                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26743.698861                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26743.698861                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26353.970992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26353.970992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         6573                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           14                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               239                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    27.502092                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           14                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         9902                       # number of writebacks
system.cpu.dcache.writebacks::total              9902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        23382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        23382                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        23382                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        23382                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12525                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12858                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12858                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    470036996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    470036996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    479182496                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    479182496                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009303                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009303                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009492                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009492                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 37527.903872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37527.903872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37267.265205                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37267.265205                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11834                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       952314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          952314                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        30041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         30041                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    649849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    649849500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       982355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       982355                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030581                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21632.086149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21632.086149                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        23376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        23376                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165794000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165794000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 24875.318830                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 24875.318830                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       358055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         358055                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         5866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         5866                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    310436495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    310436495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363921                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52921.325435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52921.325435                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         5860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         5860                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    304242996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    304242996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.016102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016102                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51918.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51918.600000                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7833                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7833                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          531                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          531                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8364                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.063486                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.063486                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          333                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          333                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      9145500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      9145500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.039813                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.039813                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 27463.963964                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 27463.963964                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           937.498722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1331060                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12858                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.519988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   937.498722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.915526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.915526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          648                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2722138                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2722138                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1998357500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1366950                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1192840                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80872                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               739904                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  733176                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.090693                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41172                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 21                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           15271                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11108                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4163                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          783                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3152996                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77461                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3417218                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.060138                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.666177                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1418439     41.51%     41.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          643484     18.83%     60.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          307915      9.01%     69.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325844      9.54%     78.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151215      4.43%     83.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           72920      2.13%     85.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47158      1.38%     86.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           51259      1.50%     88.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          398984     11.68%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3417218                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827163                       # Number of instructions committed
system.cpu.commit.opsCommitted                7039939                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156248                       # Number of memory references committed
system.cpu.commit.loads                        793031                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810911                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820222                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29686                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138424      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100160     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20130      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765273     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343620      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7039939                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        398984                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827163                       # Number of Instructions committed
system.cpu.thread0.numOps                     7039939                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1041300                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6605357                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1366950                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             785456                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2727323                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  169228                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  718                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4730                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           95                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    911102                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29459                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3858782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.051973                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.465988                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1927587     49.95%     49.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84242      2.18%     52.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146645      3.80%     55.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   162541      4.21%     60.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   118889      3.08%     63.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   150696      3.91%     67.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136423      3.54%     70.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189902      4.92%     75.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   941857     24.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3858782                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.342018                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.652696                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
