/*
 * Copyright 2024 NXP
 *
 * SPDX-License-Identifier: BSD-3-Clause
 */


/***********************************************************************************************************************
 * This file was generated by the MCUXpresso Config Tools. Any manual edits made to this file
 * will be overwritten if the respective MCUXpresso Config Tools is used to update this file.
 **********************************************************************************************************************/

#ifndef _PIN_MUX_H_
#define _PIN_MUX_H_

/*!
 * @addtogroup pin_mux
 * @{
 */

/***********************************************************************************************************************
 * API
 **********************************************************************************************************************/

#if defined(__cplusplus)
extern "C" {
#endif

/*!
 * @brief Calls initialization functions.
 *
 */
void BOARD_InitBootPins(void);

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO0_31 (coord N4), U388E[N4]/U24[4]/U9[3]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITDEBUG_UARTPINS_RT_P0_31_FC0_RXD_PERIPHERAL LP_FLEXCOMM0
/*!
 * @brief Signal name */
#define BOARD_INITDEBUG_UARTPINS_RT_P0_31_FC0_RXD_SIGNAL P0
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITDEBUG_UARTPINS_RT_P0_31_FC0_RXD_PORT 0U
/*!
 * @brief PORT pin number */
#define BOARD_INITDEBUG_UARTPINS_RT_P0_31_FC0_RXD_PIN 31U
/*!
 * @brief PORT pin mask */
#define BOARD_INITDEBUG_UARTPINS_RT_P0_31_FC0_RXD_PIN_MASK (1U << 31U)
/* @} */

/*! @name PIO1_0 (coord N5), U388F[N5]/U24[3]/U9[4]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITDEBUG_UARTPINS_RT_P1_0_FC0_TXD_PERIPHERAL LP_FLEXCOMM0
/*!
 * @brief Signal name */
#define BOARD_INITDEBUG_UARTPINS_RT_P1_0_FC0_TXD_SIGNAL P1
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITDEBUG_UARTPINS_RT_P1_0_FC0_TXD_PORT 1U
/*!
 * @brief PORT pin number */
#define BOARD_INITDEBUG_UARTPINS_RT_P1_0_FC0_TXD_PIN 0U
/*!
 * @brief PORT pin mask */
#define BOARD_INITDEBUG_UARTPINS_RT_P1_0_FC0_TXD_PIN_MASK (1U << 0U)
/* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitDEBUG_UARTPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_FUNC5 0x05u            /*!<@brief Selects pin function 5 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PULLUP_EN 0x20u        /*!<@brief Enable pull-up function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO7_0 (coord B6), U388L[B6]/U28A[M6]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_CLK_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_CLK_SIGNAL USDHC_CLK           /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_CLK_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_CLK_PIN 0U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_CLK_PIN_MASK (1U << 0U)        /*!<@brief PORT pin mask */
                                                               /* @} */

/*! @name PIO7_1 (coord C7), U388L[C7]/U28A[M5]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_CMD_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_CMD_SIGNAL USDHC_CMD           /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_CMD_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_CMD_PIN 1U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_CMD_PIN_MASK (1U << 1U)        /*!<@brief PORT pin mask */
                                                               /* @} */

/*! @name PIO7_2 (coord F7), U388L[F7]/U28A[B3]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D4_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D4_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D4_CHANNEL 4                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D4_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D4_PIN 2U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D4_PIN_MASK (1U << 2U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_3 (coord F6), U388L[F6]/U28A[B4]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D5_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D5_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D5_CHANNEL 5                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D5_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D5_PIN 3U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D5_PIN_MASK (1U << 3U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_4 (coord E6), U388L[E6]/U28A[B5]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D6_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D6_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D6_CHANNEL 6                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D6_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D6_PIN 4U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D6_PIN_MASK (1U << 4U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_5 (coord D6), U388L[D6]/U28A[B6]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D7_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D7_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D7_CHANNEL 7                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D7_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D7_PIN 5U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D7_PIN_MASK (1U << 5U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_6 (coord B7), U388L[B7]/U28A[A3]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D0_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D0_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D0_CHANNEL 0                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D0_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D0_PIN 6U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D0_PIN_MASK (1U << 6U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_7 (coord B8), U388L[B8]/U28A[A4]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D1_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D1_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D1_CHANNEL 1                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D1_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D1_PIN 7U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D1_PIN_MASK (1U << 7U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_8 (coord C6), U388L[C6]/U28A[A5]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D2_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D2_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D2_CHANNEL 2                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D2_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D2_PIN 8U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D2_PIN_MASK (1U << 8U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_9 (coord A6), U388L[A6]/U28A[B2]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_D3_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_D3_SIGNAL USDHC_DATA          /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_D3_CHANNEL 3                  /*!<@brief Signal channel */
#define BOARD_INITEMMCPINS_EMMC_D3_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_D3_PIN 9U                     /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_D3_PIN_MASK (1U << 9U)        /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_10 (coord E5), U388L[E5]/U28A[H5]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_DS_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_DS_SIGNAL USDHC_STROBE        /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_DS_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_DS_PIN 10U                    /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_DS_PIN_MASK (1U << 10U)       /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO7_12 (coord F8), U388L[F8]/U28A[K5]
  @{ */
/* Routed pin properties */
#define BOARD_INITEMMCPINS_EMMC_RST_N_PERIPHERAL USDHC0          /*!<@brief Peripheral name */
#define BOARD_INITEMMCPINS_EMMC_RST_N_SIGNAL USDHC_RESET_B       /*!<@brief Signal name */
#define BOARD_INITEMMCPINS_EMMC_RST_N_PORT 7U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITEMMCPINS_EMMC_RST_N_PIN 12U                    /*!<@brief PORT pin number */
#define BOARD_INITEMMCPINS_EMMC_RST_N_PIN_MASK (1U << 12U)       /*!<@brief PORT pin mask */
                                                                 /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitEMMCPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_DRIVE_33OHM 0x3000u    /*!<@brief Selects transmitter current drive 33ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PULLUP_EN 0x20u        /*!<@brief Enable pull-up function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO7_24 (coord G12), U388L[G12]/J47[9]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SD1_CARD_DET_N_PERIPHERAL USDHC1         /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SD1_CARD_DET_N_SIGNAL USDHC_CARD_DET     /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SD1_CARD_DET_N_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SD1_CARD_DET_N_PIN 24U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SD1_CARD_DET_N_PIN_MASK (1U << 24U)      /*!<@brief PORT pin mask */
                                                                    /* @} */

/*! @name PIO7_17 (coord L17), U388L[L17]/U59[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SDHC1_CLK_PERIPHERAL USDHC1         /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SDHC1_CLK_SIGNAL USDHC_CLK          /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SDHC1_CLK_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SDHC1_CLK_PIN 17U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SDHC1_CLK_PIN_MASK (1U << 17U)      /*!<@brief PORT pin mask */
                                                               /* @} */

/*! @name PIO7_18 (coord L16), U388L[L16]/U59[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SDHC1_CMD_PERIPHERAL USDHC1         /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SDHC1_CMD_SIGNAL USDHC_CMD          /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SDHC1_CMD_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SDHC1_CMD_PIN 18U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SDHC1_CMD_PIN_MASK (1U << 18U)      /*!<@brief PORT pin mask */
                                                               /* @} */

/*! @name PIO7_19 (coord M17), U388L[M17]/U58[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SDHC1_DATA0_PERIPHERAL USDHC1         /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SDHC1_DATA0_SIGNAL USDHC_DATA         /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SDHC1_DATA0_CHANNEL 0                 /*!<@brief Signal channel */
#define BOARD_INITSDHCPINS_SDHC1_DATA0_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SDHC1_DATA0_PIN 19U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SDHC1_DATA0_PIN_MASK (1U << 19U)      /*!<@brief PORT pin mask */
                                                                 /* @} */

/*! @name PIO7_20 (coord M18), U388L[M18]/U58[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SDHC1_DATA1_PERIPHERAL USDHC1         /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SDHC1_DATA1_SIGNAL USDHC_DATA         /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SDHC1_DATA1_CHANNEL 1                 /*!<@brief Signal channel */
#define BOARD_INITSDHCPINS_SDHC1_DATA1_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SDHC1_DATA1_PIN 20U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SDHC1_DATA1_PIN_MASK (1U << 20U)      /*!<@brief PORT pin mask */
                                                                 /* @} */

/*! @name PIO7_21 (coord K18), U388L[K18]/U57[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SDHC1_DATA2_PERIPHERAL USDHC1         /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SDHC1_DATA2_SIGNAL USDHC_DATA         /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SDHC1_DATA2_CHANNEL 2                 /*!<@brief Signal channel */
#define BOARD_INITSDHCPINS_SDHC1_DATA2_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SDHC1_DATA2_PIN 21U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SDHC1_DATA2_PIN_MASK (1U << 21U)      /*!<@brief PORT pin mask */
                                                                 /* @} */

/*! @name PIO7_22 (coord K17), U388L[K17]/U57[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SDHC1_DATA3_PERIPHERAL USDHC1         /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SDHC1_DATA3_SIGNAL USDHC_DATA         /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SDHC1_DATA3_CHANNEL 3                 /*!<@brief Signal channel */
#define BOARD_INITSDHCPINS_SDHC1_DATA3_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SDHC1_DATA3_PIN 22U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SDHC1_DATA3_PIN_MASK (1U << 22U)      /*!<@brief PORT pin mask */
                                                                 /* @} */

/*! @name PIO7_11 (coord C5), U388L[C5]/U52[B2]
  @{ */
/* Routed pin properties */
#define BOARD_INITSDHCPINS_SD_PWREN_B_PERIPHERAL GPIO7          /*!<@brief Peripheral name */
#define BOARD_INITSDHCPINS_SD_PWREN_B_SIGNAL GPIO               /*!<@brief Signal name */
#define BOARD_INITSDHCPINS_SD_PWREN_B_CHANNEL 11                /*!<@brief Signal channel */

/* Symbols to be used with GPIO driver */
#define BOARD_INITSDHCPINS_SD_PWREN_B_GPIO GPIO7                /*!<@brief GPIO peripheral base pointer */
#define BOARD_INITSDHCPINS_SD_PWREN_B_GPIO_PIN_MASK (1U << 11U) /*!<@brief GPIO pin mask */
#define BOARD_INITSDHCPINS_SD_PWREN_B_PORT 7U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITSDHCPINS_SD_PWREN_B_PIN 11U                   /*!<@brief PORT pin number */
#define BOARD_INITSDHCPINS_SD_PWREN_B_PIN_MASK (1U << 11U)      /*!<@brief PORT pin mask */
                                                                /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitSDHCPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC5 0x05u            /*!<@brief Selects pin function 5 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_EN 0x0400u    /*!<@brief Pseudo Output Drain is enabled */
#define IOPCTL_PIO_PULLUP_EN 0x20u        /*!<@brief Enable pull-up function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO0_6 (coord J5), U388E[J5]/U31[5]
  @{ */
/* Routed pin properties */
#define BOARD_INITI2CPINS_P0_6_I2C8_SDA_1V8_PERIPHERAL LP_FLEXCOMM8  /*!<@brief Peripheral name */
#define BOARD_INITI2CPINS_P0_6_I2C8_SDA_1V8_SIGNAL P0                /*!<@brief Signal name */
#define BOARD_INITI2CPINS_P0_6_I2C8_SDA_1V8_PORT 0U                  /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI2CPINS_P0_6_I2C8_SDA_1V8_PIN 6U                   /*!<@brief PORT pin number */
#define BOARD_INITI2CPINS_P0_6_I2C8_SDA_1V8_PIN_MASK (1U << 6U)      /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO0_7 (coord K5), U388E[K5]/U31[4]
  @{ */
/* Routed pin properties */
#define BOARD_INITI2CPINS_P0_7_I2C8_SCL_1V8_PERIPHERAL LP_FLEXCOMM8  /*!<@brief Peripheral name */
#define BOARD_INITI2CPINS_P0_7_I2C8_SCL_1V8_SIGNAL P1                /*!<@brief Signal name */
#define BOARD_INITI2CPINS_P0_7_I2C8_SCL_1V8_PORT 0U                  /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI2CPINS_P0_7_I2C8_SCL_1V8_PIN 7U                   /*!<@brief PORT pin number */
#define BOARD_INITI2CPINS_P0_7_I2C8_SCL_1V8_PIN_MASK (1U << 7U)      /*!<@brief PORT pin mask */
                                                                     /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitI2CPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_EN 0x0400u    /*!<@brief Pseudo Output Drain is enabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO1_11 (coord R2), U388F[R2]
  @{ */
/* Routed pin properties */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SDA_PERIPHERAL LP_FLEXCOMM2   /*!<@brief Peripheral name */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SDA_SIGNAL P0                 /*!<@brief Signal name */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SDA_PORT 1U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SDA_PIN 11U                   /*!<@brief PORT pin number */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SDA_PIN_MASK (1U << 11U)      /*!<@brief PORT pin mask */
                                                                       /* @} */

/*! @name PIO1_12 (coord R1), U388F[R1]
  @{ */
/* Routed pin properties */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SCL_PERIPHERAL LP_FLEXCOMM2   /*!<@brief Peripheral name */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SCL_SIGNAL P1                 /*!<@brief Signal name */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SCL_PORT 1U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SCL_PIN 12U                   /*!<@brief PORT pin number */
#define BOARD_INITCODEC_I2CPINS_FC2_I2C2_SCL_PIN_MASK (1U << 12U)      /*!<@brief PORT pin mask */
                                                                       /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitCODEC_I2CPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u                   /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u                /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_DRIVE_33OHM 0x3000u               /*!<@brief Selects transmitter current drive 33ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u                /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC5 0x05u                       /*!<@brief Selects pin function 5 */
#define IOPCTL_PIO_FUNC6 0x06u                       /*!<@brief Selects pin function 6 */
#define IOPCTL_PIO_INBUF_EN 0x40u                    /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u                      /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u                 /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u                 /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u                     /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u            /*!<@brief Normal mode */
#define SAI0_MCLK_CTRL_SAIMCLKDIR_SAIMCLKOEN_1 0x01u /*!<@brief SAI0-2 MCLK Direction Control: Output */

/*! @name PIO0_0 (coord J1), U388E[J1]/J21[5]
  @{ */
/* Routed pin properties */
#define BOARD_INITI2SPINS_DC_SAI0_RX_BCLK_PERIPHERAL SAI0          /*!<@brief Peripheral name */
#define BOARD_INITI2SPINS_DC_SAI0_RX_BCLK_SIGNAL RX_BCLK           /*!<@brief Signal name */
#define BOARD_INITI2SPINS_DC_SAI0_RX_BCLK_PORT 0U                  /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI2SPINS_DC_SAI0_RX_BCLK_PIN 0U                   /*!<@brief PORT pin number */
#define BOARD_INITI2SPINS_DC_SAI0_RX_BCLK_PIN_MASK (1U << 0U)      /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO0_1 (coord J2), U388E[J2]/J21[9]
  @{ */
/* Routed pin properties */
#define BOARD_INITI2SPINS_DC_SAI0_RX_SYNC_PERIPHERAL SAI0          /*!<@brief Peripheral name */
#define BOARD_INITI2SPINS_DC_SAI0_RX_SYNC_SIGNAL RX_SYNC           /*!<@brief Signal name */
#define BOARD_INITI2SPINS_DC_SAI0_RX_SYNC_PORT 0U                  /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI2SPINS_DC_SAI0_RX_SYNC_PIN 1U                   /*!<@brief PORT pin number */
#define BOARD_INITI2SPINS_DC_SAI0_RX_SYNC_PIN_MASK (1U << 1U)      /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO0_2 (coord J3), U388E[J3]/U29[D2]
  @{ */
/* Routed pin properties */
#define BOARD_INITI2SPINS_SAI0_RXD0_PERIPHERAL SAI0           /*!<@brief Peripheral name */
#define BOARD_INITI2SPINS_SAI0_RXD0_SIGNAL RXD0               /*!<@brief Signal name */
#define BOARD_INITI2SPINS_SAI0_RXD0_PORT 0U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI2SPINS_SAI0_RXD0_PIN 2U                    /*!<@brief PORT pin number */
#define BOARD_INITI2SPINS_SAI0_RXD0_PIN_MASK (1U << 2U)       /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO0_3 (coord J4), U388E[J4]/U29[E1]/J21[23]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITI2SPINS_SAI0_TX_BCLK_PERIPHERAL SAI0
/*!
 * @brief Signal name */
#define BOARD_INITI2SPINS_SAI0_TX_BCLK_SIGNAL TX_BCLK
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITI2SPINS_SAI0_TX_BCLK_PORT 0U
/*!
 * @brief PORT pin number */
#define BOARD_INITI2SPINS_SAI0_TX_BCLK_PIN 3U
/*!
 * @brief PORT pin mask */
#define BOARD_INITI2SPINS_SAI0_TX_BCLK_PIN_MASK (1U << 3U)
/* @} */

/*! @name PIO0_4 (coord K4), U388E[K4]/U29[D1]
  @{ */
/* Routed pin properties */
#define BOARD_INITI2SPINS_SAI0_TXD0_PERIPHERAL SAI0           /*!<@brief Peripheral name */
#define BOARD_INITI2SPINS_SAI0_TXD0_SIGNAL TXD0               /*!<@brief Signal name */
#define BOARD_INITI2SPINS_SAI0_TXD0_PORT 0U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI2SPINS_SAI0_TXD0_PIN 4U                    /*!<@brief PORT pin number */
#define BOARD_INITI2SPINS_SAI0_TXD0_PIN_MASK (1U << 4U)       /*!<@brief PORT pin mask */
                                                              /* @} */

/*! @name PIO0_5 (coord K3), U388E[K3]/U29[D3]/J21[16]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITI2SPINS_SAI0_TX_SYNC_PERIPHERAL SAI0
/*!
 * @brief Signal name */
#define BOARD_INITI2SPINS_SAI0_TX_SYNC_SIGNAL TX_SYNC
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITI2SPINS_SAI0_TX_SYNC_PORT 0U
/*!
 * @brief PORT pin number */
#define BOARD_INITI2SPINS_SAI0_TX_SYNC_PIN 5U
/*!
 * @brief PORT pin mask */
#define BOARD_INITI2SPINS_SAI0_TX_SYNC_PIN_MASK (1U << 5U)
/* @} */

/*! @name PIO0_21 (coord M2), U388E[M2]/U29[G7]/J21[1]/
  @{ */
/* Routed pin properties */
#define BOARD_INITI2SPINS_SAI0_MCLK_PERIPHERAL CLKCTL0                 /*!<@brief Peripheral name */
#define BOARD_INITI2SPINS_SAI0_MCLK_SIGNAL MCLK                        /*!<@brief Signal name */
#define BOARD_INITI2SPINS_SAI0_MCLK_PORT 0U                            /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI2SPINS_SAI0_MCLK_PIN 21U                            /*!<@brief PORT pin number */
#define BOARD_INITI2SPINS_SAI0_MCLK_PIN_MASK (1U << 21U)               /*!<@brief PORT pin mask */
                                                                       /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitI2SPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC5 0x05u            /*!<@brief Selects pin function 5 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLUP_EN 0x20u        /*!<@brief Enable pull-up function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO1_16 (coord P5), U388F[P5]/J44[36]
  @{ */
/* Routed pin properties */
#define BOARD_INITI3CPINS_I3C0_PUR_PERIPHERAL I3C0           /*!<@brief Peripheral name */
#define BOARD_INITI3CPINS_I3C0_PUR_SIGNAL PUR                /*!<@brief Signal name */
#define BOARD_INITI3CPINS_I3C0_PUR_PORT 1U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI3CPINS_I3C0_PUR_PIN 16U                   /*!<@brief PORT pin number */
#define BOARD_INITI3CPINS_I3C0_PUR_PIN_MASK (1U << 16U)      /*!<@brief PORT pin mask */
                                                             /* @} */

/*! @name PIO1_17 (coord R4), U388F[R4]/J44[32]
  @{ */
/* Routed pin properties */
#define BOARD_INITI3CPINS_I3C0_SCL_PERIPHERAL I3C0           /*!<@brief Peripheral name */
#define BOARD_INITI3CPINS_I3C0_SCL_SIGNAL SCL                /*!<@brief Signal name */
#define BOARD_INITI3CPINS_I3C0_SCL_PORT 1U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI3CPINS_I3C0_SCL_PIN 17U                   /*!<@brief PORT pin number */
#define BOARD_INITI3CPINS_I3C0_SCL_PIN_MASK (1U << 17U)      /*!<@brief PORT pin mask */
                                                             /* @} */

/*! @name PIO1_18 (coord R5), U388F[R5]/J44[22]
  @{ */
/* Routed pin properties */
#define BOARD_INITI3CPINS_I3C0_SDA_PERIPHERAL I3C0           /*!<@brief Peripheral name */
#define BOARD_INITI3CPINS_I3C0_SDA_SIGNAL SDA                /*!<@brief Signal name */
#define BOARD_INITI3CPINS_I3C0_SDA_PORT 1U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITI3CPINS_I3C0_SDA_PIN 18U                   /*!<@brief PORT pin number */
#define BOARD_INITI3CPINS_I3C0_SDA_PIN_MASK (1U << 18U)      /*!<@brief PORT pin mask */
                                                             /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitI3CPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO0_9 (coord L7), U388E[L7]/SW5[1]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITBUTTONSPINS_USER_Button1_PERIPHERAL GPIO0
/*!
 * @brief Signal name */
#define BOARD_INITBUTTONSPINS_USER_Button1_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITBUTTONSPINS_USER_Button1_CHANNEL 9

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITBUTTONSPINS_USER_Button1_GPIO GPIO0
/*!
 * @brief GPIO pin mask */
#define BOARD_INITBUTTONSPINS_USER_Button1_GPIO_PIN_MASK (1U << 9U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITBUTTONSPINS_USER_Button1_PORT 0U
/*!
 * @brief PORT pin number */
#define BOARD_INITBUTTONSPINS_USER_Button1_PIN 9U
/*!
 * @brief PORT pin mask */
#define BOARD_INITBUTTONSPINS_USER_Button1_PIN_MASK (1U << 9U)
/* @} */

/*! @name PIO1_3 (coord P6), U388F[P6]/SW7[1]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITBUTTONSPINS_USER_Button2_PERIPHERAL GPIO1
/*!
 * @brief Signal name */
#define BOARD_INITBUTTONSPINS_USER_Button2_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITBUTTONSPINS_USER_Button2_CHANNEL 3

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITBUTTONSPINS_USER_Button2_GPIO GPIO1
/*!
 * @brief GPIO pin mask */
#define BOARD_INITBUTTONSPINS_USER_Button2_GPIO_PIN_MASK (1U << 3U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITBUTTONSPINS_USER_Button2_PORT 1U
/*!
 * @brief PORT pin number */
#define BOARD_INITBUTTONSPINS_USER_Button2_PIN 3U
/*!
 * @brief PORT pin mask */
#define BOARD_INITBUTTONSPINS_USER_Button2_PIN_MASK (1U << 3U)
/* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitBUTTONsPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO0_17 (coord N6), U388E[N6]/Q4[2]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_PERIPHERAL GPIO0
/*!
 * @brief Signal name */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_CHANNEL 17

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_GPIO GPIO0
/*!
 * @brief GPIO pin mask */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_GPIO_PIN_MASK (1U << 17U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_PORT 0U
/*!
 * @brief PORT pin number */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_PIN 17U
/*!
 * @brief PORT pin mask */
#define BOARD_INITLEDSPINS_P0_17_PWM_BLU_LED_PIN_MASK (1U << 17U)
/* @} */

/*! @name PIO0_18 (coord M7), U388E[M7]/Q4[5]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_PERIPHERAL GPIO0
/*!
 * @brief Signal name */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_CHANNEL 18

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_GPIO GPIO0
/*!
 * @brief GPIO pin mask */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_GPIO_PIN_MASK (1U << 18U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_PORT 0U
/*!
 * @brief PORT pin number */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_PIN 18U
/*!
 * @brief PORT pin mask */
#define BOARD_INITLEDSPINS_P0_18_PWM_GRN_LED_PIN_MASK (1U << 18U)
/* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitLEDsPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO6_1 (coord D17), U388K[D17]/U38[B2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_SIGNAL SCLK0               /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_PIN 1U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_PIN_MASK (1U << 1U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_2 (coord G11), U388K[G11]/U38[C2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_SS0_N_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_SS0_N_SIGNAL SS0_N               /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_SS0_N_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_SS0_N_PIN 2U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_SS0_N_PIN_MASK (1U << 2U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_3 (coord F13), U388K[F13]/U38[D3]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA0_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA0_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA0_CHANNEL 0                  /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA0_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA0_PIN 3U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA0_PIN_MASK (1U << 3U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_4 (coord D14), U388K[D14]/U38[D2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA1_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA1_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA1_CHANNEL 1                  /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA1_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA1_PIN 4U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA1_PIN_MASK (1U << 4U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_5 (coord C15), U388K[C15]/U38[C4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA2_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA2_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA2_CHANNEL 2                  /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA2_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA2_PIN 5U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA2_PIN_MASK (1U << 5U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_6 (coord E13), U388K[E13]/U38[D4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA3_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA3_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA3_CHANNEL 3                  /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA3_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA3_PIN 6U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA3_PIN_MASK (1U << 6U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_7 (coord D15), U388K[D15]/U38[C3]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DQS0_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DQS0_SIGNAL DQS0                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DQS0_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DQS0_PIN 7U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DQS0_PIN_MASK (1U << 7U)        /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO6_8 (coord G13), U388K[G13]/U38[D5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA4_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA4_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA4_CHANNEL 4                  /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA4_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA4_PIN 8U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA4_PIN_MASK (1U << 8U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_9 (coord F15), U388K[F15]/U38[E3]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA5_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA5_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA5_CHANNEL 5                  /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA5_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA5_PIN 9U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA5_PIN_MASK (1U << 9U)        /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_10 (coord E14), U388[E14]/U38[E2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA6_PERIPHERAL XSPI0          /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA6_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA6_CHANNEL 6                 /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA6_PORT 6U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA6_PIN 10U                   /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA6_PIN_MASK (1U << 10U)      /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO6_11 (coord F14), U388K[F14]/U38[E1]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_DATA7_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA7_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_DATA7_CHANNEL 7                  /*!<@brief Signal channel */
#define BOARD_INITXSPI0PINS_XSPI0_DATA7_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_DATA7_PIN 11U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_DATA7_PIN_MASK (1U << 11U)       /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO6_0 (coord D16), U388K[D16]/U38[B1]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_N_PERIPHERAL XSPI0           /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_N_SIGNAL SCLK0_N             /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_N_PORT 6U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_N_PIN 0U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_XSPI0_SCLK0_N_PIN_MASK (1U << 0U)        /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO6_12 (coord G10), U388K[G10]/U28A[E5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI0PINS_EMMC_QRDY_PERIPHERAL XSPI0            /*!<@brief Peripheral name */
#define BOARD_INITXSPI0PINS_EMMC_QRDY_SIGNAL SS1_N                /*!<@brief Signal name */
#define BOARD_INITXSPI0PINS_EMMC_QRDY_PORT 6U                     /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI0PINS_EMMC_QRDY_PIN 12U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI0PINS_EMMC_QRDY_PIN_MASK (1U << 12U)        /*!<@brief PORT pin mask */
                                                                  /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitXSPI0Pins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_FUNC3 0x03u            /*!<@brief Selects pin function 3 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO5_0 (coord H13), U388J[H13]/U49[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_SS0_N_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_SS0_N_SIGNAL SS0_N              /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_SS0_N_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_SS0_N_PIN 0U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_SS0_N_PIN_MASK (1U << 0U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_1 (coord H17), U388J[H17]/U43[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA0_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA0_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA0_CHANNEL 0                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA0_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA0_PIN 1U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA0_PIN_MASK (1U << 1U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_2 (coord H18), U388J[H18]/U43[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA1_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA1_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA1_CHANNEL 1                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA1_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA1_PIN 2U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA1_PIN_MASK (1U << 2U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_3 (coord F18), U388J[F18]/U44[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA2_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA2_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA2_CHANNEL 2                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA2_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA2_PIN 3U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA2_PIN_MASK (1U << 3U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_4 (coord F16), U388J[F16]/U44[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA3_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA3_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA3_CHANNEL 3                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA3_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA3_PIN 4U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA3_PIN_MASK (1U << 4U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_5 (coord G16), U388J[G16]/U48[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DQS0_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DQS0_SIGNAL DQS0               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DQS0_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DQS0_PIN 5U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DQS0_PIN_MASK (1U << 5U)       /*!<@brief PORT pin mask */
                                                                 /* @} */

/*! @name PIO5_6 (coord E16), U388J[E16]/U50[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA4_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA4_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA4_CHANNEL 4                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA4_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA4_PIN 6U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA4_PIN_MASK (1U << 6U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_7 (coord K16), U388J[K16]/U50[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA5_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA5_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA5_CHANNEL 5                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA5_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA5_PIN 7U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA5_PIN_MASK (1U << 7U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_8 (coord H16), U388J[H16]/U42[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA6_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA6_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA6_CHANNEL 6                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA6_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA6_PIN 8U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA6_PIN_MASK (1U << 8U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_9 (coord J16), U388J[J16]/U42[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA7_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA7_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA7_CHANNEL 7                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA7_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA7_PIN 9U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA7_PIN_MASK (1U << 9U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_10 (coord F17), U388J[F17]/U49[7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_SIGNAL SCLK0              /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_PIN 10U                   /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_PIN_MASK (1U << 10U)      /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO5_11 (coord G17), U388J[G17]/U48[8]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_N_PERIPHERAL XSPI1          /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_N_SIGNAL SS1_N              /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_N_PORT 5U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_N_PIN 11U                   /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_SCLK0_N_PIN_MASK (1U << 11U)      /*!<@brief PORT pin mask */
                                                                    /* @} */

/*! @name PIO5_12 (coord K15), U388J[K15]/U46[F5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA8_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA8_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA8_CHANNEL 8                  /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA8_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA8_PIN 12U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA8_PIN_MASK (1U << 12U)       /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO5_13 (coord H15), U388J[H15]/U46[F1]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA9_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA9_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA9_CHANNEL 9                  /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA9_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA9_PIN 13U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA9_PIN_MASK (1U << 13U)       /*!<@brief PORT pin mask */
                                                                   /* @} */

/*! @name PIO5_14 (coord M13), U388J[M13]/U46[F7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA10_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA10_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA10_CHANNEL 10                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA10_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA10_PIN 14U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA10_PIN_MASK (1U << 14U)       /*!<@brief PORT pin mask */
                                                                    /* @} */

/*! @name PIO5_15 (coord J14), U388J[J14]/U46[F2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA11_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA11_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA11_CHANNEL 11                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA11_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA11_PIN 15U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA11_PIN_MASK (1U << 15U)       /*!<@brief PORT pin mask */
                                                                    /* @} */

/*! @name PIO5_16 (coord J15), U388J[J15]/U46[F4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DQS1_16_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DQS1_16_SIGNAL DQS1                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DQS1_16_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DQS1_16_PIN 16U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DQS1_16_PIN_MASK (1U << 16U)       /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO5_17 (coord K13), U388J[K13]/U46[G5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA12_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA12_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA12_CHANNEL 12                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA12_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA12_PIN 17U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA12_PIN_MASK (1U << 17U)       /*!<@brief PORT pin mask */
                                                                    /* @} */

/*! @name PIO5_18 (coord H14), U388J[H14]/U46[G1]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA13_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA13_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA13_CHANNEL 13                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA13_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA13_PIN 18U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA13_PIN_MASK (1U << 18U)       /*!<@brief PORT pin mask */
                                                                    /* @} */

/*! @name PIO5_19 (coord L13), U388J[L13]/U46[G7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA14_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA14_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA14_CHANNEL 14                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA14_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA14_PIN 19U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA14_PIN_MASK (1U << 19U)       /*!<@brief PORT pin mask */
                                                                    /* @} */

/*! @name PIO5_20 (coord K14), U388J[K14]/U46[G2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI1PINS_XSPI1_DATA15_PERIPHERAL XSPI1           /*!<@brief Peripheral name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA15_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI1PINS_XSPI1_DATA15_CHANNEL 15                 /*!<@brief Signal channel */
#define BOARD_INITXSPI1PINS_XSPI1_DATA15_PORT 5U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI1PINS_XSPI1_DATA15_PIN 20U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI1PINS_XSPI1_DATA15_PIN_MASK (1U << 20U)       /*!<@brief PORT pin mask */
                                                                    /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitXSPI1Pins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC1 0x01u            /*!<@brief Selects pin function 1 */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO4_0 (coord D8), U388I[D8]/U34[A4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_SS0_N_16_PERIPHERAL XSPI2          /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_SS0_N_16_SIGNAL SS0_N              /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_SS0_N_16_PORT 4U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_SS0_N_16_PIN 0U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_SS0_N_16_PIN_MASK (1U << 0U)       /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO4_1 (coord D9), U388I[D9]/U34[D4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA0_16_PERIPHERAL XSPI2          /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA0_16_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA0_16_CHANNEL 0                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA0_16_PORT 4U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA0_16_PIN 1U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA0_16_PIN_MASK (1U << 1U)       /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO4_2 (coord C11), U388I[C11]/U34[D3]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA1_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA1_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA1_16_CHANNEL 1                  /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA1_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA1_16_PIN 2U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA1_16_PIN_MASK (1U << 2U)        /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_3 (coord C10), U388I[C10]/U34[C5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA2_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA2_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA2_16_CHANNEL 2                  /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA2_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA2_16_PIN 3U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA2_16_PIN_MASK (1U << 3U)        /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_4 (coord C9), U388I[C9]/U34[D5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA3_16_PERIPHERAL XSPI2          /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA3_16_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA3_16_CHANNEL 3                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA3_16_PORT 4U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA3_16_PIN 4U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA3_16_PIN_MASK (1U << 4U)       /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO4_5 (coord A10), U388I[A10]/U34[C4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DQS0_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DQS0_SIGNAL DQS0                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DQS0_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DQS0_PIN 5U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DQS0_PIN_MASK (1U << 5U)        /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO4_6 (coord C8), U388I[C8]/U34[D6]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA4_16_PERIPHERAL XSPI2          /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA4_16_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA4_16_CHANNEL 4                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA4_16_PORT 4U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA4_16_PIN 6U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA4_16_PIN_MASK (1U << 6U)       /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO4_7 (coord C13), U388I[C13]/U34[E4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA5_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA5_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA5_16_CHANNEL 5                  /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA5_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA5_16_PIN 7U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA5_16_PIN_MASK (1U << 7U)        /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_8 (coord B12), U388I[B12]/U34[E3]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA6_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA6_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA6_16_CHANNEL 6                  /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA6_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA6_16_PIN 8U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA6_16_PIN_MASK (1U << 8U)        /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_9 (coord C12), U388I[C12]/U34[E2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA7_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA7_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA7_16_CHANNEL 7                  /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA7_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA7_16_PIN 9U                     /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA7_16_PIN_MASK (1U << 9U)        /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_10 (coord B10), U388I[B10]/U34[B3]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_16_SIGNAL SCLK0               /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_16_PIN 10U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_16_PIN_MASK (1U << 10U)       /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_12 (coord F11), U388I[F11]/U34[F5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA8_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA8_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA8_16_CHANNEL 8                  /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA8_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA8_16_PIN 12U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA8_16_PIN_MASK (1U << 12U)       /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_13 (coord E8), U388I[E8]/U34[F1]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA9_16_PERIPHERAL XSPI2          /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA9_16_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA9_16_CHANNEL 9                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA9_16_PORT 4U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA9_16_PIN 13U                   /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA9_16_PIN_MASK (1U << 13U)      /*!<@brief PORT pin mask */
                                                                     /* @} */

/*! @name PIO4_14 (coord E12), U388I[E12]/U34[F7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA10_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA10_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA10_16_CHANNEL 10                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA10_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA10_16_PIN 14U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA10_16_PIN_MASK (1U << 14U)       /*!<@brief PORT pin mask */
                                                                       /* @} */

/*! @name PIO4_15 (coord E10), U388I[E10]/U34[F2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA11_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA11_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA11_16_CHANNEL 11                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA11_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA11_16_PIN 15U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA11_16_PIN_MASK (1U << 15U)       /*!<@brief PORT pin mask */
                                                                       /* @} */

/*! @name PIO4_16 (coord F10), U388I[F10]/U34[F4]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DQS1_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DQS1_SIGNAL DQS1                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DQS1_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DQS1_PIN 16U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DQS1_PIN_MASK (1U << 16U)       /*!<@brief PORT pin mask */
                                                                  /* @} */

/*! @name PIO4_17 (coord F12), U388I[F12]/U34[G5]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA12_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA12_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA12_16_CHANNEL 12                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA12_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA12_16_PIN 17U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA12_16_PIN_MASK (1U << 17U)       /*!<@brief PORT pin mask */
                                                                       /* @} */

/*! @name PIO4_18 (coord E9), U388I[E9]/U34[G1]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA13_16_PERIPHERAL XSPI2          /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA13_16_SIGNAL DATA               /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA13_16_CHANNEL 13                /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA13_16_PORT 4U                   /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA13_16_PIN 18U                   /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA13_16_PIN_MASK (1U << 18U)      /*!<@brief PORT pin mask */
                                                                      /* @} */

/*! @name PIO4_19 (coord D12), U388I[D12]/U34[G7]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA14_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA14_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA14_16_CHANNEL 14                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA14_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA14_16_PIN 19U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA14_16_PIN_MASK (1U << 19U)       /*!<@brief PORT pin mask */
                                                                       /* @} */

/*! @name PIO4_20 (coord D10), U388I[D10]/U34[G2]
  @{ */
/* Routed pin properties */
#define BOARD_INITXSPI2PINS_XSPI2_DATA15_16_PERIPHERAL XSPI2           /*!<@brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA15_16_SIGNAL DATA                /*!<@brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_DATA15_16_CHANNEL 15                 /*!<@brief Signal channel */
#define BOARD_INITXSPI2PINS_XSPI2_DATA15_16_PORT 4U                    /*!<@brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_DATA15_16_PIN 20U                    /*!<@brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_DATA15_16_PIN_MASK (1U << 20U)       /*!<@brief PORT pin mask */
                                                                       /* @} */

/*! @name PIO4_11 (coord B11), U388I[B11]/U34[B2]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_N_16_PERIPHERAL XSPI2
/*!
 * @brief Signal name */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_N_16_SIGNAL SCLK0_N
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_N_16_PORT 4U
/*!
 * @brief PORT pin number */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_N_16_PIN 11U
/*!
 * @brief PORT pin mask */
#define BOARD_INITXSPI2PINS_XSPI2_SCLK0_N_16_PIN_MASK (1U << 11U)
/* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitXSPI2Pins(void); /* Function assigned for the Cortex-M33 (Core #0) */

/*!
 * @brief Input Buffer Enable: Enables */
#define PMIC_I2C_SCL_IBENA_IBENA_1 0x01u
/*!
 * @brief Open-drain Mode Enable: Enables for simulated open-drain output (high drive disabled) */
#define PMIC_I2C_SCL_ODENA_ODENA_1 0x01u
/*!
 * @brief Input Buffer Enable: Enables */
#define PMIC_I2C_SDA_IBENA_IBENA_1 0x01u
/*!
 * @brief Open-drain Mode Enable: Enables for simulated open-drain output (high drive disabled) */
#define PMIC_I2C_SDA_ODENA_ODENA_1 0x01u

/*! @name PMIC_I2C_SCL (coord U8), U388C[U8]
  @{ */
/* Routed pin properties */
#define BOARD_INITPMIC_I2CPINS_PMIC_I2C_SCL_PERIPHERAL LPI2C15    /*!<@brief Peripheral name */
#define BOARD_INITPMIC_I2CPINS_PMIC_I2C_SCL_SIGNAL SCL            /*!<@brief Signal name */
                                                                  /* @} */

/*! @name PMIC_I2C_SDA (coord U7), U388C[U7]
  @{ */
/* Routed pin properties */
#define BOARD_INITPMIC_I2CPINS_PMIC_I2C_SDA_PERIPHERAL LPI2C15    /*!<@brief Peripheral name */
#define BOARD_INITPMIC_I2CPINS_PMIC_I2C_SDA_SIGNAL SDA            /*!<@brief Signal name */
                                                                  /* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPMIC_I2CPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */

/*! @name PIO7_14 (coord P14), U388L[P14]/U35[E4]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_PERIPHERAL GPIO7
/*!
 * @brief Signal name */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_CHANNEL 14

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_GPIO GPIO7
/*!
 * @brief GPIO pin mask */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_GPIO_PIN_MASK (1U << 14U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_PORT 7U
/*!
 * @brief PORT pin number */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_PIN 14U
/*!
 * @brief PORT pin mask */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL0_PIN_MASK (1U << 14U)
/* @} */

/*! @name PIO7_15 (coord M14), U388L[M14]/U35[E3]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_PERIPHERAL GPIO7
/*!
 * @brief Signal name */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_CHANNEL 15

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_GPIO GPIO7
/*!
 * @brief GPIO pin mask */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_GPIO_PIN_MASK (1U << 15U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_PORT 7U
/*!
 * @brief PORT pin number */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_PIN 15U
/*!
 * @brief PORT pin mask */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL1_PIN_MASK (1U << 15U)
/* @} */

/*! @name PIO7_16 (coord M15), U388L[M15]/U35[C5]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_PERIPHERAL GPIO7
/*!
 * @brief Signal name */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_CHANNEL 16

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_GPIO GPIO7
/*!
 * @brief GPIO pin mask */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_GPIO_PIN_MASK (1U << 16U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_PORT 7U
/*!
 * @brief PORT pin number */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_PIN 16U
/*!
 * @brief PORT pin mask */
#define BOARD_INITPMIC_DVSPINS_PMIC_DVS_CTRL2_PIN_MASK (1U << 16U)
/* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitPMIC_DVSPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#define IOPCTL_PIO_ANAMUX_DI 0x00u        /*!<@brief Analog mux is disabled */
#define IOPCTL_PIO_DRIVE_100OHM 0x00u     /*!<@brief Selects transmitter current drive 100ohm */
#define IOPCTL_PIO_FULLDRIVE_DI 0x00u     /*!<@brief Normal drive */
#define IOPCTL_PIO_FUNC0 0x00u            /*!<@brief Selects pin function 0 */
#define IOPCTL_PIO_FUNC5 0x05u            /*!<@brief Selects pin function 5 */
#define IOPCTL_PIO_INBUF_DI 0x00u         /*!<@brief Disable input buffer function */
#define IOPCTL_PIO_INBUF_EN 0x40u         /*!<@brief Enables input buffer function */
#define IOPCTL_PIO_INV_DI 0x00u           /*!<@brief Input function is not inverted */
#define IOPCTL_PIO_PSEDRAIN_DI 0x00u      /*!<@brief Pseudo Output Drain is disabled */
#define IOPCTL_PIO_PULLDOWN_EN 0x00u      /*!<@brief Enable pull-down function */
#define IOPCTL_PIO_PUPD_DI 0x00u          /*!<@brief Disable pull-up / pull-down function */
#define IOPCTL_PIO_PUPD_EN 0x10u          /*!<@brief Enable pull-up / pull-down function */
#define IOPCTL_PIO_SLEW_RATE_NORMAL 0x00u /*!<@brief Normal mode */
#define IOPCTL_PIO_SLEW_RATE_SLOW 0x80u   /*!<@brief Slow mode */

/*! @name PIO2_6 (coord H6), U388G[H6]/J5[7]/J4[13]/J53[15]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D6_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D6_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D6_CHANNEL 6
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D6_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D6_PIN 6U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D6_PIN_MASK (1U << 6U)
/* @} */

/*! @name PIO2_7 (coord G6), U388G[G6]/J5[8]/J22[1]/J4[14]/J53[16]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D7_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D7_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D7_CHANNEL 7
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D7_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D7_PIN 7U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D7_PIN_MASK (1U << 7U)
/* @} */

/*! @name PIO2_8 (coord G4), U388G[G4]/J6[1]/J52[13]/J4[15]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D8_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D8_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D8_CHANNEL 8
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D8_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D8_PIN 8U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D8_PIN_MASK (1U << 8U)
/* @} */

/*! @name PIO2_9 (coord G5), U388G[G5]/J6[2]/J53[14]/J4[16]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D9_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D9_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D9_CHANNEL 9
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D9_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D9_PIN 9U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D9_PIN_MASK (1U << 9U)
/* @} */

/*! @name PIO2_10 (coord F5), U388G[F5]/J53[11]/J4[15]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D10_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D10_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D10_CHANNEL 10
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D10_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D10_PIN 10U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D10_PIN_MASK (1U << 10U)
/* @} */

/*! @name PIO2_11 (coord F3), U388G[F3]/J53[12]/J4[18]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D11_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D11_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D11_CHANNEL 11
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D11_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D11_PIN 11U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D11_PIN_MASK (1U << 11U)
/* @} */

/*! @name PIO2_12 (coord E3), U388G[E3]/J53[9]/J4[19]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D12_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D12_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D12_CHANNEL 12
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D12_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D12_PIN 12U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D12_PIN_MASK (1U << 12U)
/* @} */

/*! @name PIO2_13 (coord E4), U388G[E4]/J53[10]/J4[20]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D13_PERIPHERAL FLEXIO
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D13_SIGNAL IO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D13_CHANNEL 13
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D13_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D13_PIN 13U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D13_PIN_MASK (1U << 13U)
/* @} */

/*! @name PIO2_0 (coord H2), U388G[H2]/J5[5]/J4[9]/J53[18]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_PERIPHERAL GPIO2
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_CHANNEL 0

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_GPIO GPIO2
/*!
 * @brief GPIO pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_GPIO_PIN_MASK (1U << 0U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_PIN 0U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D0_PIN_MASK (1U << 0U)
/* @} */

/*! @name PIO2_1 (coord G2), U388G[G2]/J5[6]/J4[8]/J53[7]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_PERIPHERAL GPIO2
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_CHANNEL 1

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_GPIO GPIO2
/*!
 * @brief GPIO pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_GPIO_PIN_MASK (1U << 1U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_PIN 1U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D1_PIN_MASK (1U << 1U)
/* @} */

/*! @name PIO2_15 (coord D3), U388G[D3]/J5[3]/J11[1]/J4[7]/J53[8]
  @{ */
/* Routed pin properties */
/*!
 * @brief Peripheral name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_PERIPHERAL GPIO2
/*!
 * @brief Signal name */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_SIGNAL GPIO
/*!
 * @brief Signal channel */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_CHANNEL 15

/* Symbols to be used with GPIO driver */
/*!
 * @brief GPIO peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_GPIO GPIO2
/*!
 * @brief GPIO pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_GPIO_PIN_MASK (1U << 15U)
/*!
 * @brief PORT peripheral base pointer */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_PORT 2U
/*!
 * @brief PORT pin number */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_PIN 15U
/*!
 * @brief PORT pin mask */
#define BOARD_INITFLEXIO_PANELPINS_FXIO_D15_PIN_MASK (1U << 15U)
/* @} */

/*!
 * @brief Configures pin routing and optionally pin electrical features.
 *
 */
void BOARD_InitFLEXIO_PANELPins(void); /* Function assigned for the Cortex-M33 (Core #0) */

#if defined(__cplusplus)
}
#endif

/*!
 * @}
 */
#endif /* _PIN_MUX_H_ */

/***********************************************************************************************************************
 * EOF
 **********************************************************************************************************************/
