# CPEN311 LAB1

### Introduction:
In this lab, I will be using System Verilog to design a simple Baccarat Engine on a DE1-Soc Board via implementing a simple datapath and a finite state machine.

### Lab Handout:
https://github.com/RobinHYuan/CPEN311-LAB1/files/6491478/CPEN311_LAB_Handout.pdf

### Important Files:
* **dealcard.sv** &nbsp; &nbsp;  &nbsp;  &nbsp;&nbsp; and **tb_dealcard.sv**
* **scorehand.sv** &nbsp;  &nbsp; &nbsp; and **tb_scorehand.sv**
* **datapath.sv** &nbsp;  &nbsp; &nbsp;  &nbsp; and **tb_datapath.sv**
* **statemachine.sv**&nbsp; and **tb_statemachine.sv**
* **task5.sv** &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;  &nbsp; and **tb_task5**
* **task5.qsf**
* **DE1_SoC.qsf**
