xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../../../../opt/XilinxWebPACK/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../opt/XilinxWebPACK/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_2,../../../../project_LUDH.srcs/sources_1/bd/design_BRAM_A/ipshared/37c2/simulation/blk_mem_gen_v8_4.v,
design_BRAM_A_blk_mem_gen_0_1.v,verilog,xil_defaultlib,../../../bd/design_BRAM_A/ip/design_BRAM_A_blk_mem_gen_0_1/sim/design_BRAM_A_blk_mem_gen_0_1.v,
design_BRAM_A.vhd,vhdl,xil_defaultlib,../../../bd/design_BRAM_A/sim/design_BRAM_A.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
