// Seed: 2925313180
module module_0 (
    output supply1 id_0
);
  wire id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd72,
    parameter id_4  = 32'd37
) (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    output tri0 id_3,
    input uwire _id_4,
    input supply1 id_5,
    output uwire id_6#(
        ._id_14(1),
        .id_15 (1),
        .id_16 (1),
        .id_17 (-1'b0),
        .id_18 (-1),
        .id_19 (1)
    ),
    input wand id_7,
    input supply1 id_8,
    output wire id_9,
    output wire id_10,
    input wand id_11,
    input supply0 id_12
);
  module_0 modCall_1 (id_6);
  logic [id_14 : (  id_4  )] id_20;
endmodule
