| units: 30 tech: scmos format: MIT
n RST Reg4_0/DFlipFlop_0/NAND3_0/a_9_8# Reg4_0/DFlipFlop_0/NAND3_0/a_17_8# 2 4 21 48
p RST Reg4_0/DFlipFlop_0/NAND3_3/B VDD 2 8 21 80
n Reg4_0/D0 VSS Reg4_0/DFlipFlop_0/NAND3_0/a_9_8# 2 4 13 48
p Reg4_0/DFlipFlop_0/NAND3_4/A VDD Reg4_0/DFlipFlop_0/NAND3_3/B 2 8 33 80
p Reg4_0/D0 VDD Reg4_0/DFlipFlop_0/NAND3_3/B 2 8 13 80
n Reg4_0/DFlipFlop_0/NAND3_4/A Reg4_0/DFlipFlop_0/NAND3_0/a_17_8# Reg4_0/DFlipFlop_0/NAND3_3/B 2 4 33 48
n CLK Reg4_0/DFlipFlop_0/NAND3_1/a_9_8# Reg4_0/DFlipFlop_0/NAND3_1/a_17_8# 2 4 57 48
p CLK Reg4_0/DFlipFlop_0/NAND3_4/A VDD 2 8 57 80
n Reg4_0/DFlipFlop_0/NAND3_3/B VSS Reg4_0/DFlipFlop_0/NAND3_1/a_9_8# 2 4 49 48
p Reg4_0/DFlipFlop_0/NAND3_5/B VDD Reg4_0/DFlipFlop_0/NAND3_4/A 2 8 69 80
p Reg4_0/DFlipFlop_0/NAND3_3/B VDD Reg4_0/DFlipFlop_0/NAND3_4/A 2 8 49 80
n Reg4_0/DFlipFlop_0/NAND3_5/B Reg4_0/DFlipFlop_0/NAND3_1/a_17_8# Reg4_0/DFlipFlop_0/NAND3_4/A 2 4 69 48
n RST Reg4_0/DFlipFlop_0/NAND3_2/a_9_8# Reg4_0/DFlipFlop_0/NAND3_2/a_17_8# 2 4 93 48
p RST Reg4_0/DFlipFlop_0/NAND3_5/B VDD 2 8 93 80
n CLK VSS Reg4_0/DFlipFlop_0/NAND3_2/a_9_8# 2 4 85 48
p Reg4_0/DFlipFlop_0/NAND3_3/Y VDD Reg4_0/DFlipFlop_0/NAND3_5/B 2 8 105 80
p CLK VDD Reg4_0/DFlipFlop_0/NAND3_5/B 2 8 85 80
n Reg4_0/DFlipFlop_0/NAND3_3/Y Reg4_0/DFlipFlop_0/NAND3_2/a_17_8# Reg4_0/DFlipFlop_0/NAND3_5/B 2 4 105 48
n Reg4_0/DFlipFlop_0/NAND3_3/B Reg4_0/DFlipFlop_0/NAND3_3/a_9_8# Reg4_0/DFlipFlop_0/NAND3_3/a_17_8# 2 4 129 48
p Reg4_0/DFlipFlop_0/NAND3_3/B Reg4_0/DFlipFlop_0/NAND3_3/Y VDD 2 8 129 80
n Reg4_0/DFlipFlop_0/NAND3_5/B VSS Reg4_0/DFlipFlop_0/NAND3_3/a_9_8# 2 4 121 48
p VDD VDD Reg4_0/DFlipFlop_0/NAND3_3/Y 2 8 141 80
p Reg4_0/DFlipFlop_0/NAND3_5/B VDD Reg4_0/DFlipFlop_0/NAND3_3/Y 2 8 121 80
n VDD Reg4_0/DFlipFlop_0/NAND3_3/a_17_8# Reg4_0/DFlipFlop_0/NAND3_3/Y 2 4 141 48
n RST Reg4_0/DFlipFlop_0/NAND3_4/a_9_8# Reg4_0/DFlipFlop_0/NAND3_4/a_17_8# 2 4 165 48
p RST Reg4_0/Q0b VDD 2 8 165 80
n Reg4_0/DFlipFlop_0/NAND3_4/A VSS Reg4_0/DFlipFlop_0/NAND3_4/a_9_8# 2 4 157 48
p Y0 VDD Reg4_0/Q0b 2 8 177 80
p Reg4_0/DFlipFlop_0/NAND3_4/A VDD Reg4_0/Q0b 2 8 157 80
n Y0 Reg4_0/DFlipFlop_0/NAND3_4/a_17_8# Reg4_0/Q0b 2 4 177 48
n Reg4_0/DFlipFlop_0/NAND3_5/B Reg4_0/DFlipFlop_0/NAND3_5/a_9_8# Reg4_0/DFlipFlop_0/NAND3_5/a_17_8# 2 4 201 48
p Reg4_0/DFlipFlop_0/NAND3_5/B Y0 VDD 2 8 201 80
n Reg4_0/Q0b VSS Reg4_0/DFlipFlop_0/NAND3_5/a_9_8# 2 4 193 48
p VDD VDD Y0 2 8 213 80
p Reg4_0/Q0b VDD Y0 2 8 193 80
n VDD Reg4_0/DFlipFlop_0/NAND3_5/a_17_8# Y0 2 4 213 48
n RST Reg4_0/DFlipFlop_1/NAND3_0/a_9_8# Reg4_0/DFlipFlop_1/NAND3_0/a_17_8# 2 4 21 156
p RST Reg4_0/DFlipFlop_1/NAND3_3/B VDD 2 8 21 188
n Reg4_0/D1 VSS Reg4_0/DFlipFlop_1/NAND3_0/a_9_8# 2 4 13 156
p Reg4_0/DFlipFlop_1/NAND3_4/A VDD Reg4_0/DFlipFlop_1/NAND3_3/B 2 8 33 188
p Reg4_0/D1 VDD Reg4_0/DFlipFlop_1/NAND3_3/B 2 8 13 188
n Reg4_0/DFlipFlop_1/NAND3_4/A Reg4_0/DFlipFlop_1/NAND3_0/a_17_8# Reg4_0/DFlipFlop_1/NAND3_3/B 2 4 33 156
n CLK Reg4_0/DFlipFlop_1/NAND3_1/a_9_8# Reg4_0/DFlipFlop_1/NAND3_1/a_17_8# 2 4 57 156
p CLK Reg4_0/DFlipFlop_1/NAND3_4/A VDD 2 8 57 188
n Reg4_0/DFlipFlop_1/NAND3_3/B VSS Reg4_0/DFlipFlop_1/NAND3_1/a_9_8# 2 4 49 156
p Reg4_0/DFlipFlop_1/NAND3_5/B VDD Reg4_0/DFlipFlop_1/NAND3_4/A 2 8 69 188
p Reg4_0/DFlipFlop_1/NAND3_3/B VDD Reg4_0/DFlipFlop_1/NAND3_4/A 2 8 49 188
n Reg4_0/DFlipFlop_1/NAND3_5/B Reg4_0/DFlipFlop_1/NAND3_1/a_17_8# Reg4_0/DFlipFlop_1/NAND3_4/A 2 4 69 156
n RST Reg4_0/DFlipFlop_1/NAND3_2/a_9_8# Reg4_0/DFlipFlop_1/NAND3_2/a_17_8# 2 4 93 156
p RST Reg4_0/DFlipFlop_1/NAND3_5/B VDD 2 8 93 188
n CLK VSS Reg4_0/DFlipFlop_1/NAND3_2/a_9_8# 2 4 85 156
p Reg4_0/DFlipFlop_1/NAND3_3/Y VDD Reg4_0/DFlipFlop_1/NAND3_5/B 2 8 105 188
p CLK VDD Reg4_0/DFlipFlop_1/NAND3_5/B 2 8 85 188
n Reg4_0/DFlipFlop_1/NAND3_3/Y Reg4_0/DFlipFlop_1/NAND3_2/a_17_8# Reg4_0/DFlipFlop_1/NAND3_5/B 2 4 105 156
n Reg4_0/DFlipFlop_1/NAND3_3/B Reg4_0/DFlipFlop_1/NAND3_3/a_9_8# Reg4_0/DFlipFlop_1/NAND3_3/a_17_8# 2 4 129 156
p Reg4_0/DFlipFlop_1/NAND3_3/B Reg4_0/DFlipFlop_1/NAND3_3/Y VDD 2 8 129 188
n Reg4_0/DFlipFlop_1/NAND3_5/B VSS Reg4_0/DFlipFlop_1/NAND3_3/a_9_8# 2 4 121 156
p VDD VDD Reg4_0/DFlipFlop_1/NAND3_3/Y 2 8 141 188
p Reg4_0/DFlipFlop_1/NAND3_5/B VDD Reg4_0/DFlipFlop_1/NAND3_3/Y 2 8 121 188
n VDD Reg4_0/DFlipFlop_1/NAND3_3/a_17_8# Reg4_0/DFlipFlop_1/NAND3_3/Y 2 4 141 156
n RST Reg4_0/DFlipFlop_1/NAND3_4/a_9_8# Reg4_0/DFlipFlop_1/NAND3_4/a_17_8# 2 4 165 156
p RST Reg4_0/Q1b VDD 2 8 165 188
n Reg4_0/DFlipFlop_1/NAND3_4/A VSS Reg4_0/DFlipFlop_1/NAND3_4/a_9_8# 2 4 157 156
p Y1 VDD Reg4_0/Q1b 2 8 177 188
p Reg4_0/DFlipFlop_1/NAND3_4/A VDD Reg4_0/Q1b 2 8 157 188
n Y1 Reg4_0/DFlipFlop_1/NAND3_4/a_17_8# Reg4_0/Q1b 2 4 177 156
n Reg4_0/DFlipFlop_1/NAND3_5/B Reg4_0/DFlipFlop_1/NAND3_5/a_9_8# Reg4_0/DFlipFlop_1/NAND3_5/a_17_8# 2 4 201 156
p Reg4_0/DFlipFlop_1/NAND3_5/B Y1 VDD 2 8 201 188
n Reg4_0/Q1b VSS Reg4_0/DFlipFlop_1/NAND3_5/a_9_8# 2 4 193 156
p VDD VDD Y1 2 8 213 188
p Reg4_0/Q1b VDD Y1 2 8 193 188
n VDD Reg4_0/DFlipFlop_1/NAND3_5/a_17_8# Y1 2 4 213 156
n RST Reg4_0/DFlipFlop_2/NAND3_0/a_9_8# Reg4_0/DFlipFlop_2/NAND3_0/a_17_8# 2 4 21 264
p RST Reg4_0/DFlipFlop_2/NAND3_3/B VDD 2 8 21 296
n Reg4_0/D2 VSS Reg4_0/DFlipFlop_2/NAND3_0/a_9_8# 2 4 13 264
p Reg4_0/DFlipFlop_2/NAND3_4/A VDD Reg4_0/DFlipFlop_2/NAND3_3/B 2 8 33 296
p Reg4_0/D2 VDD Reg4_0/DFlipFlop_2/NAND3_3/B 2 8 13 296
n Reg4_0/DFlipFlop_2/NAND3_4/A Reg4_0/DFlipFlop_2/NAND3_0/a_17_8# Reg4_0/DFlipFlop_2/NAND3_3/B 2 4 33 264
n CLK Reg4_0/DFlipFlop_2/NAND3_1/a_9_8# Reg4_0/DFlipFlop_2/NAND3_1/a_17_8# 2 4 57 264
p CLK Reg4_0/DFlipFlop_2/NAND3_4/A VDD 2 8 57 296
n Reg4_0/DFlipFlop_2/NAND3_3/B VSS Reg4_0/DFlipFlop_2/NAND3_1/a_9_8# 2 4 49 264
p Reg4_0/DFlipFlop_2/NAND3_5/B VDD Reg4_0/DFlipFlop_2/NAND3_4/A 2 8 69 296
p Reg4_0/DFlipFlop_2/NAND3_3/B VDD Reg4_0/DFlipFlop_2/NAND3_4/A 2 8 49 296
n Reg4_0/DFlipFlop_2/NAND3_5/B Reg4_0/DFlipFlop_2/NAND3_1/a_17_8# Reg4_0/DFlipFlop_2/NAND3_4/A 2 4 69 264
n RST Reg4_0/DFlipFlop_2/NAND3_2/a_9_8# Reg4_0/DFlipFlop_2/NAND3_2/a_17_8# 2 4 93 264
p RST Reg4_0/DFlipFlop_2/NAND3_5/B VDD 2 8 93 296
n CLK VSS Reg4_0/DFlipFlop_2/NAND3_2/a_9_8# 2 4 85 264
p Reg4_0/DFlipFlop_2/NAND3_3/Y VDD Reg4_0/DFlipFlop_2/NAND3_5/B 2 8 105 296
p CLK VDD Reg4_0/DFlipFlop_2/NAND3_5/B 2 8 85 296
n Reg4_0/DFlipFlop_2/NAND3_3/Y Reg4_0/DFlipFlop_2/NAND3_2/a_17_8# Reg4_0/DFlipFlop_2/NAND3_5/B 2 4 105 264
n Reg4_0/DFlipFlop_2/NAND3_3/B Reg4_0/DFlipFlop_2/NAND3_3/a_9_8# Reg4_0/DFlipFlop_2/NAND3_3/a_17_8# 2 4 129 264
p Reg4_0/DFlipFlop_2/NAND3_3/B Reg4_0/DFlipFlop_2/NAND3_3/Y VDD 2 8 129 296
n Reg4_0/DFlipFlop_2/NAND3_5/B VSS Reg4_0/DFlipFlop_2/NAND3_3/a_9_8# 2 4 121 264
p VDD VDD Reg4_0/DFlipFlop_2/NAND3_3/Y 2 8 141 296
p Reg4_0/DFlipFlop_2/NAND3_5/B VDD Reg4_0/DFlipFlop_2/NAND3_3/Y 2 8 121 296
n VDD Reg4_0/DFlipFlop_2/NAND3_3/a_17_8# Reg4_0/DFlipFlop_2/NAND3_3/Y 2 4 141 264
n RST Reg4_0/DFlipFlop_2/NAND3_4/a_9_8# Reg4_0/DFlipFlop_2/NAND3_4/a_17_8# 2 4 165 264
p RST Reg4_0/Q2b VDD 2 8 165 296
n Reg4_0/DFlipFlop_2/NAND3_4/A VSS Reg4_0/DFlipFlop_2/NAND3_4/a_9_8# 2 4 157 264
p Y2 VDD Reg4_0/Q2b 2 8 177 296
p Reg4_0/DFlipFlop_2/NAND3_4/A VDD Reg4_0/Q2b 2 8 157 296
n Y2 Reg4_0/DFlipFlop_2/NAND3_4/a_17_8# Reg4_0/Q2b 2 4 177 264
n Reg4_0/DFlipFlop_2/NAND3_5/B Reg4_0/DFlipFlop_2/NAND3_5/a_9_8# Reg4_0/DFlipFlop_2/NAND3_5/a_17_8# 2 4 201 264
p Reg4_0/DFlipFlop_2/NAND3_5/B Y2 VDD 2 8 201 296
n Reg4_0/Q2b VSS Reg4_0/DFlipFlop_2/NAND3_5/a_9_8# 2 4 193 264
p VDD VDD Y2 2 8 213 296
p Reg4_0/Q2b VDD Y2 2 8 193 296
n VDD Reg4_0/DFlipFlop_2/NAND3_5/a_17_8# Y2 2 4 213 264
n RST Reg4_0/DFlipFlop_3/NAND3_0/a_9_8# Reg4_0/DFlipFlop_3/NAND3_0/a_17_8# 2 4 21 372
p RST Reg4_0/DFlipFlop_3/NAND3_3/B VDD 2 8 21 404
n Reg4_0/D3 VSS Reg4_0/DFlipFlop_3/NAND3_0/a_9_8# 2 4 13 372
p Reg4_0/DFlipFlop_3/NAND3_4/A VDD Reg4_0/DFlipFlop_3/NAND3_3/B 2 8 33 404
p Reg4_0/D3 VDD Reg4_0/DFlipFlop_3/NAND3_3/B 2 8 13 404
n Reg4_0/DFlipFlop_3/NAND3_4/A Reg4_0/DFlipFlop_3/NAND3_0/a_17_8# Reg4_0/DFlipFlop_3/NAND3_3/B 2 4 33 372
n CLK Reg4_0/DFlipFlop_3/NAND3_1/a_9_8# Reg4_0/DFlipFlop_3/NAND3_1/a_17_8# 2 4 57 372
p CLK Reg4_0/DFlipFlop_3/NAND3_4/A VDD 2 8 57 404
n Reg4_0/DFlipFlop_3/NAND3_3/B VSS Reg4_0/DFlipFlop_3/NAND3_1/a_9_8# 2 4 49 372
p Reg4_0/DFlipFlop_3/NAND3_5/B VDD Reg4_0/DFlipFlop_3/NAND3_4/A 2 8 69 404
p Reg4_0/DFlipFlop_3/NAND3_3/B VDD Reg4_0/DFlipFlop_3/NAND3_4/A 2 8 49 404
n Reg4_0/DFlipFlop_3/NAND3_5/B Reg4_0/DFlipFlop_3/NAND3_1/a_17_8# Reg4_0/DFlipFlop_3/NAND3_4/A 2 4 69 372
n RST Reg4_0/DFlipFlop_3/NAND3_2/a_9_8# Reg4_0/DFlipFlop_3/NAND3_2/a_17_8# 2 4 93 372
p RST Reg4_0/DFlipFlop_3/NAND3_5/B VDD 2 8 93 404
n CLK VSS Reg4_0/DFlipFlop_3/NAND3_2/a_9_8# 2 4 85 372
p Reg4_0/DFlipFlop_3/NAND3_3/Y VDD Reg4_0/DFlipFlop_3/NAND3_5/B 2 8 105 404
p CLK VDD Reg4_0/DFlipFlop_3/NAND3_5/B 2 8 85 404
n Reg4_0/DFlipFlop_3/NAND3_3/Y Reg4_0/DFlipFlop_3/NAND3_2/a_17_8# Reg4_0/DFlipFlop_3/NAND3_5/B 2 4 105 372
n Reg4_0/DFlipFlop_3/NAND3_3/B Reg4_0/DFlipFlop_3/NAND3_3/a_9_8# Reg4_0/DFlipFlop_3/NAND3_3/a_17_8# 2 4 129 372
p Reg4_0/DFlipFlop_3/NAND3_3/B Reg4_0/DFlipFlop_3/NAND3_3/Y VDD 2 8 129 404
n Reg4_0/DFlipFlop_3/NAND3_5/B VSS Reg4_0/DFlipFlop_3/NAND3_3/a_9_8# 2 4 121 372
p VDD VDD Reg4_0/DFlipFlop_3/NAND3_3/Y 2 8 141 404
p Reg4_0/DFlipFlop_3/NAND3_5/B VDD Reg4_0/DFlipFlop_3/NAND3_3/Y 2 8 121 404
n VDD Reg4_0/DFlipFlop_3/NAND3_3/a_17_8# Reg4_0/DFlipFlop_3/NAND3_3/Y 2 4 141 372
n RST Reg4_0/DFlipFlop_3/NAND3_4/a_9_8# Reg4_0/DFlipFlop_3/NAND3_4/a_17_8# 2 4 165 372
p RST Reg4_0/Q3b VDD 2 8 165 404
n Reg4_0/DFlipFlop_3/NAND3_4/A VSS Reg4_0/DFlipFlop_3/NAND3_4/a_9_8# 2 4 157 372
p Y3 VDD Reg4_0/Q3b 2 8 177 404
p Reg4_0/DFlipFlop_3/NAND3_4/A VDD Reg4_0/Q3b 2 8 157 404
n Y3 Reg4_0/DFlipFlop_3/NAND3_4/a_17_8# Reg4_0/Q3b 2 4 177 372
n Reg4_0/DFlipFlop_3/NAND3_5/B Reg4_0/DFlipFlop_3/NAND3_5/a_9_8# Reg4_0/DFlipFlop_3/NAND3_5/a_17_8# 2 4 201 372
p Reg4_0/DFlipFlop_3/NAND3_5/B Y3 VDD 2 8 201 404
n Reg4_0/Q3b VSS Reg4_0/DFlipFlop_3/NAND3_5/a_9_8# 2 4 193 372
p VDD VDD Y3 2 8 213 404
p Reg4_0/Q3b VDD Y3 2 8 193 404
n VDD Reg4_0/DFlipFlop_3/NAND3_5/a_17_8# Y3 2 4 213 372
n 8BitAdder_0/FullAdder_0/INV_1/A VSS 8BitAdder_0/FullAdder_1/C 2 4 458 40
p 8BitAdder_0/FullAdder_0/INV_1/A VDD 8BitAdder_0/FullAdder_1/C 2 8 458 72
n VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_0/INV_1/A 2 4 329 40
n VSS VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 385 40
p 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_0/INV_0/A 2 4 393 76
p VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 76
p VDD 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# 2 4 345 76
p Y0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 76
n VDD 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# 2 4 345 40
p VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_0/INV_1/A 2 4 329 76
p VDD 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# 2 4 412 76
p Y0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 76
p Y0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# 2 4 419 76
n Y0 VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 2 4 321 40
n Y0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 40
n VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 40
n 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_0/INV_0/A 2 4 393 40
n VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 40
p VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 76
n Y0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 40
n Y0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_115_8# 2 4 419 40
p VSS VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 385 76
p VDD VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 2 4 369 76
n VDD VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 2 4 369 40
p Y0 VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 2 4 321 76
n VDD 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_108_8# 2 4 412 40
n 8BitAdder_0/FullAdder_0/INV_0/A VSS Reg4_0/D0 2 4 442 40
p 8BitAdder_0/FullAdder_0/INV_0/A VDD Reg4_0/D0 2 8 442 72
n 8BitAdder_0/FullAdder_1/INV_1/A VSS 8BitAdder_0/FullAdder_2/C 2 4 458 132
p 8BitAdder_0/FullAdder_1/INV_1/A VDD 8BitAdder_0/FullAdder_2/C 2 8 458 164
n 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_1/INV_1/A 2 4 329 132
n 8BitAdder_0/FullAdder_1/C VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 385 132
p 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_1/INV_0/A 2 4 393 168
p VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 168
p VSS 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# 2 4 345 168
p Y1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 168
n VSS 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# 2 4 345 132
p 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_1/INV_1/A 2 4 329 168
p VSS 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# 2 4 412 168
p Y1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 168
p Y1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# 2 4 419 168
n Y1 VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 2 4 321 132
n Y1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 132
n VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 132
n 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_1/INV_0/A 2 4 393 132
n 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 132
p 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 168
n Y1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 132
n Y1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_115_8# 2 4 419 132
p 8BitAdder_0/FullAdder_1/C VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 385 168
p VSS VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 2 4 369 168
n VSS VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 2 4 369 132
p Y1 VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 2 4 321 168
n VSS 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_108_8# 2 4 412 132
n 8BitAdder_0/FullAdder_1/INV_0/A VSS Reg4_0/D1 2 4 442 132
p 8BitAdder_0/FullAdder_1/INV_0/A VDD Reg4_0/D1 2 8 442 164
n 8BitAdder_0/FullAdder_2/INV_1/A VSS 8BitAdder_0/FullAdder_3/C 2 4 458 224
p 8BitAdder_0/FullAdder_2/INV_1/A VDD 8BitAdder_0/FullAdder_3/C 2 8 458 256
n 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_2/INV_1/A 2 4 329 224
n 8BitAdder_0/FullAdder_2/C VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 385 224
p 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_2/INV_0/A 2 4 393 260
p VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 260
p VSS 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# 2 4 345 260
p Y2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 260
n VSS 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# 2 4 345 224
p 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_2/INV_1/A 2 4 329 260
p VSS 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# 2 4 412 260
p Y2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 260
p Y2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# 2 4 419 260
n Y2 VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 2 4 321 224
n Y2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 224
n VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 224
n 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_2/INV_0/A 2 4 393 224
n 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 224
p 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 260
n Y2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 224
n Y2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_115_8# 2 4 419 224
p 8BitAdder_0/FullAdder_2/C VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 385 260
p VSS VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 2 4 369 260
n VSS VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 2 4 369 224
p Y2 VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 2 4 321 260
n VSS 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_108_8# 2 4 412 224
n 8BitAdder_0/FullAdder_2/INV_0/A VSS Reg4_0/D2 2 4 442 224
p 8BitAdder_0/FullAdder_2/INV_0/A VDD Reg4_0/D2 2 8 442 256
n 8BitAdder_0/FullAdder_3/INV_1/A VSS 8BitAdder_0/FullAdder_4/C 2 4 458 316
p 8BitAdder_0/FullAdder_3/INV_1/A VDD 8BitAdder_0/FullAdder_4/C 2 8 458 348
n 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_3/INV_1/A 2 4 329 316
n 8BitAdder_0/FullAdder_3/C VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 385 316
p 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_3/INV_0/A 2 4 393 352
p VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 352
p VSS 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# 2 4 345 352
p Y3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 352
n VSS 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# 2 4 345 316
p 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_3/INV_1/A 2 4 329 352
p VSS 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# 2 4 412 352
p Y3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 352
p Y3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# 2 4 419 352
n Y3 VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 2 4 321 316
n Y3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 316
n VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 316
n 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_3/INV_0/A 2 4 393 316
n 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 316
p 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 352
n Y3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 316
n Y3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_115_8# 2 4 419 316
p 8BitAdder_0/FullAdder_3/C VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 385 352
p VSS VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 2 4 369 352
n VSS VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 2 4 369 316
p Y3 VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 2 4 321 352
n VSS 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_108_8# 2 4 412 316
n 8BitAdder_0/FullAdder_3/INV_0/A VSS Reg4_0/D3 2 4 442 316
p 8BitAdder_0/FullAdder_3/INV_0/A VDD Reg4_0/D3 2 8 442 348
n 8BitAdder_0/FullAdder_4/INV_1/A VSS 8BitAdder_0/FullAdder_5/C 2 4 458 408
p 8BitAdder_0/FullAdder_4/INV_1/A VDD 8BitAdder_0/FullAdder_5/C 2 8 458 440
n 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_4/INV_1/A 2 4 329 408
n 8BitAdder_0/FullAdder_4/C VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 385 408
p 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_4/INV_0/A 2 4 393 444
p VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 444
p VSS 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# 2 4 345 444
p VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 444
n VSS 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# 2 4 345 408
p 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_4/INV_1/A 2 4 329 444
p VSS 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# 2 4 412 444
p VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 444
p VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# 2 4 419 444
n VSS VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 2 4 321 408
n VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 408
n VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 408
n 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_4/INV_0/A 2 4 393 408
n 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 408
p 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 444
n VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 408
n VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_115_8# 2 4 419 408
p 8BitAdder_0/FullAdder_4/C VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 385 444
p VSS VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 2 4 369 444
n VSS VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 2 4 369 408
p VSS VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 2 4 321 444
n VSS 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_108_8# 2 4 412 408
n 8BitAdder_0/FullAdder_4/INV_0/A VSS 8BitAdder_0/S4 2 4 442 408
p 8BitAdder_0/FullAdder_4/INV_0/A VDD 8BitAdder_0/S4 2 8 442 440
n 8BitAdder_0/FullAdder_5/INV_1/A VSS 8BitAdder_0/FullAdder_6/C 2 4 458 500
p 8BitAdder_0/FullAdder_5/INV_1/A VDD 8BitAdder_0/FullAdder_6/C 2 8 458 532
n 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_5/INV_1/A 2 4 329 500
n 8BitAdder_0/FullAdder_5/C VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 385 500
p 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_5/INV_0/A 2 4 393 536
p VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 536
p VSS 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# 2 4 345 536
p VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 536
n VSS 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# 2 4 345 500
p 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_5/INV_1/A 2 4 329 536
p VSS 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# 2 4 412 536
p VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 536
p VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# 2 4 419 536
n VSS VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 2 4 321 500
n VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 500
n VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 500
n 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_5/INV_0/A 2 4 393 500
n 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 500
p 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 536
n VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 500
n VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_115_8# 2 4 419 500
p 8BitAdder_0/FullAdder_5/C VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 385 536
p VSS VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 2 4 369 536
n VSS VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 2 4 369 500
p VSS VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 2 4 321 536
n VSS 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_108_8# 2 4 412 500
n 8BitAdder_0/FullAdder_5/INV_0/A VSS 8BitAdder_0/S5 2 4 442 500
p 8BitAdder_0/FullAdder_5/INV_0/A VDD 8BitAdder_0/S5 2 8 442 532
n 8BitAdder_0/FullAdder_6/INV_1/A VSS 8BitAdder_0/FullAdder_7/C 2 4 458 592
p 8BitAdder_0/FullAdder_6/INV_1/A VDD 8BitAdder_0/FullAdder_7/C 2 8 458 624
n 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_6/INV_1/A 2 4 329 592
n 8BitAdder_0/FullAdder_6/C VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 385 592
p 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_6/INV_0/A 2 4 393 628
p VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 628
p VSS 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# 2 4 345 628
p VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 628
n VSS 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# 2 4 345 592
p 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_6/INV_1/A 2 4 329 628
p VSS 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# 2 4 412 628
p VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 628
p VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# 2 4 419 628
n VSS VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 2 4 321 592
n VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 592
n VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 592
n 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_6/INV_0/A 2 4 393 592
n 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 592
p 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 628
n VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 592
n VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_115_8# 2 4 419 592
p 8BitAdder_0/FullAdder_6/C VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 385 628
p VSS VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 2 4 369 628
n VSS VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 2 4 369 592
p VSS VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 2 4 321 628
n VSS 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_108_8# 2 4 412 592
n 8BitAdder_0/FullAdder_6/INV_0/A VSS 8BitAdder_0/S6 2 4 442 592
p 8BitAdder_0/FullAdder_6/INV_0/A VDD 8BitAdder_0/S6 2 8 442 624
n 8BitAdder_0/FullAdder_7/INV_1/A VSS 8BitAdder_0/Cout 2 4 458 684
p 8BitAdder_0/FullAdder_7/INV_1/A VDD 8BitAdder_0/Cout 2 8 458 716
n 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 8BitAdder_0/FullAdder_7/INV_1/A 2 4 329 684
n 8BitAdder_0/FullAdder_7/C VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 385 684
p 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 8BitAdder_0/FullAdder_7/INV_0/A 2 4 393 720
p VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# VDD 2 4 313 720
p VSS 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# 2 4 345 720
p VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# VDD 2 4 377 720
n VSS 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# 2 4 345 684
p 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 8BitAdder_0/FullAdder_7/INV_1/A 2 4 329 720
p VSS 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# 2 4 412 720
p VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_44# VDD 2 4 353 720
p VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_44# 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# 2 4 419 720
n VSS VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 2 4 321 684
n VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# VSS 2 4 377 684
n VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# VSS 2 4 313 684
n 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 8BitAdder_0/FullAdder_7/INV_0/A 2 4 393 684
n 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# VSS 2 4 426 684
p 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_44# VDD 2 4 426 720
n VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_41_8# VSS 2 4 353 684
n VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_115_8# 2 4 419 684
p 8BitAdder_0/FullAdder_7/C VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 385 720
p VSS VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 2 4 369 720
n VSS VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 2 4 369 684
p VSS VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 2 4 321 720
n VSS 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_108_8# 2 4 412 684
n 8BitAdder_0/FullAdder_7/INV_0/A VSS 8BitAdder_0/S7 2 4 442 684
p 8BitAdder_0/FullAdder_7/INV_0/A VDD 8BitAdder_0/S7 2 8 442 716
C 8BitAdder_0/S5 8BitAdder_0/S6 8.93
C Reg4_0/DFlipFlop_2/NAND3_5/B VDD 2.62
C 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/C 3.00
C 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/INV_1/A 2.96
C Y1 VSS 7.17
C 8BitAdder_0/FullAdder_0/INV_1/A VDD 2.32
C Y0 VDD 7.99
C 8BitAdder_0/FullAdder_1/INV_1/A VDD 4.02
C 8BitAdder_0/FullAdder_4/C VDD 2.15
C VSS 8BitAdder_0/FullAdder_7/C 5.17
C RST VDD 6.09
C 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/C 3.00
C VSS Y3 7.20
C 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/C 3.00
C Y2 VDD 4.28
C 8BitAdder_0/FullAdder_4/INV_1/A VDD 4.02
C VSS 8BitAdder_0/FullAdder_7/INV_1/A 2.52
C VSS 8BitAdder_0/FullAdder_2/INV_1/A 2.39
C 8BitAdder_0/FullAdder_1/C VDD 2.12
C Reg4_0/D2 Reg4_0/D3 21.91
C 8BitAdder_0/FullAdder_3/C VDD 2.15
C VSS 8BitAdder_0/FullAdder_6/C 5.17
C 8BitAdder_0/FullAdder_3/INV_1/A VDD 4.02
C VSS 8BitAdder_0/FullAdder_6/INV_1/A 2.70
C RST CLK 8.37
C CLK VDD 4.65
C 8BitAdder_0/S4 8BitAdder_0/S5 8.34
C 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/C 3.00
C VSS 8BitAdder_0/FullAdder_5/C 5.14
C RST Reg4_0/DFlipFlop_1/NAND3_4/A 2.72
C 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/C 3.00
C VSS 8BitAdder_0/FullAdder_5/INV_1/A 2.70
C RST Reg4_0/DFlipFlop_3/NAND3_4/A 2.72
C Reg4_0/DFlipFlop_2/NAND3_4/A VSS 2.33
C VSS Reg4_0/DFlipFlop_0/NAND3_4/A 2.33
C Reg4_0/DFlipFlop_1/NAND3_5/B VDD 2.62
C VSS 8BitAdder_0/FullAdder_0/INV_1/A 3.73
C Y0 VSS 6.96
C Y1 Y2 2.35
C Reg4_0/D0 Reg4_0/D1 19.38
C Y1 8BitAdder_0/FullAdder_1/C 3.43
C Reg4_0/DFlipFlop_0/NAND3_5/B VDD 2.62
C VSS 8BitAdder_0/FullAdder_1/INV_1/A 2.39
C VSS 8BitAdder_0/FullAdder_4/C 5.17
C Reg4_0/DFlipFlop_3/NAND3_5/B VDD 2.62
C Y2 8BitAdder_0/FullAdder_2/C 3.43
C Y2 VSS 7.14
C Y1 VDD 4.30
C Y2 Y3 3.72
C VSS 8BitAdder_0/FullAdder_4/INV_1/A 2.70
C 8BitAdder_0/FullAdder_1/C VSS 2.25
C Reg4_0/D2 Reg4_0/D1 20.71
C 8BitAdder_0/FullAdder_7/C VDD 2.15
C 8BitAdder_0/FullAdder_2/C VDD 2.15
C Reg4_0/D3 8BitAdder_0/S4 7.92
C VSS VDD 34.78
C Y3 VDD 4.75
C 8BitAdder_0/FullAdder_7/INV_1/A VDD 4.02
C 8BitAdder_0/FullAdder_2/INV_1/A VDD 4.02
C 8BitAdder_0/S6 8BitAdder_0/S7 9.52
C Y3 8BitAdder_0/FullAdder_3/C 3.43
C 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/C 3.00
C VSS 8BitAdder_0/FullAdder_3/INV_1/A 2.39
C 8BitAdder_0/FullAdder_6/C VDD 2.15
C 8BitAdder_0/FullAdder_6/INV_1/A VDD 4.02
C 8BitAdder_0/FullAdder_5/C VDD 2.15
C RST Reg4_0/DFlipFlop_2/NAND3_4/A 2.72
C Reg4_0/DFlipFlop_1/NAND3_4/A VSS 2.33
C RST Reg4_0/DFlipFlop_0/NAND3_4/A 2.72
C 8BitAdder_0/FullAdder_5/INV_1/A VDD 4.02
C VSS Reg4_0/DFlipFlop_3/NAND3_4/A 2.33
C 8BitAdder_0/S7 GND 9.93
R 8BitAdder_0/S7 24
= 8BitAdder_0/S7 m1_467_668#
= 8BitAdder_0/S7 8BitAdder_0/FullAdder_7/S
= 8BitAdder_0/S7 8BitAdder_0/FullAdder_7/INV_0/Y
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_7/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_7/INV_0/A 89
= 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_7/INV_0/A 8BitAdder_0/FullAdder_7/m1_131_20#
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_7/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_7/INV_1/A 153
= 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_7/INV_1/A 8BitAdder_0/FullAdder_7/m1_131_n32#
= 8BitAdder_0/Cout 8BitAdder_0/FullAdder_7/Cout
= 8BitAdder_0/Cout 8BitAdder_0/FullAdder_7/INV_1/Y
C 8BitAdder_0/S6 GND 9.93
R 8BitAdder_0/S6 24
= 8BitAdder_0/S6 m1_467_576#
= 8BitAdder_0/S6 8BitAdder_0/FullAdder_6/S
= 8BitAdder_0/S6 8BitAdder_0/FullAdder_6/INV_0/Y
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_6/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_6/INV_0/A 89
= 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_6/INV_0/A 8BitAdder_0/FullAdder_6/m1_131_20#
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_6/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_6/INV_1/A 153
= 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_6/INV_1/A 8BitAdder_0/FullAdder_6/m1_131_n32#
C 8BitAdder_0/FullAdder_7/C GND 9.38
R 8BitAdder_0/FullAdder_7/C 192
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_6/Cout
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/m1_123_620#
= 8BitAdder_0/FullAdder_7/C 8BitAdder_0/FullAdder_6/INV_1/Y
C 8BitAdder_0/S5 GND 9.93
R 8BitAdder_0/S5 24
= 8BitAdder_0/S5 m1_467_484#
= 8BitAdder_0/S5 8BitAdder_0/FullAdder_5/S
= 8BitAdder_0/S5 8BitAdder_0/FullAdder_5/INV_0/Y
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_5/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_5/INV_0/A 89
= 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_5/INV_0/A 8BitAdder_0/FullAdder_5/m1_131_20#
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_5/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_5/INV_1/A 153
= 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_5/INV_1/A 8BitAdder_0/FullAdder_5/m1_131_n32#
C 8BitAdder_0/FullAdder_6/C GND 9.38
R 8BitAdder_0/FullAdder_6/C 192
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_5/Cout
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/m1_123_528#
= 8BitAdder_0/FullAdder_6/C 8BitAdder_0/FullAdder_5/INV_1/Y
C 8BitAdder_0/S4 GND 9.93
R 8BitAdder_0/S4 24
= 8BitAdder_0/S4 m1_467_392#
= 8BitAdder_0/S4 8BitAdder_0/FullAdder_4/S
= 8BitAdder_0/S4 8BitAdder_0/FullAdder_4/INV_0/Y
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_4/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_4/INV_0/A 89
= 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_4/INV_0/A 8BitAdder_0/FullAdder_4/m1_131_20#
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_4/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_4/INV_1/A 153
= 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_4/INV_1/A 8BitAdder_0/FullAdder_4/m1_131_n32#
C 8BitAdder_0/FullAdder_5/C GND 9.38
R 8BitAdder_0/FullAdder_5/C 192
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_4/Cout
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/m1_123_436#
= 8BitAdder_0/FullAdder_5/C 8BitAdder_0/FullAdder_4/INV_1/Y
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_3/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_3/INV_0/A 89
= 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_3/INV_0/A 8BitAdder_0/FullAdder_3/m1_131_20#
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_3/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_3/INV_1/A 153
= 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_3/INV_1/A 8BitAdder_0/FullAdder_3/m1_131_n32#
C 8BitAdder_0/FullAdder_4/C GND 9.38
R 8BitAdder_0/FullAdder_4/C 192
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_3/Cout
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/m1_123_344#
= 8BitAdder_0/FullAdder_4/C 8BitAdder_0/FullAdder_3/INV_1/Y
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_2/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_2/INV_0/A 89
= 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_2/INV_0/A 8BitAdder_0/FullAdder_2/m1_131_20#
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_2/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_2/INV_1/A 153
= 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_2/INV_1/A 8BitAdder_0/FullAdder_2/m1_131_n32#
C 8BitAdder_0/FullAdder_3/C GND 9.34
R 8BitAdder_0/FullAdder_3/C 192
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_2/Cout
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/m1_123_252#
= 8BitAdder_0/FullAdder_3/C 8BitAdder_0/FullAdder_2/INV_1/Y
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_1/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_1/INV_0/A 89
= 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_1/INV_0/A 8BitAdder_0/FullAdder_1/m1_131_20#
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_1/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_1/INV_1/A 153
= 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_1/INV_1/A 8BitAdder_0/FullAdder_1/m1_131_n32#
C 8BitAdder_0/FullAdder_1/C GND 9.38
R 8BitAdder_0/FullAdder_1/C 192
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_0/Cout
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_0/INV_1/Y
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/m1_123_68#
= 8BitAdder_0/FullAdder_1/C 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/C
C 8BitAdder_0/FullAdder_2/C GND 9.38
R 8BitAdder_0/FullAdder_2/C 192
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/C
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_1/Cout
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/m1_123_160#
= 8BitAdder_0/FullAdder_2/C 8BitAdder_0/FullAdder_1/INV_1/Y
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_8# 18
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_8# 18
C 8BitAdder_0/FullAdder_0/INV_0/A GND 3.05
R 8BitAdder_0/FullAdder_0/INV_0/A 89
= 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/S`
= 8BitAdder_0/FullAdder_0/INV_0/A 8BitAdder_0/FullAdder_0/m1_131_20#
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_65_44# 15
R 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/a_2_44# 15
C 8BitAdder_0/FullAdder_0/INV_1/A GND 7.54
R 8BitAdder_0/FullAdder_0/INV_1/A 153
= 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/Cout`
= 8BitAdder_0/FullAdder_0/INV_1/A 8BitAdder_0/FullAdder_0/m1_131_n32#
C Reg4_0/Q3b GND 2.91
R Reg4_0/Q3b 75
= Reg4_0/Q3b Reg4_0/DFlipFlop_3/Qb
= Reg4_0/Q3b Reg4_0/DFlipFlop_3/NAND3_4/Y
= Reg4_0/Q3b Reg4_0/DFlipFlop_3/NAND3_5/A
C Y3 GND 18.12
R Y3 332
= Y3 8BitAdder_0/B3
= Y3 8BitAdder_0/FullAdder_3/B
= Y3 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/B
= Y3 8BitAdder_0/FullAdder_3/m1_112_n16#
= Y3 Reg4_0/Q3
= Y3 Reg4_0/DFlipFlop_3/Q
= Y3 Reg4_0/DFlipFlop_3/NAND3_5/Y
= Y3 Reg4_0/DFlipFlop_3/NAND3_4/C
C Reg4_0/DFlipFlop_3/NAND3_5/B GND 8.91
R Reg4_0/DFlipFlop_3/NAND3_5/B 201
= Reg4_0/DFlipFlop_3/NAND3_5/B Reg4_0/DFlipFlop_3/NAND3_3/A
= Reg4_0/DFlipFlop_3/NAND3_5/B Reg4_0/DFlipFlop_3/NAND3_2/Y
= Reg4_0/DFlipFlop_3/NAND3_5/B Reg4_0/DFlipFlop_3/NAND3_1/C
= Reg4_0/DFlipFlop_3/NAND3_5/B Reg4_0/DFlipFlop_3/m1_58_n40#
C Reg4_0/DFlipFlop_3/NAND3_3/Y GND 3.79
R Reg4_0/DFlipFlop_3/NAND3_3/Y 77
= Reg4_0/DFlipFlop_3/NAND3_3/Y Reg4_0/DFlipFlop_3/NAND3_2/C
= Reg4_0/DFlipFlop_3/NAND3_3/Y Reg4_0/DFlipFlop_3/m1_94_n24#
C Reg4_0/DFlipFlop_3/NAND3_4/A GND 6.89
R Reg4_0/DFlipFlop_3/NAND3_4/A 139
= Reg4_0/DFlipFlop_3/NAND3_4/A Reg4_0/DFlipFlop_3/NAND3_1/Y
= Reg4_0/DFlipFlop_3/NAND3_4/A Reg4_0/DFlipFlop_3/NAND3_0/C
= Reg4_0/DFlipFlop_3/NAND3_4/A Reg4_0/DFlipFlop_3/m1_22_n8#
C Reg4_0/DFlipFlop_3/NAND3_3/B GND 6.01
R Reg4_0/DFlipFlop_3/NAND3_3/B 138
= Reg4_0/DFlipFlop_3/NAND3_3/B Reg4_0/DFlipFlop_3/NAND3_1/A
= Reg4_0/DFlipFlop_3/NAND3_3/B Reg4_0/DFlipFlop_3/NAND3_0/Y
= Reg4_0/DFlipFlop_3/NAND3_3/B Reg4_0/DFlipFlop_3/m1_30_n32#
C Reg4_0/D3 GND 33.18
R Reg4_0/D3 105
= Reg4_0/D3 8BitAdder_0/S3
= Reg4_0/D3 8BitAdder_0/FullAdder_3/S
= Reg4_0/D3 8BitAdder_0/FullAdder_3/INV_0/Y
= Reg4_0/D3 m1_n36_356#
= Reg4_0/D3 Reg4_0/DFlipFlop_3/D
= Reg4_0/D3 Reg4_0/DFlipFlop_3/NAND3_0/A
C VSS GND 176.26
R VSS 4324
= VSS 8BitAdder_0/B7
= VSS 8BitAdder_0/FullAdder_7/B
= VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/B
= VSS 8BitAdder_0/FullAdder_7/m1_112_n16#
= VSS 8BitAdder_0/A7
= VSS 8BitAdder_0/FullAdder_7/A
= VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/A
= VSS 8BitAdder_0/A5
= VSS 8BitAdder_0/FullAdder_5/A
= VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/A
= VSS 8BitAdder_0/B6
= VSS 8BitAdder_0/FullAdder_6/B
= VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/B
= VSS 8BitAdder_0/FullAdder_6/m1_112_n16#
= VSS 8BitAdder_0/A6
= VSS 8BitAdder_0/FullAdder_6/A
= VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/A
= VSS 8BitAdder_0/B4
= VSS 8BitAdder_0/FullAdder_4/B
= VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/B
= VSS 8BitAdder_0/FullAdder_4/m1_112_n16#
= VSS 8BitAdder_0/A4
= VSS 8BitAdder_0/FullAdder_4/A
= VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/A
= VSS 8BitAdder_0/B5
= VSS 8BitAdder_0/FullAdder_5/B
= VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/B
= VSS 8BitAdder_0/FullAdder_5/m1_112_n16#
= VSS 8BitAdder_0/A3
= VSS 8BitAdder_0/FullAdder_3/A
= VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/A
= VSS 8BitAdder_0/A2
= VSS 8BitAdder_0/FullAdder_2/A
= VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/A
= VSS 8BitAdder_0/A1
= VSS 8BitAdder_0/FullAdder_1/A
= VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/A
= VSS 8BitAdder_0/Cin
= VSS 8BitAdder_0/FullAdder_0/C
= VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/C
= VSS 8BitAdder_0/VSS
= VSS 8BitAdder_0/FullAdder_7/VSS
= VSS 8BitAdder_0/FullAdder_7/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_7/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_6/VSS
= VSS 8BitAdder_0/FullAdder_6/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_6/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_5/VSS
= VSS 8BitAdder_0/FullAdder_5/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_5/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_4/VSS
= VSS 8BitAdder_0/FullAdder_4/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_4/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_2/VSS
= VSS 8BitAdder_0/FullAdder_2/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_2/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_3/VSS
= VSS 8BitAdder_0/FullAdder_3/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_3/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_1/VSS
= VSS 8BitAdder_0/FullAdder_1/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_1/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VSS
= VSS 8BitAdder_0/FullAdder_0/VSS
= VSS 8BitAdder_0/FullAdder_0/INV_0/VSS
= VSS 8BitAdder_0/FullAdder_0/INV_1/VSS
= VSS 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VSS
= VSS Reg4_0/VSS
= VSS Reg4_0/DFlipFlop_0/VSS
= VSS Reg4_0/DFlipFlop_0/NAND3_0/VSS
= VSS Reg4_0/DFlipFlop_0/NAND3_5/VSS
= VSS Reg4_0/DFlipFlop_0/NAND3_1/VSS
= VSS Reg4_0/DFlipFlop_0/NAND3_2/VSS
= VSS Reg4_0/DFlipFlop_0/NAND3_3/VSS
= VSS Reg4_0/DFlipFlop_0/NAND3_4/VSS
= VSS Reg4_0/DFlipFlop_0/m1_186_0#
= VSS Reg4_0/DFlipFlop_3/VSS
= VSS Reg4_0/DFlipFlop_3/NAND3_0/VSS
= VSS Reg4_0/DFlipFlop_3/NAND3_5/VSS
= VSS Reg4_0/DFlipFlop_3/NAND3_1/VSS
= VSS Reg4_0/DFlipFlop_3/NAND3_2/VSS
= VSS Reg4_0/DFlipFlop_3/NAND3_3/VSS
= VSS Reg4_0/DFlipFlop_3/NAND3_4/VSS
= VSS Reg4_0/DFlipFlop_3/m1_186_0#
= VSS Reg4_0/DFlipFlop_2/VSS
= VSS Reg4_0/DFlipFlop_1/VSS
= VSS Reg4_0/DFlipFlop_1/NAND3_0/VSS
= VSS Reg4_0/DFlipFlop_1/NAND3_5/VSS
= VSS Reg4_0/DFlipFlop_1/NAND3_1/VSS
= VSS Reg4_0/DFlipFlop_1/NAND3_2/VSS
= VSS Reg4_0/DFlipFlop_1/NAND3_3/VSS
= VSS Reg4_0/DFlipFlop_1/NAND3_4/VSS
= VSS Reg4_0/DFlipFlop_1/m1_186_0#
= VSS Reg4_0/DFlipFlop_2/NAND3_0/VSS
= VSS Reg4_0/DFlipFlop_2/NAND3_5/VSS
= VSS Reg4_0/DFlipFlop_2/NAND3_1/VSS
= VSS Reg4_0/DFlipFlop_2/NAND3_2/VSS
= VSS Reg4_0/DFlipFlop_2/NAND3_3/VSS
= VSS Reg4_0/DFlipFlop_2/NAND3_4/VSS
= VSS Reg4_0/DFlipFlop_2/m1_186_0#
C Reg4_0/Q2b GND 2.91
R Reg4_0/Q2b 75
= Reg4_0/Q2b Reg4_0/DFlipFlop_2/Qb
= Reg4_0/Q2b Reg4_0/DFlipFlop_2/NAND3_4/Y
= Reg4_0/Q2b Reg4_0/DFlipFlop_2/NAND3_5/A
C Y2 GND 17.16
R Y2 330
= Y2 8BitAdder_0/B2
= Y2 8BitAdder_0/FullAdder_2/B
= Y2 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/B
= Y2 8BitAdder_0/FullAdder_2/m1_112_n16#
= Y2 Reg4_0/Q2
= Y2 Reg4_0/DFlipFlop_2/Q
= Y2 Reg4_0/DFlipFlop_2/NAND3_5/Y
= Y2 Reg4_0/DFlipFlop_2/NAND3_4/C
C Reg4_0/DFlipFlop_2/NAND3_5/B GND 8.91
R Reg4_0/DFlipFlop_2/NAND3_5/B 201
= Reg4_0/DFlipFlop_2/NAND3_5/B Reg4_0/DFlipFlop_2/NAND3_3/A
= Reg4_0/DFlipFlop_2/NAND3_5/B Reg4_0/DFlipFlop_2/NAND3_2/Y
= Reg4_0/DFlipFlop_2/NAND3_5/B Reg4_0/DFlipFlop_2/NAND3_1/C
= Reg4_0/DFlipFlop_2/NAND3_5/B Reg4_0/DFlipFlop_2/m1_58_n40#
C Reg4_0/DFlipFlop_2/NAND3_3/Y GND 3.79
R Reg4_0/DFlipFlop_2/NAND3_3/Y 77
= Reg4_0/DFlipFlop_2/NAND3_3/Y Reg4_0/DFlipFlop_2/NAND3_2/C
= Reg4_0/DFlipFlop_2/NAND3_3/Y Reg4_0/DFlipFlop_2/m1_94_n24#
C Reg4_0/DFlipFlop_2/NAND3_4/A GND 6.89
R Reg4_0/DFlipFlop_2/NAND3_4/A 139
= Reg4_0/DFlipFlop_2/NAND3_4/A Reg4_0/DFlipFlop_2/NAND3_1/Y
= Reg4_0/DFlipFlop_2/NAND3_4/A Reg4_0/DFlipFlop_2/NAND3_0/C
= Reg4_0/DFlipFlop_2/NAND3_4/A Reg4_0/DFlipFlop_2/m1_22_n8#
C Reg4_0/DFlipFlop_2/NAND3_3/B GND 6.01
R Reg4_0/DFlipFlop_2/NAND3_3/B 138
= Reg4_0/DFlipFlop_2/NAND3_3/B Reg4_0/DFlipFlop_2/NAND3_1/A
= Reg4_0/DFlipFlop_2/NAND3_3/B Reg4_0/DFlipFlop_2/NAND3_0/Y
= Reg4_0/DFlipFlop_2/NAND3_3/B Reg4_0/DFlipFlop_2/m1_30_n32#
C Reg4_0/D2 GND 32.96
R Reg4_0/D2 105
= Reg4_0/D2 8BitAdder_0/S2
= Reg4_0/D2 8BitAdder_0/FullAdder_2/S
= Reg4_0/D2 8BitAdder_0/FullAdder_2/INV_0/Y
= Reg4_0/D2 m1_n36_765#
= Reg4_0/D2 Reg4_0/DFlipFlop_2/D
= Reg4_0/D2 Reg4_0/DFlipFlop_2/NAND3_0/A
C Reg4_0/Q1b GND 2.91
R Reg4_0/Q1b 75
= Reg4_0/Q1b Reg4_0/DFlipFlop_1/Qb
= Reg4_0/Q1b Reg4_0/DFlipFlop_1/NAND3_4/Y
= Reg4_0/Q1b Reg4_0/DFlipFlop_1/NAND3_5/A
C Y1 GND 16.18
R Y1 328
= Y1 8BitAdder_0/B1
= Y1 8BitAdder_0/FullAdder_1/B
= Y1 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/B
= Y1 8BitAdder_0/FullAdder_1/m1_112_n16#
= Y1 Reg4_0/Q1
= Y1 Reg4_0/DFlipFlop_1/Q
= Y1 Reg4_0/DFlipFlop_1/NAND3_5/Y
= Y1 Reg4_0/DFlipFlop_1/NAND3_4/C
C Reg4_0/DFlipFlop_1/NAND3_5/B GND 8.91
R Reg4_0/DFlipFlop_1/NAND3_5/B 201
= Reg4_0/DFlipFlop_1/NAND3_5/B Reg4_0/DFlipFlop_1/NAND3_3/A
= Reg4_0/DFlipFlop_1/NAND3_5/B Reg4_0/DFlipFlop_1/NAND3_2/Y
= Reg4_0/DFlipFlop_1/NAND3_5/B Reg4_0/DFlipFlop_1/NAND3_1/C
= Reg4_0/DFlipFlop_1/NAND3_5/B Reg4_0/DFlipFlop_1/m1_58_n40#
C Reg4_0/DFlipFlop_1/NAND3_3/Y GND 3.79
R Reg4_0/DFlipFlop_1/NAND3_3/Y 77
= Reg4_0/DFlipFlop_1/NAND3_3/Y Reg4_0/DFlipFlop_1/NAND3_2/C
= Reg4_0/DFlipFlop_1/NAND3_3/Y Reg4_0/DFlipFlop_1/m1_94_n24#
C RST GND 32.51
R RST 743
= RST Reg4_0/RST
= RST Reg4_0/DFlipFlop_0/RST
= RST Reg4_0/DFlipFlop_0/NAND3_4/B
= RST Reg4_0/DFlipFlop_0/NAND3_0/B
= RST Reg4_0/DFlipFlop_0/NAND3_2/B
= RST Reg4_0/DFlipFlop_3/RST
= RST Reg4_0/DFlipFlop_3/NAND3_4/B
= RST Reg4_0/DFlipFlop_3/NAND3_0/B
= RST Reg4_0/DFlipFlop_3/NAND3_2/B
= RST Reg4_0/DFlipFlop_2/RST
= RST Reg4_0/DFlipFlop_2/NAND3_4/B
= RST Reg4_0/DFlipFlop_2/NAND3_0/B
= RST Reg4_0/DFlipFlop_2/NAND3_2/B
= RST Reg4_0/DFlipFlop_1/RST
= RST Reg4_0/DFlipFlop_1/NAND3_4/B
= RST Reg4_0/DFlipFlop_1/NAND3_0/B
= RST Reg4_0/DFlipFlop_1/NAND3_2/B
C CLK GND 19.24
R CLK 494
= CLK Reg4_0/CLK
= CLK Reg4_0/DFlipFlop_0/CLK
= CLK Reg4_0/DFlipFlop_0/NAND3_1/B
= CLK Reg4_0/DFlipFlop_0/NAND3_2/A
= CLK Reg4_0/DFlipFlop_3/CLK
= CLK Reg4_0/DFlipFlop_3/NAND3_1/B
= CLK Reg4_0/DFlipFlop_3/NAND3_2/A
= CLK Reg4_0/DFlipFlop_2/CLK
= CLK Reg4_0/DFlipFlop_2/NAND3_1/B
= CLK Reg4_0/DFlipFlop_2/NAND3_2/A
= CLK Reg4_0/DFlipFlop_1/CLK
= CLK Reg4_0/DFlipFlop_1/NAND3_1/B
= CLK Reg4_0/DFlipFlop_1/NAND3_2/A
C Reg4_0/DFlipFlop_1/NAND3_4/A GND 6.89
R Reg4_0/DFlipFlop_1/NAND3_4/A 139
= Reg4_0/DFlipFlop_1/NAND3_4/A Reg4_0/DFlipFlop_1/NAND3_1/Y
= Reg4_0/DFlipFlop_1/NAND3_4/A Reg4_0/DFlipFlop_1/NAND3_0/C
= Reg4_0/DFlipFlop_1/NAND3_4/A Reg4_0/DFlipFlop_1/m1_22_n8#
C Reg4_0/DFlipFlop_1/NAND3_3/B GND 6.01
R Reg4_0/DFlipFlop_1/NAND3_3/B 138
= Reg4_0/DFlipFlop_1/NAND3_3/B Reg4_0/DFlipFlop_1/NAND3_1/A
= Reg4_0/DFlipFlop_1/NAND3_3/B Reg4_0/DFlipFlop_1/NAND3_0/Y
= Reg4_0/DFlipFlop_1/NAND3_3/B Reg4_0/DFlipFlop_1/m1_30_n32#
C Reg4_0/D1 GND 32.73
R Reg4_0/D1 105
= Reg4_0/D1 8BitAdder_0/S1
= Reg4_0/D1 8BitAdder_0/FullAdder_1/S
= Reg4_0/D1 8BitAdder_0/FullAdder_1/INV_0/Y
= Reg4_0/D1 m1_n36_757#
= Reg4_0/D1 Reg4_0/DFlipFlop_1/D
= Reg4_0/D1 Reg4_0/DFlipFlop_1/NAND3_0/A
C Reg4_0/Q0b GND 2.91
R Reg4_0/Q0b 75
= Reg4_0/Q0b Reg4_0/DFlipFlop_0/Qb
= Reg4_0/Q0b Reg4_0/DFlipFlop_0/NAND3_4/Y
= Reg4_0/Q0b Reg4_0/DFlipFlop_0/NAND3_5/A
C Y0 GND 15.24
R Y0 326
= Y0 8BitAdder_0/B0
= Y0 8BitAdder_0/FullAdder_0/B
= Y0 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/B
= Y0 8BitAdder_0/FullAdder_0/m1_112_n16#
= Y0 Reg4_0/Q0
= Y0 Reg4_0/DFlipFlop_0/Q
= Y0 Reg4_0/DFlipFlop_0/NAND3_5/Y
= Y0 Reg4_0/DFlipFlop_0/NAND3_4/C
C VDD GND 541.27
R VDD 77635
= VDD 8BitAdder_0/VDD
= VDD 8BitAdder_0/FullAdder_7/VDD
= VDD 8BitAdder_0/FullAdder_7/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_7/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_7/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_6/VDD
= VDD 8BitAdder_0/FullAdder_6/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_6/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_6/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_5/VDD
= VDD 8BitAdder_0/FullAdder_5/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_5/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_5/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_4/VDD
= VDD 8BitAdder_0/FullAdder_4/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_4/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_4/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_3/VDD
= VDD 8BitAdder_0/FullAdder_3/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_3/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_3/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_2/VDD
= VDD 8BitAdder_0/FullAdder_2/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_2/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_2/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_1/VDD
= VDD 8BitAdder_0/FullAdder_1/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_1/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_1/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/FullAdder_0/VDD
= VDD 8BitAdder_0/FullAdder_0/INV_0/VDD
= VDD 8BitAdder_0/FullAdder_0/INV_1/VDD
= VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/VDD
= VDD 8BitAdder_0/A0
= VDD 8BitAdder_0/FullAdder_0/A
= VDD 8BitAdder_0/FullAdder_0/MIRROR_ADDER_0/A
= VDD Reg4_0/VDD
= VDD Reg4_0/DFlipFlop_3/VDD
= VDD Reg4_0/DFlipFlop_3/NAND3_4/VDD
= VDD Reg4_0/DFlipFlop_3/NAND3_3/C
= VDD Reg4_0/DFlipFlop_3/m1_130_20#
= VDD Reg4_0/DFlipFlop_3/NAND3_5/VDD
= VDD Reg4_0/DFlipFlop_3/NAND3_5/C
= VDD Reg4_0/DFlipFlop_3/m1_202_20#
= VDD Reg4_0/DFlipFlop_3/NAND3_0/VDD
= VDD Reg4_0/DFlipFlop_3/NAND3_3/VDD
= VDD Reg4_0/DFlipFlop_3/NAND3_1/VDD
= VDD Reg4_0/DFlipFlop_3/NAND3_2/VDD
= VDD Reg4_0/DFlipFlop_3/w_n6_34#
= VDD Reg4_0/DFlipFlop_2/VDD
= VDD Reg4_0/DFlipFlop_2/NAND3_4/VDD
= VDD Reg4_0/DFlipFlop_2/NAND3_3/C
= VDD Reg4_0/DFlipFlop_2/m1_130_20#
= VDD Reg4_0/DFlipFlop_2/NAND3_5/VDD
= VDD Reg4_0/DFlipFlop_2/NAND3_5/C
= VDD Reg4_0/DFlipFlop_2/m1_202_20#
= VDD Reg4_0/DFlipFlop_2/NAND3_0/VDD
= VDD Reg4_0/DFlipFlop_2/NAND3_3/VDD
= VDD Reg4_0/DFlipFlop_2/NAND3_1/VDD
= VDD Reg4_0/DFlipFlop_2/NAND3_2/VDD
= VDD Reg4_0/DFlipFlop_2/w_n6_34#
= VDD Reg4_0/DFlipFlop_1/VDD
= VDD Reg4_0/DFlipFlop_1/NAND3_4/VDD
= VDD Reg4_0/DFlipFlop_1/NAND3_3/C
= VDD Reg4_0/DFlipFlop_1/m1_130_20#
= VDD Reg4_0/DFlipFlop_1/NAND3_5/VDD
= VDD Reg4_0/DFlipFlop_1/NAND3_5/C
= VDD Reg4_0/DFlipFlop_1/m1_202_20#
= VDD Reg4_0/DFlipFlop_1/NAND3_0/VDD
= VDD Reg4_0/DFlipFlop_1/NAND3_3/VDD
= VDD Reg4_0/DFlipFlop_1/NAND3_1/VDD
= VDD Reg4_0/DFlipFlop_1/NAND3_2/VDD
= VDD Reg4_0/DFlipFlop_1/w_n6_34#
= VDD Reg4_0/DFlipFlop_0/VDD
= VDD Reg4_0/DFlipFlop_0/NAND3_4/VDD
= VDD Reg4_0/DFlipFlop_0/NAND3_3/C
= VDD Reg4_0/DFlipFlop_0/m1_130_20#
= VDD Reg4_0/DFlipFlop_0/NAND3_5/VDD
= VDD Reg4_0/DFlipFlop_0/NAND3_5/C
= VDD Reg4_0/DFlipFlop_0/m1_202_20#
= VDD Reg4_0/DFlipFlop_0/NAND3_0/VDD
= VDD Reg4_0/DFlipFlop_0/NAND3_3/VDD
= VDD Reg4_0/DFlipFlop_0/NAND3_1/VDD
= VDD Reg4_0/DFlipFlop_0/NAND3_2/VDD
= VDD Reg4_0/DFlipFlop_0/w_n6_34#
C Reg4_0/DFlipFlop_0/NAND3_5/B GND 8.91
R Reg4_0/DFlipFlop_0/NAND3_5/B 201
= Reg4_0/DFlipFlop_0/NAND3_5/B Reg4_0/DFlipFlop_0/NAND3_3/A
= Reg4_0/DFlipFlop_0/NAND3_5/B Reg4_0/DFlipFlop_0/NAND3_2/Y
= Reg4_0/DFlipFlop_0/NAND3_5/B Reg4_0/DFlipFlop_0/NAND3_1/C
= Reg4_0/DFlipFlop_0/NAND3_5/B Reg4_0/DFlipFlop_0/m1_58_n40#
C Reg4_0/DFlipFlop_0/NAND3_3/Y GND 3.79
R Reg4_0/DFlipFlop_0/NAND3_3/Y 77
= Reg4_0/DFlipFlop_0/NAND3_3/Y Reg4_0/DFlipFlop_0/NAND3_2/C
= Reg4_0/DFlipFlop_0/NAND3_3/Y Reg4_0/DFlipFlop_0/m1_94_n24#
C Reg4_0/DFlipFlop_0/NAND3_4/A GND 6.89
R Reg4_0/DFlipFlop_0/NAND3_4/A 139
= Reg4_0/DFlipFlop_0/NAND3_4/A Reg4_0/DFlipFlop_0/NAND3_1/Y
= Reg4_0/DFlipFlop_0/NAND3_4/A Reg4_0/DFlipFlop_0/NAND3_0/C
= Reg4_0/DFlipFlop_0/NAND3_4/A Reg4_0/DFlipFlop_0/m1_22_n8#
C Reg4_0/DFlipFlop_0/NAND3_3/B GND 6.01
R Reg4_0/DFlipFlop_0/NAND3_3/B 138
= Reg4_0/DFlipFlop_0/NAND3_3/B Reg4_0/DFlipFlop_0/NAND3_1/A
= Reg4_0/DFlipFlop_0/NAND3_3/B Reg4_0/DFlipFlop_0/NAND3_0/Y
= Reg4_0/DFlipFlop_0/NAND3_3/B Reg4_0/DFlipFlop_0/m1_30_n32#
C Reg4_0/D0 GND 30.54
R Reg4_0/D0 94
= Reg4_0/D0 8BitAdder_0/S0
= Reg4_0/D0 8BitAdder_0/FullAdder_0/S
= Reg4_0/D0 8BitAdder_0/FullAdder_0/INV_0/Y
= Reg4_0/D0 m1_n36_749#
= Reg4_0/D0 Reg4_0/DFlipFlop_0/D
= Reg4_0/D0 Reg4_0/DFlipFlop_0/NAND3_0/A
