# Simple-RISC-Machine
This is a simple CPU model built using Verilog. It is capable of fetching and 
reading instructions in machine code from memory, interpreting those instructions,
and then performing corresponding ALU or data operations.
