

================================================================
== Vitis HLS Report for 'mergeSort_Pipeline_VITIS_LOOP_22_3'
================================================================
* Date:           Fri Dec  9 10:27:49 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        MergeSort
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_22_3  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    315|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     63|    -|
|Register         |        -|   -|    259|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    259|    378|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      2|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln22_1_fu_286_p2   |         +|   0|  0|  71|          64|           2|
    |add_ln22_2_fu_292_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln22_fu_280_p2     |         +|   0|  0|  71|          64|           1|
    |add_ln24_fu_268_p2     |         +|   0|  0|  71|          64|           1|
    |i_3_fu_274_p2          |         +|   0|  0|  39|          32|           1|
    |and_ln22_fu_257_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln22_1_fu_245_p2  |      icmp|   0|  0|  18|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln22_fu_250_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 315|         291|          43|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_1_fu_64                |   9|          2|   32|         64|
    |indvars_iv1_fu_72        |   9|          2|   64|        128|
    |k_1_fu_68                |   9|          2|   64|        128|
    |phi_ln22_1_fu_76         |   9|          2|   64|        128|
    |phi_ln22_fu_80           |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|  258|        516|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_1_fu_64                |  32|   0|   32|          0|
    |indvars_iv1_fu_72        |  64|   0|   64|          0|
    |k_1_fu_68                |  64|   0|   64|          0|
    |phi_ln22_1_fu_76         |  64|   0|   64|          0|
    |phi_ln22_fu_80           |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 259|   0|  259|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+------------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_22_3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  mergeSort_Pipeline_VITIS_LOOP_22_3|  return value|
|k                       |   in|   32|     ap_none|                                   k|        scalar|
|sext_ln22_3             |   in|   33|     ap_none|                         sext_ln22_3|        scalar|
|l1_2_cast2              |   in|   32|     ap_none|                          l1_2_cast2|        scalar|
|sext_ln22               |   in|   32|     ap_none|                           sext_ln22|        scalar|
|l1_2                    |   in|   32|     ap_none|                                l1_2|        scalar|
|h1                      |   in|   32|     ap_none|                                  h1|        scalar|
|icmp_ln22               |   in|    1|     ap_none|                           icmp_ln22|        scalar|
|temp_address0           |  out|    5|   ap_memory|                                temp|         array|
|temp_ce0                |  out|    1|   ap_memory|                                temp|         array|
|temp_we0                |  out|    1|   ap_memory|                                temp|         array|
|temp_d0                 |  out|   32|   ap_memory|                                temp|         array|
|arr_0                   |   in|   32|     ap_none|                               arr_0|        scalar|
|phi_ln22_out            |  out|   32|      ap_vld|                        phi_ln22_out|       pointer|
|phi_ln22_out_ap_vld     |  out|    1|      ap_vld|                        phi_ln22_out|       pointer|
|phi_ln22_1_out          |  out|   32|      ap_vld|                      phi_ln22_1_out|       pointer|
|phi_ln22_1_out_ap_vld   |  out|    1|      ap_vld|                      phi_ln22_1_out|       pointer|
|indvars_iv1_out         |  out|   64|      ap_vld|                     indvars_iv1_out|       pointer|
|indvars_iv1_out_ap_vld  |  out|    1|      ap_vld|                     indvars_iv1_out|       pointer|
|k_1_out                 |  out|   32|      ap_vld|                             k_1_out|       pointer|
|k_1_out_ap_vld          |  out|    1|      ap_vld|                             k_1_out|       pointer|
|i_1_out                 |  out|   32|      ap_vld|                             i_1_out|       pointer|
|i_1_out_ap_vld          |  out|    1|      ap_vld|                             i_1_out|       pointer|
|icmp_ln22_1_out         |  out|    1|      ap_vld|                     icmp_ln22_1_out|       pointer|
|icmp_ln22_1_out_ap_vld  |  out|    1|      ap_vld|                     icmp_ln22_1_out|       pointer|
+------------------------+-----+-----+------------+------------------------------------+--------------+

