# ğŸ§  Traffic Light Controller   

This device implements a smart *Traffic Light Controller*. The design is written with *Verilog HDL*, tested with **QuestaSim**, synthesized and implemented using **Xilinx Vivado**, and finally deployed to an **FPGA Board**  

---   

## ğŸ“š Table of Contents  

- [Project Features](#-project-features)
- [Folder Structure](#-folder-structure)
- [Testbench & Simulation](#-testbench--simulation)
- [FPGA Synthesis & Implementation](#-fpga-synthesis--implementation)
- [FPGA Deployment](#fpga-deployment)
- [Tools Used](#-tools-used)
- [How to Run](#-how-to-run)
- [Author](#-author)
- [Notes](#-notes)  

---   

## ğŸ“Œ Project Features  

- âœ… *Fully Synchronous FSM-based Traffic Light Controller* :   
    Designed usin a FSM with four main states representing traffic signal combinations.  
- ğŸ•’ *Configurable Timing* :   
    Green and yellow signal furations are fully parameterized via parameters:
    `green_signal_lifetime`   
    `yellow_signal_lifetime`.   
- ğŸ“¶ *Side Road Detection Logic*   
    The controller only transitions to allow side road traffic if a vehicle is detected and the green time for the main road has elapsed.  
- ğŸ§  *Gray-coded State Code* :   
    Reduces glitching and improves transition reliability.  
- ğŸ”„ *Edge-sensitive State Transition & Timeout Logic* :    
    Clean synchronization between FSM state transitions and the timer module to avoid race conditions.   
- âœ… *Successfully Synthesized & Implemented* :     
    Verified through **Vivado** synthesis and implementation without timing violations.   
- ğŸ§ª *Comprehensive Testbench* :    
    Includes a robust testbench with four realistic scenarios:   
        = No car on side road.   
        = Car detected on side road.    
        = Reset in any state.   
        = Multiple cars detected continously.    
- ğŸ“‚ *Well-structured Git Repository*      

---   

## ğŸ“ Folder Structure  

| Folder               | Description                                                         |
|----------------------|---------------------------------------------------------------------|
| RTL/                 | Verilog HDL files (fsm_conroller, timer, top_module)                |
| TB/                  | Testbench files for simulation                                      |
| Simulation/          | .do files and simulation scripts for QuestaSim                      |
| FPGA_Implementation/ | Vivado project files and constraint files                           |
| Docs/                | Screenshots, schematics, and simulation outputs                     |   

---   

## ğŸ§ª Testbench and Simulation   

- top_tb.v : verifies rull functionality of this **Traffic Light Controller**, covering four scenarios.   
### âœ… This is the simulation output :     
![Simulation Output](Docs/simulation_output.png)    
### âœ… Waveform : 
![Waveform](Docs/waveform.png)    

---   

## ğŸ§© FPGA Synthesis & Implementation  

Synthesis and implementation were performed successfully using *Vivado*.  

### ğŸ§  Schematic View  
![Schematic](Docs/schematic.png)  

---

## ğŸš€ FPGA Deployment  

The processor was programmed onto an FPGA board and verified to run correctly.  

![FPGA Programmed](Docs/deployed_GPGA.png)  

---    

## ğŸ“¥ How to Run 

### ğŸ”¬ Simulation:  
1. Open **QuestaSim**  
2. Navigato to the `transcript` 
3. Run using .do file: write `do top.do` to compile and simulate 

### ğŸ’¡ FPGA:  
1. Open **Vivado Project** `FPGA_Implementation/Traffic_Ligt_Controller.xpr`  
2. Synthesize, implement, and generate bitstream  
3. Program your FPGA board and observe results  

--- 

## ğŸ‘¨â€ğŸ’» Author 

**Kareem Ashraf**  
Electronics and Communications Engineering, Cairo University   
ğŸ“§ **Email**   : [kareem.ash05@gmail.com]   
ğŸ”— **Linkedin** : [www.linkedin.com/in/kareem-ashraf-9aba48348]  
ğŸ”— **GitHub**   : [https://github.com/kareem05-ash]  

---   

## ğŸ“Œ Notes  

- This project was part of our **Self-learning Journey** 
