#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ac9320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ac94b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1ad72e0 .functor NOT 1, L_0x1b038f0, C4<0>, C4<0>, C4<0>;
L_0x1b03650 .functor XOR 1, L_0x1b034f0, L_0x1b035b0, C4<0>, C4<0>;
L_0x1b037e0 .functor XOR 1, L_0x1b03650, L_0x1b03710, C4<0>, C4<0>;
v0x1afe6d0_0 .net *"_ivl_10", 0 0, L_0x1b03710;  1 drivers
v0x1afe7d0_0 .net *"_ivl_12", 0 0, L_0x1b037e0;  1 drivers
v0x1afe8b0_0 .net *"_ivl_2", 0 0, L_0x1b003e0;  1 drivers
v0x1afe970_0 .net *"_ivl_4", 0 0, L_0x1b034f0;  1 drivers
v0x1afea50_0 .net *"_ivl_6", 0 0, L_0x1b035b0;  1 drivers
v0x1afeb80_0 .net *"_ivl_8", 0 0, L_0x1b03650;  1 drivers
v0x1afec60_0 .net "a", 0 0, v0x1afa950_0;  1 drivers
v0x1afed00_0 .net "b", 0 0, v0x1afa9f0_0;  1 drivers
v0x1afeda0_0 .net "c", 0 0, v0x1afaa90_0;  1 drivers
v0x1afee40_0 .var "clk", 0 0;
v0x1afeee0_0 .net "d", 0 0, v0x1afabd0_0;  1 drivers
v0x1afef80_0 .net "q_dut", 0 0, L_0x1b03390;  1 drivers
v0x1aff020_0 .net "q_ref", 0 0, L_0x1ab4ea0;  1 drivers
v0x1aff0c0_0 .var/2u "stats1", 159 0;
v0x1aff160_0 .var/2u "strobe", 0 0;
v0x1aff200_0 .net "tb_match", 0 0, L_0x1b038f0;  1 drivers
v0x1aff2c0_0 .net "tb_mismatch", 0 0, L_0x1ad72e0;  1 drivers
v0x1aff380_0 .net "wavedrom_enable", 0 0, v0x1afacc0_0;  1 drivers
v0x1aff420_0 .net "wavedrom_title", 511 0, v0x1afad60_0;  1 drivers
L_0x1b003e0 .concat [ 1 0 0 0], L_0x1ab4ea0;
L_0x1b034f0 .concat [ 1 0 0 0], L_0x1ab4ea0;
L_0x1b035b0 .concat [ 1 0 0 0], L_0x1b03390;
L_0x1b03710 .concat [ 1 0 0 0], L_0x1ab4ea0;
L_0x1b038f0 .cmp/eeq 1, L_0x1b003e0, L_0x1b037e0;
S_0x1ac9640 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ac94b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ab4ea0 .functor OR 1, v0x1afaa90_0, v0x1afa9f0_0, C4<0>, C4<0>;
v0x1ad7550_0 .net "a", 0 0, v0x1afa950_0;  alias, 1 drivers
v0x1ad75f0_0 .net "b", 0 0, v0x1afa9f0_0;  alias, 1 drivers
v0x1ab4ff0_0 .net "c", 0 0, v0x1afaa90_0;  alias, 1 drivers
v0x1ab5090_0 .net "d", 0 0, v0x1afabd0_0;  alias, 1 drivers
v0x1af9f50_0 .net "q", 0 0, L_0x1ab4ea0;  alias, 1 drivers
S_0x1afa100 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ac94b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1afa950_0 .var "a", 0 0;
v0x1afa9f0_0 .var "b", 0 0;
v0x1afaa90_0 .var "c", 0 0;
v0x1afab30_0 .net "clk", 0 0, v0x1afee40_0;  1 drivers
v0x1afabd0_0 .var "d", 0 0;
v0x1afacc0_0 .var "wavedrom_enable", 0 0;
v0x1afad60_0 .var "wavedrom_title", 511 0;
E_0x1ac4480/0 .event negedge, v0x1afab30_0;
E_0x1ac4480/1 .event posedge, v0x1afab30_0;
E_0x1ac4480 .event/or E_0x1ac4480/0, E_0x1ac4480/1;
E_0x1ac46d0 .event posedge, v0x1afab30_0;
E_0x1aad9f0 .event negedge, v0x1afab30_0;
S_0x1afa450 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1afa100;
 .timescale -12 -12;
v0x1afa650_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1afa750 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1afa100;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1afaec0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ac94b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1ac9da0 .functor NOT 1, v0x1afa950_0, C4<0>, C4<0>, C4<0>;
L_0x1ad7350 .functor NOT 1, v0x1afa9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1aff6d0 .functor AND 1, L_0x1ac9da0, L_0x1ad7350, C4<1>, C4<1>;
L_0x1aff770 .functor NOT 1, v0x1afaa90_0, C4<0>, C4<0>, C4<0>;
L_0x1aff810 .functor AND 1, L_0x1aff6d0, L_0x1aff770, C4<1>, C4<1>;
L_0x1aff8d0 .functor AND 1, L_0x1aff810, v0x1afabd0_0, C4<1>, C4<1>;
L_0x1affa60 .functor NOT 1, v0x1afa950_0, C4<0>, C4<0>, C4<0>;
L_0x1affad0 .functor NOT 1, v0x1afa9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1affb90 .functor AND 1, L_0x1affa60, L_0x1affad0, C4<1>, C4<1>;
L_0x1affc50 .functor AND 1, L_0x1affb90, v0x1afaa90_0, C4<1>, C4<1>;
L_0x1affd70 .functor NOT 1, v0x1afabd0_0, C4<0>, C4<0>, C4<0>;
L_0x1affde0 .functor AND 1, L_0x1affc50, L_0x1affd70, C4<1>, C4<1>;
L_0x1afff10 .functor OR 1, L_0x1aff8d0, L_0x1affde0, C4<0>, C4<0>;
L_0x1b00020 .functor NOT 1, v0x1afa950_0, C4<0>, C4<0>, C4<0>;
L_0x1affea0 .functor AND 1, L_0x1b00020, v0x1afa9f0_0, C4<1>, C4<1>;
L_0x1b00160 .functor NOT 1, v0x1afaa90_0, C4<0>, C4<0>, C4<0>;
L_0x1b00260 .functor AND 1, L_0x1affea0, L_0x1b00160, C4<1>, C4<1>;
L_0x1b00370 .functor NOT 1, v0x1afabd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b00480 .functor AND 1, L_0x1b00260, L_0x1b00370, C4<1>, C4<1>;
L_0x1b00590 .functor OR 1, L_0x1afff10, L_0x1b00480, C4<0>, C4<0>;
L_0x1b00750 .functor NOT 1, v0x1afa950_0, C4<0>, C4<0>, C4<0>;
L_0x1b007c0 .functor AND 1, L_0x1b00750, v0x1afa9f0_0, C4<1>, C4<1>;
L_0x1b00a50 .functor AND 1, L_0x1b007c0, v0x1afaa90_0, C4<1>, C4<1>;
L_0x1b00c20 .functor NOT 1, v0x1afabd0_0, C4<0>, C4<0>, C4<0>;
L_0x1b00d60 .functor AND 1, L_0x1b00a50, L_0x1b00c20, C4<1>, C4<1>;
L_0x1b00e70 .functor OR 1, L_0x1b00590, L_0x1b00d60, C4<0>, C4<0>;
L_0x1b01060 .functor NOT 1, v0x1afa950_0, C4<0>, C4<0>, C4<0>;
L_0x1b011e0 .functor AND 1, L_0x1b01060, v0x1afa9f0_0, C4<1>, C4<1>;
L_0x1b01390 .functor AND 1, L_0x1b011e0, v0x1afaa90_0, C4<1>, C4<1>;
L_0x1b01450 .functor AND 1, L_0x1b01390, v0x1afabd0_0, C4<1>, C4<1>;
L_0x1b01720 .functor OR 1, L_0x1b00e70, L_0x1b01450, C4<0>, C4<0>;
L_0x1b01830 .functor NOT 1, v0x1afa9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b019b0 .functor AND 1, v0x1afa950_0, L_0x1b01830, C4<1>, C4<1>;
L_0x1b01a70 .functor NOT 1, v0x1afaa90_0, C4<0>, C4<0>, C4<0>;
L_0x1b01c00 .functor AND 1, L_0x1b019b0, L_0x1b01a70, C4<1>, C4<1>;
L_0x1b01d10 .functor AND 1, L_0x1b01c00, v0x1afabd0_0, C4<1>, C4<1>;
L_0x1b01f00 .functor OR 1, L_0x1b01720, L_0x1b01d10, C4<0>, C4<0>;
L_0x1b02010 .functor NOT 1, v0x1afa9f0_0, C4<0>, C4<0>, C4<0>;
L_0x1b021c0 .functor AND 1, v0x1afa950_0, L_0x1b02010, C4<1>, C4<1>;
L_0x1b02280 .functor AND 1, L_0x1b021c0, v0x1afaa90_0, C4<1>, C4<1>;
L_0x1b02490 .functor AND 1, L_0x1b02280, v0x1afabd0_0, C4<1>, C4<1>;
L_0x1b02550 .functor OR 1, L_0x1b01f00, L_0x1b02490, C4<0>, C4<0>;
L_0x1b027c0 .functor AND 1, v0x1afa950_0, v0x1afa9f0_0, C4<1>, C4<1>;
L_0x1b02830 .functor NOT 1, v0x1afaa90_0, C4<0>, C4<0>, C4<0>;
L_0x1b02a10 .functor AND 1, L_0x1b027c0, L_0x1b02830, C4<1>, C4<1>;
L_0x1b02b20 .functor AND 1, L_0x1b02a10, v0x1afabd0_0, C4<1>, C4<1>;
L_0x1b02d60 .functor OR 1, L_0x1b02550, L_0x1b02b20, C4<0>, C4<0>;
L_0x1b02e70 .functor AND 1, v0x1afa950_0, v0x1afa9f0_0, C4<1>, C4<1>;
L_0x1b03070 .functor AND 1, L_0x1b02e70, v0x1afaa90_0, C4<1>, C4<1>;
L_0x1b03130 .functor AND 1, L_0x1b03070, v0x1afabd0_0, C4<1>, C4<1>;
L_0x1b03390 .functor OR 1, L_0x1b02d60, L_0x1b03130, C4<0>, C4<0>;
v0x1afb1b0_0 .net *"_ivl_0", 0 0, L_0x1ac9da0;  1 drivers
v0x1afb290_0 .net *"_ivl_10", 0 0, L_0x1aff8d0;  1 drivers
v0x1afb370_0 .net *"_ivl_12", 0 0, L_0x1affa60;  1 drivers
v0x1afb460_0 .net *"_ivl_14", 0 0, L_0x1affad0;  1 drivers
v0x1afb540_0 .net *"_ivl_16", 0 0, L_0x1affb90;  1 drivers
v0x1afb670_0 .net *"_ivl_18", 0 0, L_0x1affc50;  1 drivers
v0x1afb750_0 .net *"_ivl_2", 0 0, L_0x1ad7350;  1 drivers
v0x1afb830_0 .net *"_ivl_20", 0 0, L_0x1affd70;  1 drivers
v0x1afb910_0 .net *"_ivl_22", 0 0, L_0x1affde0;  1 drivers
v0x1afb9f0_0 .net *"_ivl_24", 0 0, L_0x1afff10;  1 drivers
v0x1afbad0_0 .net *"_ivl_26", 0 0, L_0x1b00020;  1 drivers
v0x1afbbb0_0 .net *"_ivl_28", 0 0, L_0x1affea0;  1 drivers
v0x1afbc90_0 .net *"_ivl_30", 0 0, L_0x1b00160;  1 drivers
v0x1afbd70_0 .net *"_ivl_32", 0 0, L_0x1b00260;  1 drivers
v0x1afbe50_0 .net *"_ivl_34", 0 0, L_0x1b00370;  1 drivers
v0x1afbf30_0 .net *"_ivl_36", 0 0, L_0x1b00480;  1 drivers
v0x1afc010_0 .net *"_ivl_38", 0 0, L_0x1b00590;  1 drivers
v0x1afc0f0_0 .net *"_ivl_4", 0 0, L_0x1aff6d0;  1 drivers
v0x1afc1d0_0 .net *"_ivl_40", 0 0, L_0x1b00750;  1 drivers
v0x1afc2b0_0 .net *"_ivl_42", 0 0, L_0x1b007c0;  1 drivers
v0x1afc390_0 .net *"_ivl_44", 0 0, L_0x1b00a50;  1 drivers
v0x1afc470_0 .net *"_ivl_46", 0 0, L_0x1b00c20;  1 drivers
v0x1afc550_0 .net *"_ivl_48", 0 0, L_0x1b00d60;  1 drivers
v0x1afc630_0 .net *"_ivl_50", 0 0, L_0x1b00e70;  1 drivers
v0x1afc710_0 .net *"_ivl_52", 0 0, L_0x1b01060;  1 drivers
v0x1afc7f0_0 .net *"_ivl_54", 0 0, L_0x1b011e0;  1 drivers
v0x1afc8d0_0 .net *"_ivl_56", 0 0, L_0x1b01390;  1 drivers
v0x1afc9b0_0 .net *"_ivl_58", 0 0, L_0x1b01450;  1 drivers
v0x1afca90_0 .net *"_ivl_6", 0 0, L_0x1aff770;  1 drivers
v0x1afcb70_0 .net *"_ivl_60", 0 0, L_0x1b01720;  1 drivers
v0x1afcc50_0 .net *"_ivl_62", 0 0, L_0x1b01830;  1 drivers
v0x1afcd30_0 .net *"_ivl_64", 0 0, L_0x1b019b0;  1 drivers
v0x1afce10_0 .net *"_ivl_66", 0 0, L_0x1b01a70;  1 drivers
v0x1afd100_0 .net *"_ivl_68", 0 0, L_0x1b01c00;  1 drivers
v0x1afd1e0_0 .net *"_ivl_70", 0 0, L_0x1b01d10;  1 drivers
v0x1afd2c0_0 .net *"_ivl_72", 0 0, L_0x1b01f00;  1 drivers
v0x1afd3a0_0 .net *"_ivl_74", 0 0, L_0x1b02010;  1 drivers
v0x1afd480_0 .net *"_ivl_76", 0 0, L_0x1b021c0;  1 drivers
v0x1afd560_0 .net *"_ivl_78", 0 0, L_0x1b02280;  1 drivers
v0x1afd640_0 .net *"_ivl_8", 0 0, L_0x1aff810;  1 drivers
v0x1afd720_0 .net *"_ivl_80", 0 0, L_0x1b02490;  1 drivers
v0x1afd800_0 .net *"_ivl_82", 0 0, L_0x1b02550;  1 drivers
v0x1afd8e0_0 .net *"_ivl_84", 0 0, L_0x1b027c0;  1 drivers
v0x1afd9c0_0 .net *"_ivl_86", 0 0, L_0x1b02830;  1 drivers
v0x1afdaa0_0 .net *"_ivl_88", 0 0, L_0x1b02a10;  1 drivers
v0x1afdb80_0 .net *"_ivl_90", 0 0, L_0x1b02b20;  1 drivers
v0x1afdc60_0 .net *"_ivl_92", 0 0, L_0x1b02d60;  1 drivers
v0x1afdd40_0 .net *"_ivl_94", 0 0, L_0x1b02e70;  1 drivers
v0x1afde20_0 .net *"_ivl_96", 0 0, L_0x1b03070;  1 drivers
v0x1afdf00_0 .net *"_ivl_98", 0 0, L_0x1b03130;  1 drivers
v0x1afdfe0_0 .net "a", 0 0, v0x1afa950_0;  alias, 1 drivers
v0x1afe080_0 .net "b", 0 0, v0x1afa9f0_0;  alias, 1 drivers
v0x1afe170_0 .net "c", 0 0, v0x1afaa90_0;  alias, 1 drivers
v0x1afe260_0 .net "d", 0 0, v0x1afabd0_0;  alias, 1 drivers
v0x1afe350_0 .net "q", 0 0, L_0x1b03390;  alias, 1 drivers
S_0x1afe4b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ac94b0;
 .timescale -12 -12;
E_0x1ac4220 .event anyedge, v0x1aff160_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1aff160_0;
    %nor/r;
    %assign/vec4 v0x1aff160_0, 0;
    %wait E_0x1ac4220;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1afa100;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1afabd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afaa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afa9f0_0, 0;
    %assign/vec4 v0x1afa950_0, 0;
    %wait E_0x1aad9f0;
    %wait E_0x1ac46d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1afabd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afaa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afa9f0_0, 0;
    %assign/vec4 v0x1afa950_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac4480;
    %load/vec4 v0x1afa950_0;
    %load/vec4 v0x1afa9f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1afaa90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1afabd0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1afabd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afaa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afa9f0_0, 0;
    %assign/vec4 v0x1afa950_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1afa750;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ac4480;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1afabd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afaa90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1afa9f0_0, 0;
    %assign/vec4 v0x1afa950_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ac94b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1afee40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1aff160_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ac94b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1afee40_0;
    %inv;
    %store/vec4 v0x1afee40_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ac94b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1afab30_0, v0x1aff2c0_0, v0x1afec60_0, v0x1afed00_0, v0x1afeda0_0, v0x1afeee0_0, v0x1aff020_0, v0x1afef80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ac94b0;
T_7 ;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ac94b0;
T_8 ;
    %wait E_0x1ac4480;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aff0c0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aff0c0_0, 4, 32;
    %load/vec4 v0x1aff200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aff0c0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1aff0c0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aff0c0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1aff020_0;
    %load/vec4 v0x1aff020_0;
    %load/vec4 v0x1afef80_0;
    %xor;
    %load/vec4 v0x1aff020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aff0c0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1aff0c0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1aff0c0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit4/iter0/response4/top_module.sv";
