[2025-09-17 01:48:15] START suite=qualcomm_srv trace=srv353_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv353_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2583641 heartbeat IPC: 3.871 cumulative IPC: 3.871 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000001 cycles: 5004677 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000001 cycles: 5004677 cumulative IPC: 3.996 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 20000006 cycles: 5004678 heartbeat IPC: 4.13 cumulative IPC: 5 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 13269178 heartbeat IPC: 1.21 cumulative IPC: 1.21 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 21497021 heartbeat IPC: 1.215 cumulative IPC: 1.213 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 29725248 heartbeat IPC: 1.215 cumulative IPC: 1.214 (Simulation time: 00 hr 04 min 34 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 37942356 heartbeat IPC: 1.217 cumulative IPC: 1.214 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 46159616 heartbeat IPC: 1.217 cumulative IPC: 1.215 (Simulation time: 00 hr 06 min 50 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 54364838 heartbeat IPC: 1.219 cumulative IPC: 1.216 (Simulation time: 00 hr 07 min 52 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv353_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 62606375 heartbeat IPC: 1.213 cumulative IPC: 1.215 (Simulation time: 00 hr 09 min 01 sec)
Heartbeat CPU 0 instructions: 100000018 cycles: 70848519 heartbeat IPC: 1.213 cumulative IPC: 1.215 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 79065063 heartbeat IPC: 1.217 cumulative IPC: 1.215 (Simulation time: 00 hr 11 min 17 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 82268296 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 19 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 82268296 cumulative IPC: 1.216 (Simulation time: 00 hr 12 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv353_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.216 instructions: 100000002 cycles: 82268296
CPU 0 Branch Prediction Accuracy: 92.76% MPKI: 12.86 Average ROB Occupancy at Mispredict: 31.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.08501
BRANCH_INDIRECT: 0.3694
BRANCH_CONDITIONAL: 11.04
BRANCH_DIRECT_CALL: 0.4193
BRANCH_INDIRECT_CALL: 0.5431
BRANCH_RETURN: 0.4047


====Backend Stall Breakdown====
ROB_STALL: 27685
LQ_STALL: 0
SQ_STALL: 54325


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 45
REPLAY_LOAD: 17
NON_REPLAY_LOAD: 5.828082

== Total ==
ADDR_TRANS: 90
REPLAY_LOAD: 34
NON_REPLAY_LOAD: 27561

== Counts ==
ADDR_TRANS: 2
REPLAY_LOAD: 2
NON_REPLAY_LOAD: 4729

cpu0->cpu0_STLB TOTAL        ACCESS:    2106840 HIT:    2106123 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2106840 HIT:    2106123 MISS:        717 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 110.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9412535 HIT:    8621506 MISS:     791029 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7695612 HIT:    6965189 MISS:     730423 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     578307 HIT:     533693 MISS:      44614 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1137319 HIT:    1122170 MISS:      15149 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       1297 HIT:        454 MISS:        843 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 30.85 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15865583 HIT:    7771501 MISS:    8094082 MSHR_MERGE:    2019672
cpu0->cpu0_L1I LOAD         ACCESS:   15865583 HIT:    7771501 MISS:    8094082 MSHR_MERGE:    2019672
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.89 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30474857 HIT:   26604121 MISS:    3870736 MSHR_MERGE:    1669927
cpu0->cpu0_L1D LOAD         ACCESS:   16621030 HIT:   14506505 MISS:    2114525 MSHR_MERGE:     493322
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13852374 HIT:   12097482 MISS:    1754892 MSHR_MERGE:    1176583
cpu0->cpu0_L1D TRANSLATION  ACCESS:       1453 HIT:        134 MISS:       1319 MSHR_MERGE:         22
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 15.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   13009209 HIT:   10726834 MISS:    2282375 MSHR_MERGE:    1156395
cpu0->cpu0_ITLB LOAD         ACCESS:   13009209 HIT:   10726834 MISS:    2282375 MSHR_MERGE:    1156395
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.012 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28971259 HIT:   27651265 MISS:    1319994 MSHR_MERGE:     339133
cpu0->cpu0_DTLB LOAD         ACCESS:   28971259 HIT:   27651265 MISS:    1319994 MSHR_MERGE:     339133
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.082 cycles
cpu0->LLC TOTAL        ACCESS:     883867 HIT:     874135 MISS:       9732 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     730423 HIT:     720903 MISS:       9520 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      44614 HIT:      44608 MISS:          6 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     107987 HIT:     107984 MISS:          3 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        843 HIT:        640 MISS:        203 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 116.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:         14
  ROW_BUFFER_MISS:       9715
  AVG DBUS CONGESTED CYCLE: 2.993
Channel 0 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          6
  FULL:          0
Channel 0 REFRESHES ISSUED:       6855

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       533651       521006        77365          653
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3           67           68           18
  STLB miss resolved @ L2C                0           32          192          286           32
  STLB miss resolved @ LLC                0           47          183          390           46
  STLB miss resolved @ MEM                0            0           71          137           92

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             195537        46804      1527833       138821            1
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            6            8            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0           11           25           51            1
  STLB miss resolved @ MEM                0            0            7           14            0
[2025-09-17 02:00:35] END   suite=qualcomm_srv trace=srv353_ap (rc=0)
