
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 3.02

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.42 source latency cam_memory[8][1]$_DFFE_PN0P_/CLK ^
  -0.43 target latency match_addr[1]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[7][7]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net20 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   150    0.75    0.76    0.61    1.42 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.76    0.00    1.43 ^ cam_memory[7][7]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.43   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_0_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.19    0.43 ^ clkbuf_4_0_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_0_0_clk (net)
                  0.06    0.00    0.43 ^ cam_memory[7][7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.43   clock reconvergence pessimism
                          0.52    0.95   library removal time
                                  0.95   data required time
-----------------------------------------------------------------------------
                                  0.95   data required time
                                 -1.43   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: write_data[4] (input port clocked by core_clock)
Endpoint: cam_memory[9][4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ write_data[4] (in)
                                         write_data[4] (net)
                  0.00    0.00    0.20 ^ input8/A (sky130_fd_sc_hd__clkbuf_4)
     7    0.04    0.13    0.18    0.38 ^ input8/X (sky130_fd_sc_hd__clkbuf_4)
                                         net9 (net)
                  0.13    0.00    0.38 ^ _851_/A0 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.14    0.52 ^ _851_/X (sky130_fd_sc_hd__mux2_1)
                                         _125_ (net)
                  0.04    0.00    0.52 ^ cam_memory[9][4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.52   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.06    0.19    0.42 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    0.42 ^ cam_memory[9][4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.42   clock reconvergence pessimism
                         -0.03    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[1][6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net20 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   150    0.75    0.76    0.61    1.42 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.76    0.04    1.46 ^ cam_memory[1][6]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.46   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.19    5.42 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    5.42 ^ cam_memory[1][6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.42   clock reconvergence pessimism
                          0.05    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  4.01   slack (MET)


Startpoint: cam_memory[4][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.43 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    0.43 ^ cam_memory[4][7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.06    0.38    0.81 v cam_memory[4][7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         cam_memory[4][7] (net)
                  0.06    0.00    0.81 v _624_/B (sky130_fd_sc_hd__xnor2_1)
     2    0.01    0.20    0.20    1.01 ^ _624_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _302_ (net)
                  0.20    0.00    1.01 ^ _625_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.10    1.11 v _625_/Y (sky130_fd_sc_hd__nand3_1)
                                         _303_ (net)
                  0.07    0.00    1.11 v _631_/B (sky130_fd_sc_hd__or3_2)
     2    0.02    0.12    0.53    1.64 v _631_/X (sky130_fd_sc_hd__or3_2)
                                         _309_ (net)
                  0.12    0.00    1.64 v _632_/D_N (sky130_fd_sc_hd__nor4b_1)
     2    0.01    0.11    0.19    1.83 v _632_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _310_ (net)
                  0.11    0.00    1.83 v _683_/A3 (sky130_fd_sc_hd__a41oi_2)
     3    0.01    0.22    0.26    2.09 ^ _683_/Y (sky130_fd_sc_hd__a41oi_2)
                                         _000_ (net)
                  0.22    0.00    2.09 ^ _872_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    2.17 v _872_/Y (sky130_fd_sc_hd__nor2_1)
                                         _419_ (net)
                  0.06    0.00    2.17 v _873_/B1 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.15    0.16    2.33 ^ _873_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _129_ (net)
                  0.15    0.00    2.33 ^ match_addr[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.33   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.19    5.43 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.06    0.00    5.43 ^ match_addr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.08    5.35   library setup time
                                  5.35   data required time
-----------------------------------------------------------------------------
                                  5.35   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  3.02   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: cam_memory[1][6]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.17    0.61    0.81 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net20 (net)
                  0.17    0.00    0.81 ^ hold1/A (sky130_fd_sc_hd__buf_16)
   150    0.75    0.76    0.61    1.42 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.76    0.04    1.46 ^ cam_memory[1][6]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.46   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.19    5.42 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.05    0.00    5.42 ^ cam_memory[1][6]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.42   clock reconvergence pessimism
                          0.05    5.47   library recovery time
                                  5.47   data required time
-----------------------------------------------------------------------------
                                  5.47   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                  4.01   slack (MET)


Startpoint: cam_memory[4][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.23 ^ clkbuf_4_8_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.43 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_8_0_clk (net)
                  0.06    0.00    0.43 ^ cam_memory[4][7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.01    0.06    0.38    0.81 v cam_memory[4][7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         cam_memory[4][7] (net)
                  0.06    0.00    0.81 v _624_/B (sky130_fd_sc_hd__xnor2_1)
     2    0.01    0.20    0.20    1.01 ^ _624_/Y (sky130_fd_sc_hd__xnor2_1)
                                         _302_ (net)
                  0.20    0.00    1.01 ^ _625_/C (sky130_fd_sc_hd__nand3_1)
     1    0.00    0.07    0.10    1.11 v _625_/Y (sky130_fd_sc_hd__nand3_1)
                                         _303_ (net)
                  0.07    0.00    1.11 v _631_/B (sky130_fd_sc_hd__or3_2)
     2    0.02    0.12    0.53    1.64 v _631_/X (sky130_fd_sc_hd__or3_2)
                                         _309_ (net)
                  0.12    0.00    1.64 v _632_/D_N (sky130_fd_sc_hd__nor4b_1)
     2    0.01    0.11    0.19    1.83 v _632_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _310_ (net)
                  0.11    0.00    1.83 v _683_/A3 (sky130_fd_sc_hd__a41oi_2)
     3    0.01    0.22    0.26    2.09 ^ _683_/Y (sky130_fd_sc_hd__a41oi_2)
                                         _000_ (net)
                  0.22    0.00    2.09 ^ _872_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.06    0.08    2.17 v _872_/Y (sky130_fd_sc_hd__nor2_1)
                                         _419_ (net)
                  0.06    0.00    2.17 v _873_/B1 (sky130_fd_sc_hd__a31oi_1)
     1    0.00    0.15    0.16    2.33 ^ _873_/Y (sky130_fd_sc_hd__a31oi_1)
                                         _129_ (net)
                  0.15    0.00    2.33 ^ match_addr[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.33   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.23 ^ clkbuf_4_7_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    12    0.04    0.06    0.19    5.43 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_7_0_clk (net)
                  0.06    0.00    5.43 ^ match_addr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.08    5.35   library setup time
                                  5.35   data required time
-----------------------------------------------------------------------------
                                  5.35   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  3.02   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.7379533052444458

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.5

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4920

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.02633065916597843

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.03388400003314018

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7771

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: cam_memory[4][7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: match_addr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.43 ^ clkbuf_4_8_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ cam_memory[4][7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.38    0.81 v cam_memory[4][7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.20    1.01 ^ _624_/Y (sky130_fd_sc_hd__xnor2_1)
   0.10    1.11 v _625_/Y (sky130_fd_sc_hd__nand3_1)
   0.53    1.64 v _631_/X (sky130_fd_sc_hd__or3_2)
   0.19    1.83 v _632_/Y (sky130_fd_sc_hd__nor4b_1)
   0.26    2.09 ^ _683_/Y (sky130_fd_sc_hd__a41oi_2)
   0.08    2.17 v _872_/Y (sky130_fd_sc_hd__nor2_1)
   0.16    2.33 ^ _873_/Y (sky130_fd_sc_hd__a31oi_1)
   0.00    2.33 ^ match_addr[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.33   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.43 ^ clkbuf_4_7_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.43 ^ match_addr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.43   clock reconvergence pessimism
  -0.08    5.35   library setup time
           5.35   data required time
---------------------------------------------------------
           5.35   data required time
          -2.33   data arrival time
---------------------------------------------------------
           3.02   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: valid_bits[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: valid_bits[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.42 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ valid_bits[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.34    0.77 ^ valid_bits[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.09    0.85 ^ _930_/X (sky130_fd_sc_hd__a21o_1)
   0.00    0.85 ^ valid_bits[7]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.85   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.42 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.42 ^ valid_bits[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.42   clock reconvergence pessimism
  -0.03    0.39   library hold time
           0.39   data required time
---------------------------------------------------------
           0.39   data required time
          -0.85   data arrival time
---------------------------------------------------------
           0.46   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4229

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4277

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.3251

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
3.0204

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
129.904090

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.55e-03   2.13e-04   1.73e-09   1.76e-03  45.0%
Combinational          4.71e-04   4.09e-04   1.50e-09   8.79e-04  22.5%
Clock                  7.69e-04   4.97e-04   2.83e-10   1.27e-03  32.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.79e-03   1.12e-03   3.52e-09   3.90e-03 100.0%
                          71.4%      28.6%       0.0%
