INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/IR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ins_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/PC.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prog_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/RAM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/ROM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accum
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/addr_multiplexer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/core.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/reg_32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_256
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/akolo/Vivado gang/course_project/course_project.srcs/sources_1/new/proc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module proc_tb
