Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date             : Sun May 12 14:59:14 2019
| Host             : LAB-SCI-214-16 running 64-bit major release  (build 9200)
| Command          : report_power -file computer_top_power_routed.rpt -pb computer_top_power_summary_routed.pb -rpx computer_top_power_routed.rpx
| Design           : computer_top
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 51.950 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 51.151                           |
| Device Static (W)        | 0.799                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |    15.073 |     1939 |       --- |             --- |
|   LUT as Logic           |    10.970 |      827 |     63400 |            1.30 |
|   LUT as Distributed RAM |     3.365 |      160 |     19000 |            0.84 |
|   CARRY4                 |     0.592 |      179 |     15850 |            1.13 |
|   Register               |     0.106 |      226 |    126800 |            0.18 |
|   BUFG                   |     0.035 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |     0.005 |        4 |     63400 |           <0.01 |
|   Others                 |     0.000 |       33 |       --- |             --- |
| Signals                  |    14.147 |     1594 |       --- |             --- |
| Block RAM                |     0.515 |        4 |       135 |            2.96 |
| I/O                      |    21.415 |       36 |       210 |           17.14 |
| Static Power             |     0.799 |          |           |                 |
| Total                    |    51.950 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    30.262 |      29.698 |      0.564 |
| Vccaux    |       1.800 |     0.877 |       0.785 |      0.093 |
| Vcco33    |       3.300 |     6.064 |       6.060 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.060 |       0.041 |      0.019 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| computer_top                                     |    51.151 |
|   display                                        |     0.159 |
|   listProcessor/listRegs/mem_reg_0_31_0_0        |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_100_100    |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_101_101    |     0.031 |
|   listProcessor/listRegs/mem_reg_0_31_102_102    |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_103_103    |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_104_104    |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_105_105    |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_106_106    |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_107_107    |     0.032 |
|   listProcessor/listRegs/mem_reg_0_31_108_108    |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_109_109    |     0.032 |
|   listProcessor/listRegs/mem_reg_0_31_10_10      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_110_110    |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_111_111    |     0.031 |
|   listProcessor/listRegs/mem_reg_0_31_112_112    |     0.040 |
|   listProcessor/listRegs/mem_reg_0_31_113_113    |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_114_114    |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_115_115    |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_116_116    |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_117_117    |     0.042 |
|   listProcessor/listRegs/mem_reg_0_31_118_118    |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_119_119    |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_11_11      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_120_120    |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_121_121    |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_122_122    |     0.043 |
|   listProcessor/listRegs/mem_reg_0_31_123_123    |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_124_124    |     0.042 |
|   listProcessor/listRegs/mem_reg_0_31_125_125    |     0.045 |
|   listProcessor/listRegs/mem_reg_0_31_126_126    |     0.043 |
|   listProcessor/listRegs/mem_reg_0_31_127_127    |     0.040 |
|   listProcessor/listRegs/mem_reg_0_31_12_12      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_13_13      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_14_14      |     0.040 |
|   listProcessor/listRegs/mem_reg_0_31_15_15      |     0.040 |
|   listProcessor/listRegs/mem_reg_0_31_16_16      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_17_17      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_18_18      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_19_19      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_1_1        |     0.043 |
|   listProcessor/listRegs/mem_reg_0_31_20_20      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_21_21      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_22_22      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_23_23      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_24_24      |     0.043 |
|   listProcessor/listRegs/mem_reg_0_31_25_25      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_26_26      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_27_27      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_28_28      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_29_29      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_2_2        |     0.046 |
|   listProcessor/listRegs/mem_reg_0_31_30_30      |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_31_31      |     0.047 |
|   listProcessor/listRegs/mem_reg_0_31_32_32      |     0.032 |
|   listProcessor/listRegs/mem_reg_0_31_33_33      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_34_34      |     0.040 |
|   listProcessor/listRegs/mem_reg_0_31_35_35      |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_36_36      |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_37_37      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_38_38      |     0.046 |
|   listProcessor/listRegs/mem_reg_0_31_39_39      |     0.042 |
|   listProcessor/listRegs/mem_reg_0_31_3_3        |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_40_40      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_41_41      |     0.042 |
|   listProcessor/listRegs/mem_reg_0_31_42_42      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_43_43      |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_44_44      |     0.044 |
|   listProcessor/listRegs/mem_reg_0_31_45_45      |     0.048 |
|   listProcessor/listRegs/mem_reg_0_31_46_46      |     0.043 |
|   listProcessor/listRegs/mem_reg_0_31_47_47      |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_48_48      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_49_49      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_4_4        |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_50_50      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_51_51      |     0.038 |
|   listProcessor/listRegs/mem_reg_0_31_52_52      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_53_53      |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_54_54      |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_55_55      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_56_56      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_57_57      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_58_58      |     0.040 |
|   listProcessor/listRegs/mem_reg_0_31_59_59      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_5_5        |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_60_60      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_61_61      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_62_62      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_63_63      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_64_64      |     0.026 |
|   listProcessor/listRegs/mem_reg_0_31_65_65      |     0.030 |
|   listProcessor/listRegs/mem_reg_0_31_66_66      |     0.033 |
|   listProcessor/listRegs/mem_reg_0_31_67_67      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_68_68      |     0.033 |
|   listProcessor/listRegs/mem_reg_0_31_69_69      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_6_6        |     0.042 |
|   listProcessor/listRegs/mem_reg_0_31_70_70      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_71_71      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_72_72      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_73_73      |     0.033 |
|   listProcessor/listRegs/mem_reg_0_31_74_74      |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_75_75      |     0.031 |
|   listProcessor/listRegs/mem_reg_0_31_76_76      |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_77_77      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_78_78      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_79_79      |     0.031 |
|   listProcessor/listRegs/mem_reg_0_31_7_7        |     0.046 |
|   listProcessor/listRegs/mem_reg_0_31_80_80      |     0.032 |
|   listProcessor/listRegs/mem_reg_0_31_81_81      |     0.033 |
|   listProcessor/listRegs/mem_reg_0_31_82_82      |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_83_83      |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_84_84      |     0.034 |
|   listProcessor/listRegs/mem_reg_0_31_85_85      |     0.041 |
|   listProcessor/listRegs/mem_reg_0_31_86_86      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_87_87      |     0.032 |
|   listProcessor/listRegs/mem_reg_0_31_88_88      |     0.030 |
|   listProcessor/listRegs/mem_reg_0_31_89_89      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_8_8        |     0.043 |
|   listProcessor/listRegs/mem_reg_0_31_90_90      |     0.036 |
|   listProcessor/listRegs/mem_reg_0_31_91_91      |     0.040 |
|   listProcessor/listRegs/mem_reg_0_31_92_92      |     0.035 |
|   listProcessor/listRegs/mem_reg_0_31_93_93      |     0.039 |
|   listProcessor/listRegs/mem_reg_0_31_94_94      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_95_95      |     0.037 |
|   listProcessor/listRegs/mem_reg_0_31_96_96      |     0.025 |
|   listProcessor/listRegs/mem_reg_0_31_97_97      |     0.029 |
|   listProcessor/listRegs/mem_reg_0_31_98_98      |     0.033 |
|   listProcessor/listRegs/mem_reg_0_31_99_99      |     0.033 |
|   listProcessor/listRegs/mem_reg_0_31_9_9        |     0.042 |
|   mips1                                          |    20.218 |
|     dmem1                                        |     3.914 |
|       MULTI_PORT_REG                             |     1.443 |
|         U0                                       |     1.443 |
|           inst_blk_mem_gen                       |     1.443 |
|             gnbram.gnativebmg.native_blk_mem_gen |     1.443 |
|               valid.cstr                         |     1.443 |
|                 ramloop[0].ram.r                 |     0.344 |
|                   prim_init.ram                  |     0.344 |
|                 ramloop[1].ram.r                 |     0.405 |
|                   prim_init.ram                  |     0.405 |
|                 ramloop[2].ram.r                 |     0.414 |
|                   prim_init.ram                  |     0.414 |
|                 ramloop[3].ram.r                 |     0.281 |
|                   prim_init.ram                  |     0.281 |
|     listProcessor                                |     4.935 |
|       alus                                       |     2.380 |
|         alu0                                     |     0.604 |
|         alu1                                     |     0.584 |
|         alu2                                     |     0.601 |
|         alu3                                     |     0.591 |
|     mips1                                        |    11.355 |
|       dp                                         |    11.355 |
|         mainalu                                  |     0.259 |
|         pcadd1                                   |     0.057 |
|         pcadd2                                   |     0.041 |
|         pcreg                                    |    10.086 |
|         rf                                       |     0.912 |
|           mem_reg_0_31_0_0                       |     0.010 |
|           mem_reg_0_31_10_10                     |     0.019 |
|           mem_reg_0_31_11_11                     |     0.016 |
|           mem_reg_0_31_12_12                     |     0.013 |
|           mem_reg_0_31_13_13                     |     0.014 |
|           mem_reg_0_31_14_14                     |     0.015 |
|           mem_reg_0_31_15_15                     |     0.017 |
|           mem_reg_0_31_16_16                     |     0.013 |
|           mem_reg_0_31_17_17                     |     0.014 |
|           mem_reg_0_31_18_18                     |     0.015 |
|           mem_reg_0_31_19_19                     |     0.017 |
|           mem_reg_0_31_1_1                       |     0.015 |
|           mem_reg_0_31_20_20                     |     0.013 |
|           mem_reg_0_31_21_21                     |     0.015 |
|           mem_reg_0_31_22_22                     |     0.015 |
|           mem_reg_0_31_23_23                     |     0.014 |
|           mem_reg_0_31_24_24                     |     0.014 |
|           mem_reg_0_31_25_25                     |     0.013 |
|           mem_reg_0_31_26_26                     |     0.014 |
|           mem_reg_0_31_27_27                     |     0.014 |
|           mem_reg_0_31_28_28                     |     0.013 |
|           mem_reg_0_31_29_29                     |     0.016 |
|           mem_reg_0_31_2_2                       |     0.019 |
|           mem_reg_0_31_30_30                     |     0.016 |
|           mem_reg_0_31_31_31                     |     0.022 |
|           mem_reg_0_31_3_3                       |     0.016 |
|           mem_reg_0_31_4_4                       |     0.015 |
|           mem_reg_0_31_5_5                       |     0.012 |
|           mem_reg_0_31_6_6                       |     0.014 |
|           mem_reg_0_31_7_7                       |     0.017 |
|           mem_reg_0_31_8_8                       |     0.015 |
|           mem_reg_0_31_9_9                       |     0.013 |
|         zreg                                     |    <0.001 |
|   vga                                            |     4.447 |
|     vga_sync_unit                                |     0.653 |
+--------------------------------------------------+-----------+


