$date
	Fri Jan  2 20:17:49 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ripple_carry_adder $end
$var wire 1 ! cout $end
$var wire 4 " sum [3:0] $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module dut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$var wire 4 ( sum [3:0] $end
$var wire 1 ) c4 $end
$var wire 1 * c3 $end
$var wire 1 + c2 $end
$var wire 1 , c1 $end
$scope module inst1 $end
$var wire 1 - a $end
$var wire 1 . b $end
$var wire 1 % cin $end
$var wire 1 , cout $end
$var wire 1 / sum $end
$upscope $end
$scope module inst2 $end
$var wire 1 0 a $end
$var wire 1 1 b $end
$var wire 1 , cin $end
$var wire 1 + cout $end
$var wire 1 2 sum $end
$upscope $end
$scope module inst3 $end
$var wire 1 3 a $end
$var wire 1 4 b $end
$var wire 1 + cin $end
$var wire 1 * cout $end
$var wire 1 5 sum $end
$upscope $end
$scope module inst4 $end
$var wire 1 6 a $end
$var wire 1 7 b $end
$var wire 1 * cin $end
$var wire 1 ) cout $end
$var wire 1 8 sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
18
07
06
05
14
03
02
01
10
0/
1.
1-
1,
1+
1*
0)
b1000 (
b101 '
b11 &
0%
b101 $
b11 #
b1000 "
z!
$end
#10
b0 "
b0 (
08
1)
04
13
16
b1 $
b1 '
b1111 #
b1111 &
#20
1)
b0 "
b0 (
0/
0.
17
06
1%
b1000 $
b1000 '
b111 #
b111 &
#30
