--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 12.893 ns
From           : AVG[0]
To             : F1_readADCmulti_ExtClk:inst1|AVGen_READ
From Clock     : --
To Clock       : MCLK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.112 ns
From           : F1_readADCmulti_ExtClk:inst1|TCLK23[1]
To             : TEST_TCLK23[1]
From Clock     : SR[1]
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 8.332 ns
From           : SR[1]
To             : SCKL
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 3.297 ns
From           : AVG[1]
To             : F1_readADCmulti_ExtClk:inst1|CNVen_SHFT
From Clock     : --
To Clock       : SR[1]
Failed Paths   : 0

Type           : Clock Setup: 'MCLK'
Slack          : N/A
Required Time  : None
Actual Time    : 116.31 MHz ( period = 8.598 ns )
From           : F1_readADCmulti_ExtClk:inst1|CNVen_SCK
To             : F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK
From Clock     : MCLK
To Clock       : MCLK
Failed Paths   : 0

Type           : Clock Setup: 'SR[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 119.10 MHz ( period = 8.396 ns )
From           : F1_readADCmulti_ExtClk:inst1|CNVen_SCK
To             : F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK
From Clock     : SR[1]
To Clock       : SR[1]
Failed Paths   : 0

Type           : Clock Setup: 'SR[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 119.10 MHz ( period = 8.396 ns )
From           : F1_readADCmulti_ExtClk:inst1|CNVen_SCK
To             : F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK
From Clock     : SR[0]
To Clock       : SR[0]
Failed Paths   : 0

Type           : Clock Setup: 'SR[2]'
Slack          : N/A
Required Time  : None
Actual Time    : 119.13 MHz ( period = 8.394 ns )
From           : F1_readADCmulti_ExtClk:inst1|CNVen_SCK
To             : F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK
From Clock     : SR[2]
To Clock       : SR[2]
Failed Paths   : 0

Type           : Clock Setup: 'AVG[0]'
Slack          : N/A
Required Time  : None
Actual Time    : 122.19 MHz ( period = 8.184 ns )
From           : F1_readADCmulti_ExtClk:inst1|CNVen_SCK
To             : F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK
From Clock     : AVG[0]
To Clock       : AVG[0]
Failed Paths   : 0

Type           : Clock Setup: 'AVG[1]'
Slack          : N/A
Required Time  : None
Actual Time    : 122.19 MHz ( period = 8.184 ns )
From           : F1_readADCmulti_ExtClk:inst1|CNVen_SCK
To             : F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK
From Clock     : AVG[1]
To Clock       : AVG[1]
Failed Paths   : 0

Type           : Clock Setup: 'AVG[2]'
Slack          : N/A
Required Time  : None
Actual Time    : 122.19 MHz ( period = 8.184 ns )
From           : F1_readADCmulti_ExtClk:inst1|CNVen_SCK
To             : F1_readADCmulti_ExtClk:inst1|T_CNVen_SCK
From Clock     : AVG[2]
To Clock       : AVG[2]
Failed Paths   : 0

Type           : Clock Hold: 'MCLK'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : F20_EmulateADC:inst9|SRDATA[23]
To             : F1_readADCmulti_ExtClk:inst1|r_DATAL[16]
From Clock     : MCLK
To Clock       : MCLK
Failed Paths   : 54

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 54

--------------------------------------------------------------------------------------

