

================================================================
== Vitis HLS Report for 'MPSQ'
================================================================
* Date:           Mon Aug  5 17:49:41 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  2.190 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                             |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |           Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_solveNextColumn_fu_437   |solveNextColumn   |        ?|        ?|         ?|         ?|    ?|    ?|     none|
        |grp_initializeArrays_fu_459  |initializeArrays  |      317|      317|  0.951 us|  0.951 us|  317|  317|     none|
        +-----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                                            Loop Name                                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- initGDarrayDecoded_perLayer_initGDarrayDecoded_perPoint                                                                       |     1282|     1282|         4|          1|          1|  1280|       yes|
        |- shadowQuilt_loop                                                                                                              |        ?|        ?|         ?|          -|          -|     ?|        no|
        |- finalSPOutputInit_perPatch_PatchSTREAM0_finalSPOutputInit_perSuperpoint_PatchSTREAM0_finalSPOutputInit_perPoint_PatchSTREAM0  |      242|      242|         4|          1|          1|   240|       yes|
        |- VITIS_LOOP_772_1_VITIS_LOOP_774_2                                                                                             |       80|       80|         1|          1|          1|    80|       yes|
        |- finalSPOutputInit_perSuperpoint_PatchSTREAMD_finalSPOutputInit_perPoint_PatchSTREAMD                                          |       80|       80|         2|          1|          1|    80|       yes|
        +--------------------------------------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      517|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        9|     2|    33611|    41854|    -|
|Memory               |        2|     -|       34|       70|    -|
|Multiplexer          |        -|     -|        -|      549|    -|
|Register             |        -|     -|      523|       64|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       11|     2|    34168|    43054|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1080|   960|  2042880|  1021440|   80|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|        1|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  3840|  8171520|  4085760|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |grp_initializeArrays_fu_459  |initializeArrays  |        0|   0|     96|    584|    0|
    |grp_solveNextColumn_fu_437   |solveNextColumn   |        9|   2|  33515|  41270|    0|
    +-----------------------------+------------------+---------+----+-------+-------+-----+
    |Total                        |                  |        9|   2|  33611|  41854|    0|
    +-----------------------------+------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |GDarrayDecoded_V_U       |GDarrayDecoded_V       |        0|   0|   0|    0|  2560|   32|     1|        81920|
    |dummyPatch_V_U           |dummyPatch_V           |        0|   2|   5|    0|    80|    1|     1|           80|
    |patches_parameters_V_U   |patches_parameters_V   |        0|  32|  65|    0|    72|   32|     1|         2304|
    |patches_superpoints_V_U  |patches_superpoints_V  |        2|   0|   0|    0|   240|   64|     1|        15360|
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                       |        2|  34|  70|    0|  2952|  129|     4|        99664|
    +-------------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln720_1_fu_467_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln720_fu_479_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln726_fu_511_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln731_fu_531_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln758_1_fu_608_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln758_fu_620_p2                |         +|   0|  0|  10|           3|           2|
    |add_ln761_1_fu_732_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln761_fu_688_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln764_fu_726_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln766_1_fu_720_p2              |         +|   0|  0|   7|           4|           4|
    |add_ln766_2_fu_756_p2              |         +|   0|  0|  15|           8|           8|
    |add_ln766_fu_664_p2                |         +|   0|  0|   7|           4|           4|
    |add_ln772_1_fu_767_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln772_fu_779_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln774_fu_830_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln776_fu_819_p2                |         +|   0|  0|  14|           7|           7|
    |add_ln782_1_fu_836_p2              |         +|   0|  0|  14|           7|           1|
    |add_ln782_fu_848_p2                |         +|   0|  0|  10|           3|           1|
    |add_ln785_fu_899_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln787_fu_888_p2                |         +|   0|  0|  14|           7|           7|
    |loopCounter_3_fu_596_p2            |         +|   0|  0|  39|          32|           1|
    |and_ln758_fu_682_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_pp1_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp3_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state9_on_subcall_done    |       and|   0|  0|   2|           1|           1|
    |icmp_ln720_fu_473_p2               |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln726_fu_485_p2               |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln748_fu_602_p2               |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln758_fu_614_p2               |      icmp|   0|  0|  11|           8|           6|
    |icmp_ln761_fu_626_p2               |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln764_fu_676_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln772_fu_773_p2               |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln774_fu_785_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln782_fu_842_p2               |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln785_fu_854_p2               |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln886_fu_590_p2               |      icmp|   0|  0|  20|          32|          26|
    |or_ln732_fu_579_p2                 |        or|   0|  0|  12|          12|           1|
    |or_ln761_fu_694_p2                 |        or|   0|  0|   2|           1|           1|
    |select_ln720_1_fu_499_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln720_fu_491_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln758_1_fu_640_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln758_fu_632_p3             |    select|   0|  0|   3|           1|           1|
    |select_ln761_1_fu_708_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln761_2_fu_738_p3           |    select|   0|  0|   8|           1|           1|
    |select_ln761_fu_700_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln772_1_fu_799_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln772_fu_791_p3             |    select|   0|  0|   5|           1|           1|
    |select_ln782_1_fu_868_p3           |    select|   0|  0|   3|           1|           3|
    |select_ln782_fu_860_p3             |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln758_fu_670_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 517|         323|         195|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |GDarrayDecoded_V_address0       |  14|          3|   12|         36|
    |GDarrayDecoded_V_ce0            |  14|          3|    1|          3|
    |a_8_reg_327                     |   9|          2|    3|          6|
    |a_reg_271                       |   9|          2|    3|          6|
    |ap_NS_fsm                       |  65|         13|    1|         13|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3         |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1         |  14|          3|    1|          3|
    |ap_phi_mux_a_8_phi_fu_331_p4    |   9|          2|    3|          6|
    |ap_phi_mux_a_phi_fu_275_p4      |   9|          2|    3|          6|
    |ap_phi_mux_b_10_phi_fu_353_p4   |   9|          2|    3|          6|
    |ap_phi_mux_b_12_phi_fu_419_p4   |   9|          2|    3|          6|
    |apexZ0_V_2_reg_293              |   9|          2|   32|         64|
    |b_10_reg_349                    |   9|          2|    3|          6|
    |b_11_reg_382                    |   9|          2|    3|          6|
    |b_12_reg_415                    |   9|          2|    3|          6|
    |b_reg_282                       |   9|          2|    9|         18|
    |c_6_reg_393                     |   9|          2|    5|         10|
    |c_7_reg_426                     |   9|          2|    5|         10|
    |c_reg_360                       |   9|          2|    5|         10|
    |dummyPatch_V_address0           |  20|          4|    7|         28|
    |indvar_flatten21_reg_316        |   9|          2|    8|         16|
    |indvar_flatten29_reg_371        |   9|          2|    7|         14|
    |indvar_flatten37_reg_404        |   9|          2|    7|         14|
    |indvar_flatten7_reg_338         |   9|          2|    8|         16|
    |indvar_flatten_reg_260          |   9|          2|   11|         22|
    |loopCounter_reg_305             |   9|          2|   32|         64|
    |n_patches_o                     |   9|          2|    8|         16|
    |output_patch_stream_V_blk_n     |   9|          2|    1|          2|
    |output_patch_stream_V_din       |  14|          3|   64|        192|
    |output_patch_stream_V_write     |  14|          3|    1|          3|
    |patches_parameters_V_address0   |  14|          3|    7|         21|
    |patches_parameters_V_ce0        |  14|          3|    1|          3|
    |patches_parameters_V_ce1        |   9|          2|    1|          2|
    |patches_parameters_V_d0         |  14|          3|   32|         96|
    |patches_parameters_V_we0        |  14|          3|    1|          3|
    |patches_parameters_V_we1        |   9|          2|    1|          2|
    |patches_superpoints_V_address0  |  20|          4|    8|         32|
    |patches_superpoints_V_ce0       |  20|          4|    1|          4|
    |patches_superpoints_V_ce1       |   9|          2|    1|          2|
    |patches_superpoints_V_d0        |  14|          3|   64|        192|
    |patches_superpoints_V_we0       |  14|          3|    1|          3|
    |patches_superpoints_V_we1       |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 549|        118|  375|        978|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |a_8_reg_327                               |   3|   0|    3|          0|
    |a_reg_271                                 |   3|   0|    3|          0|
    |add_ln731_reg_951                         |  12|   0|   12|          0|
    |add_ln731_reg_951_pp0_iter2_reg           |  12|   0|   12|          0|
    |add_ln766_1_reg_1014                      |   4|   0|    4|          0|
    |ap_CS_fsm                                 |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                   |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                   |   1|   0|    1|          0|
    |apexZ0_V_2_reg_293                        |  32|   0|   32|          0|
    |b_10_reg_349                              |   3|   0|    3|          0|
    |b_11_reg_382                              |   3|   0|    3|          0|
    |b_12_reg_415                              |   3|   0|    3|          0|
    |b_reg_282                                 |   9|   0|    9|          0|
    |c_6_reg_393                               |   5|   0|    5|          0|
    |c_7_reg_426                               |   5|   0|    5|          0|
    |c_reg_360                                 |   5|   0|    5|          0|
    |grp_initializeArrays_fu_459_ap_start_reg  |   1|   0|    1|          0|
    |grp_solveNextColumn_fu_437_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln720_reg_925                        |   1|   0|    1|          0|
    |icmp_ln748_reg_981                        |   1|   0|    1|          0|
    |icmp_ln758_reg_995                        |   1|   0|    1|          0|
    |icmp_ln782_reg_1062                       |   1|   0|    1|          0|
    |icmp_ln886_reg_972                        |   1|   0|    1|          0|
    |indvar_flatten21_reg_316                  |   8|   0|    8|          0|
    |indvar_flatten29_reg_371                  |   7|   0|    7|          0|
    |indvar_flatten37_reg_404                  |   7|   0|    7|          0|
    |indvar_flatten7_reg_338                   |   8|   0|    8|          0|
    |indvar_flatten_reg_260                    |  11|   0|   11|          0|
    |loopCounter_3_reg_976                     |  32|   0|   32|          0|
    |loopCounter_reg_305                       |  32|   0|   32|          0|
    |patches_superpoints_V_load_reg_1034       |  64|   0|   64|          0|
    |select_ln720_1_reg_934                    |   3|   0|    3|          0|
    |select_ln720_reg_929                      |   9|   0|    9|          0|
    |select_ln758_1_reg_999                    |   3|   0|    3|          0|
    |select_ln761_1_reg_1009                   |   3|   0|    3|          0|
    |select_ln761_reg_1004                     |   5|   0|    5|          0|
    |select_ln782_1_reg_1066                   |   3|   0|    3|          0|
    |trunc_ln69_reg_967                        |  32|   0|   32|          0|
    |trunc_ln731_reg_941                       |   8|   0|    8|          0|
    |trunc_ln_reg_962                          |  32|   0|   32|          0|
    |icmp_ln720_reg_925                        |  64|  32|    1|          0|
    |icmp_ln758_reg_995                        |  64|  32|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 523|  64|  397|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|                   MPSQ|  return value|
|ppl                           |   in|   32|     ap_none|                    ppl|        scalar|
|n_patches_i                   |   in|    8|     ap_ovld|              n_patches|       pointer|
|n_patches_o                   |  out|    8|     ap_ovld|              n_patches|       pointer|
|n_patches_o_ap_vld            |  out|    1|     ap_ovld|              n_patches|       pointer|
|GDarray_address0              |  out|   11|   ap_memory|                GDarray|         array|
|GDarray_ce0                   |  out|    1|   ap_memory|                GDarray|         array|
|GDarray_q0                    |   in|   64|   ap_memory|                GDarray|         array|
|GDn_points_address0           |  out|    3|   ap_memory|             GDn_points|         array|
|GDn_points_ce0                |  out|    1|   ap_memory|             GDn_points|         array|
|GDn_points_q0                 |   in|   32|   ap_memory|             GDn_points|         array|
|output_patch_stream_V_din     |  out|   64|     ap_fifo|  output_patch_stream_V|       pointer|
|output_patch_stream_V_full_n  |   in|    1|     ap_fifo|  output_patch_stream_V|       pointer|
|output_patch_stream_V_write   |  out|    1|     ap_fifo|  output_patch_stream_V|       pointer|
+------------------------------+-----+-----+------------+-----------------------+--------------+

