#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5610bf693ec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
enum0x5610bf4f96a0 .enum4 (8)
   "MODE_00H" 8'b00000000,
   "MODE_01H" 8'b00000001,
   "MODE_02H" 8'b00000010,
   "MODE_03H" 8'b00000011,
   "MODE_07H" 8'b00000111,
   "MODE_04H" 8'b00000100,
   "MODE_05H" 8'b00000101,
   "MODE_06H" 8'b00000110,
   "MODE_0DH" 8'b00001101,
   "MODE_0EH" 8'b00001110,
   "MODE_0FH" 8'b00001111,
   "MODE_10H" 8'b00010000,
   "MODE_11H" 8'b00010001,
   "MODE_12H" 8'b00010010,
   "MODE_13H" 8'b00010011,
   "MODE_UNKNOWN" 8'b11111111
 ;
enum0x5610bf50b130 .enum4 (3)
   "MODE_TYPE_TEXT_40COL" 3'b000,
   "MODE_TYPE_TEXT_80COL" 3'b001,
   "MODE_TYPE_TEXT_MDA" 3'b010,
   "MODE_TYPE_GRAPHICS_CGA" 3'b011,
   "MODE_TYPE_GRAPHICS_EGA" 3'b100,
   "MODE_TYPE_GRAPHICS_VGA" 3'b101,
   "MODE_TYPE_UNKNOWN" 3'b110
 ;
enum0x5610bf50b9c0 .enum4 (3)
   "BPP_1" 3'b000,
   "BPP_2" 3'b001,
   "BPP_4" 3'b010,
   "BPP_8" 3'b011
 ;
enum0x5610bf50c140 .enum2 (2)
   "VIDEO_MODE_TEXT" 0,
   "VIDEO_MODE_4_COLOR" 1,
   "VIDEO_MODE_256_COLOR" 2
 ;
S_0x5610bf6b7470 .scope autofunction.vec4.s128, "get_mode_params" "get_mode_params" 3 74, 3 74 0, S_0x5610bf693ec0;
 .timescale 0 0;
; Variable get_mode_params is vec4 return value of scope S_0x5610bf6b7470
v0x5610bf6fde00_0 .var "mode_num", 7 0;
v0x5610bf700aa0_0 .var "params", 127 0;
TD_$unit.get_mode_params ;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 7;
    %pushi/vec4 0, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 6;
    %load/vec4 v0x5610bf6fde00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 6;
    %jmp T_0.16;
T_0.0 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 6;
    %jmp T_0.16;
T_0.1 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 40, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 6;
    %jmp T_0.16;
T_0.2 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 6;
    %jmp T_0.16;
T_0.3 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 400, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 6;
    %jmp T_0.16;
T_0.4 ;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 900, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 440, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 720, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 810, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 352, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 90, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 88, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 80, 0, 7;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 7;
    %pushi/vec4 25, 0, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 6;
    %jmp T_0.16;
T_0.5 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.6 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.7 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.8 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.9 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.10 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.11 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 350, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 449, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 387, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 389, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 60, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.12 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.13 ;
    %pushi/vec4 640, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 480, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.14 ;
    %pushi/vec4 320, 0, 11;
    %ix/load 4, 117, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 200, 0, 11;
    %ix/load 4, 106, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 800, 0, 11;
    %ix/load 4, 95, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 525, 0, 11;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 656, 0, 11;
    %ix/load 4, 73, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 752, 0, 11;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 490, 0, 11;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 492, 0, 11;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 48, 0, 11;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 33, 0, 11;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 11;
    %pushi/vec4 3, 0, 3;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 3;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf700aa0_0, 4, 1;
    %jmp T_0.16;
T_0.16 ;
    %pop/vec4 1;
    %load/vec4 v0x5610bf700aa0_0;
    %ret/vec4 0, 0, 128;  Assign to get_mode_params (store_vec4_to_lval)
    %disable/flow S_0x5610bf6b7470;
    %end;
S_0x5610bf6b6fd0 .scope function.vec2.s2, "get_video_mode" "get_video_mode" 3 335, 3 335 0, S_0x5610bf693ec0;
 .timescale 0 0;
; Variable get_video_mode is bool return value of scope S_0x5610bf6b6fd0
v0x5610bf6ffdb0_0 .var "graphics_enabled", 0 0;
v0x5610bf6ffeb0_0 .var "vga_256_color", 0 0;
TD_$unit.get_video_mode ;
    %load/vec4 v0x5610bf6ffeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.18;
T_1.17 ;
    %load/vec4 v0x5610bf6ffdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 1, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
    %jmp T_1.20;
T_1.19 ;
    %pushi/vec4 0, 0, 2;
    %ret/vec4 0, 0, 2;  Assign to get_video_mode (store_vec4_to_lval)
T_1.20 ;
T_1.18 ;
    %end;
S_0x5610bf6a74d0 .scope module, "vga_framebuffer_integration_tb" "vga_framebuffer_integration_tb" 4 9;
 .timescale -9 -12;
v0x5610bf74fbd0_0 .net "DE", 0 0, v0x5610bf72f070_0;  1 drivers
v0x5610bf74fc90_0 .net "H_BLANK", 0 0, L_0x5610bf76d250;  1 drivers
v0x5610bf74fd80_0 .net "V_BLANK", 0 0, L_0x5610bf76d1b0;  1 drivers
v0x5610bf74fe70_0 .net "background_color", 3 0, v0x5610bf748cb0_0;  1 drivers
v0x5610bf74ff10_0 .net "bright_colors", 0 0, L_0x5610bf7681c0;  1 drivers
v0x5610bf750090_0 .net "ce_pix", 0 0, v0x5610bf72fa30_0;  1 drivers
v0x5610bf750130_0 .var "cs", 0 0;
v0x5610bf7501d0_0 .net "cursor_enabled", 0 0, L_0x5610bf768260;  1 drivers
v0x5610bf750300_0 .net "cursor_pos", 14 0, v0x5610bf7495f0_0;  1 drivers
v0x5610bf750430_0 .net "cursor_scan_end", 2 0, v0x5610bf749700_0;  1 drivers
v0x5610bf7504d0_0 .net "cursor_scan_start", 2 0, v0x5610bf749810_0;  1 drivers
v0x5610bf750570_0 .var "data_m_access", 0 0;
v0x5610bf750610_0 .net "data_m_ack", 0 0, v0x5610bf749f00_0;  1 drivers
v0x5610bf7506b0_0 .var "data_m_addr", 19 1;
v0x5610bf750780_0 .var "data_m_bytesel", 1 0;
v0x5610bf750850_0 .var "data_m_data_in", 15 0;
v0x5610bf750920_0 .net "data_m_data_out", 15 0, v0x5610bf74a320_0;  1 drivers
v0x5610bf7509f0_0 .var "data_m_wr_en", 0 0;
v0x5610bf750ac0_0 .net "fb_access", 0 0, L_0x5610bf770de0;  1 drivers
v0x5610bf750b60_0 .var "fb_ack", 0 0;
v0x5610bf750c00_0 .net "fb_address", 15 0, v0x5610bf727a60_0;  1 drivers
v0x5610bf750ca0_0 .var "fb_data", 15 0;
v0x5610bf750dd0_0 .var/i "frame_count", 31 0;
v0x5610bf750e90 .array "framebuffer_mem", 32767 0, 15 0;
v0x5610bf750f50_0 .net "graphics_enabled", 0 0, v0x5610bf741260_0;  1 drivers
v0x5610bf750ff0_0 .var/i "hsync_count", 31 0;
v0x5610bf7510d0_0 .net "mode_num", 7 0, v0x5610bf742aa0_0;  1 drivers
v0x5610bf751220_0 .net "palette_sel", 0 0, L_0x5610bf768300;  1 drivers
v0x5610bf751350_0 .var "reset", 0 0;
v0x5610bf7513f0_0 .var "sys_clk", 0 0;
v0x5610bf751490_0 .var/i "tests_failed", 31 0;
v0x5610bf751570_0 .var/i "tests_passed", 31 0;
v0x5610bf751650_0 .var/i "tests_run", 31 0;
v0x5610bf751730_0 .net "vga_256_color", 0 0, v0x5610bf742190_0;  1 drivers
v0x5610bf7517d0_0 .net "vga_b", 3 0, L_0x5610bf773720;  1 drivers
v0x5610bf751890_0 .var "vga_clk", 0 0;
v0x5610bf751930_0 .net "vga_dac_idx", 7 0, L_0x5610bf76c0b0;  1 drivers
v0x5610bf7519f0_0 .net "vga_dac_rd", 17 0, v0x5610bf740a10_0;  1 drivers
v0x5610bf751b40_0 .net "vga_g", 3 0, L_0x5610bf773640;  1 drivers
v0x5610bf751c00_0 .net "vga_hsync", 0 0, L_0x5610bf76bf40;  1 drivers
v0x5610bf751ca0_0 .net "vga_r", 3 0, L_0x5610bf7735a0;  1 drivers
v0x5610bf751d60_0 .net "vga_vsync", 0 0, L_0x5610bf76bea0;  1 drivers
v0x5610bf751e00_0 .var/i "vsync_count", 31 0;
v0x5610bf751ee0_0 .var "vsync_prev", 0 0;
S_0x5610bf6b53c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 402, 4 402 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf718d60_0 .var/i "i", 31 0;
S_0x5610bf6b45c0 .scope module, "VGAController_inst" "VGAController" 4 102, 5 24 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "fb_access";
    .port_info 4 /OUTPUT 16 "fb_address";
    .port_info 5 /INPUT 1 "fb_ack";
    .port_info 6 /INPUT 16 "fb_data";
    .port_info 7 /OUTPUT 1 "vga_hsync";
    .port_info 8 /OUTPUT 1 "vga_vsync";
    .port_info 9 /OUTPUT 4 "vga_r";
    .port_info 10 /OUTPUT 4 "vga_g";
    .port_info 11 /OUTPUT 4 "vga_b";
    .port_info 12 /OUTPUT 1 "H_BLANK";
    .port_info 13 /OUTPUT 1 "V_BLANK";
    .port_info 14 /OUTPUT 1 "ce_pix";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /INPUT 1 "cursor_enabled";
    .port_info 17 /INPUT 1 "bright_colors";
    .port_info 18 /INPUT 1 "palette_sel";
    .port_info 19 /INPUT 4 "background_color";
    .port_info 20 /INPUT 15 "cursor_pos";
    .port_info 21 /INPUT 3 "cursor_scan_start";
    .port_info 22 /INPUT 3 "cursor_scan_end";
    .port_info 23 /INPUT 1 "vga_256_color";
    .port_info 24 /OUTPUT 8 "vga_dac_idx";
    .port_info 25 /INPUT 18 "vga_dac_rd";
    .port_info 26 /OUTPUT 1 "DE";
    .port_info 27 /INPUT 8 "mode_num";
P_0x5610bf6c82f0 .param/l "PIXEL_CLOCK_DIVIDER" 1 5 189, +C4<00000000000000000000000000000001>;
L_0x5610bf76b6d0 .functor OR 1, L_0x5610bf76b9a0, L_0x5610bf76bca0, C4<0>, C4<0>;
L_0x5610bf76c0b0 .functor BUFZ 8, v0x5610bf72ab60_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x5610bf72f070_0 .var "DE", 0 0;
v0x5610bf72f150_0 .net "H_BLANK", 0 0, L_0x5610bf76d250;  alias, 1 drivers
v0x5610bf72f240_0 .net "V_BLANK", 0 0, L_0x5610bf76d1b0;  alias, 1 drivers
L_0x7ecb01929840 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf72f340_0 .net/2u *"_ivl_0", 10 0, L_0x7ecb01929840;  1 drivers
v0x5610bf72f3e0_0 .net *"_ivl_10", 0 0, L_0x5610bf76b9a0;  1 drivers
L_0x7ecb01929918 .functor BUFT 1, C4<00110111000>, C4<0>, C4<0>, C4<0>;
v0x5610bf72f480_0 .net/2u *"_ivl_12", 10 0, L_0x7ecb01929918;  1 drivers
v0x5610bf72f540_0 .net *"_ivl_14", 0 0, L_0x5610bf76bca0;  1 drivers
L_0x7ecb01929888 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x5610bf72f600_0 .net/2u *"_ivl_2", 10 0, L_0x7ecb01929888;  1 drivers
v0x5610bf72f6e0_0 .net *"_ivl_4", 10 0, L_0x5610bf76b630;  1 drivers
L_0x7ecb019298d0 .functor BUFT 1, C4<00000101000>, C4<0>, C4<0>, C4<0>;
v0x5610bf72f7c0_0 .net/2u *"_ivl_8", 10 0, L_0x7ecb019298d0;  1 drivers
v0x5610bf72f8a0_0 .net "background_color", 3 0, v0x5610bf748cb0_0;  alias, 1 drivers
v0x5610bf72f960_0 .net "bright_colors", 0 0, L_0x5610bf7681c0;  alias, 1 drivers
v0x5610bf72fa30_0 .var "ce_pix", 0 0;
v0x5610bf72fad0_0 .net "clk", 0 0, v0x5610bf751890_0;  1 drivers
v0x5610bf72fb70_0 .net "col", 10 0, L_0x5610bf76ff60;  1 drivers
v0x5610bf72fc40_0 .net "cursor_enabled", 0 0, L_0x5610bf768260;  alias, 1 drivers
v0x5610bf72fd10_0 .net "cursor_pos", 14 0, v0x5610bf7495f0_0;  alias, 1 drivers
v0x5610bf72fef0_0 .net "cursor_scan_end", 2 0, v0x5610bf749700_0;  alias, 1 drivers
v0x5610bf72ffc0_0 .net "cursor_scan_start", 2 0, v0x5610bf749810_0;  alias, 1 drivers
v0x5610bf730090_0 .net "fb_access", 0 0, L_0x5610bf770de0;  alias, 1 drivers
v0x5610bf730130_0 .net "fb_ack", 0 0, v0x5610bf750b60_0;  1 drivers
v0x5610bf7301d0_0 .net "fb_address", 15 0, v0x5610bf727a60_0;  alias, 1 drivers
v0x5610bf7302c0_0 .net "fb_background", 3 0, L_0x5610bf770130;  1 drivers
v0x5610bf7303b0_0 .net "fb_data", 15 0, v0x5610bf750ca0_0;  1 drivers
v0x5610bf730470_0 .var "fb_fcl_col", 2 0;
v0x5610bf730530_0 .var "fb_fcl_row", 2 0;
v0x5610bf7305d0_0 .net "fb_foreground", 3 0, L_0x5610bf7701d0;  1 drivers
v0x5610bf7306c0_0 .net "fb_glyph", 7 0, L_0x5610bf7702c0;  1 drivers
v0x5610bf7307d0_0 .net "graphics_colour", 7 0, v0x5610bf72ab60_0;  1 drivers
v0x5610bf7308e0_0 .net "graphics_enabled", 0 0, v0x5610bf741260_0;  alias, 1 drivers
v0x5610bf7309d0_0 .net "hsync", 0 0, L_0x5610bf76e590;  1 drivers
v0x5610bf730a70_0 .var "hsync_pipe", 2 0;
v0x5610bf730b30_0 .net "is_blank", 0 0, L_0x5610bf76d0a0;  1 drivers
v0x5610bf730e30_0 .net "is_border", 0 0, L_0x5610bf76b6d0;  1 drivers
v0x5610bf730ed0_0 .net "mode_num", 7 0, v0x5610bf742aa0_0;  alias, 1 drivers
v0x5610bf730f70_0 .net "palette_sel", 0 0, L_0x5610bf768300;  alias, 1 drivers
v0x5610bf731010_0 .var "pixel_clock_counter", 31 0;
v0x5610bf7310b0_0 .net "render_cursor", 0 0, v0x5610bf72b020_0;  1 drivers
v0x5610bf7311a0_0 .net "reset", 0 0, v0x5610bf751350_0;  1 drivers
v0x5610bf731240_0 .net "row", 10 0, L_0x5610bf76f9a0;  1 drivers
v0x5610bf731300_0 .net "shifted_row", 10 0, L_0x5610bf76b810;  1 drivers
v0x5610bf7313c0_0 .net "sys_clk", 0 0, v0x5610bf7513f0_0;  1 drivers
v0x5610bf731460_0 .net "vga_256_color", 0 0, v0x5610bf742190_0;  alias, 1 drivers
v0x5610bf731500_0 .net "vga_b", 3 0, L_0x5610bf773720;  alias, 1 drivers
v0x5610bf7315c0_0 .net "vga_dac_idx", 7 0, L_0x5610bf76c0b0;  alias, 1 drivers
v0x5610bf7316a0_0 .net "vga_dac_rd", 17 0, v0x5610bf740a10_0;  alias, 1 drivers
v0x5610bf731760_0 .net "vga_g", 3 0, L_0x5610bf773640;  alias, 1 drivers
v0x5610bf731800_0 .net "vga_hsync", 0 0, L_0x5610bf76bf40;  alias, 1 drivers
v0x5610bf7318a0_0 .net "vga_r", 3 0, L_0x5610bf7735a0;  alias, 1 drivers
v0x5610bf731960_0 .net "vga_vsync", 0 0, L_0x5610bf76bea0;  alias, 1 drivers
v0x5610bf731a00_0 .net "vsync", 0 0, L_0x5610bf76f550;  1 drivers
v0x5610bf731ad0_0 .var "vsync_pipe", 2 0;
L_0x5610bf76b630 .arith/sub 11, L_0x5610bf76f9a0, L_0x7ecb01929888;
L_0x5610bf76b810 .functor MUXZ 11, L_0x5610bf76b630, L_0x7ecb01929840, L_0x5610bf76b6d0, C4<>;
L_0x5610bf76b9a0 .cmp/gt 11, L_0x7ecb019298d0, L_0x5610bf76f9a0;
L_0x5610bf76bca0 .cmp/ge 11, L_0x5610bf76f9a0, L_0x7ecb01929918;
L_0x5610bf76bea0 .part v0x5610bf731ad0_0, 0, 1;
L_0x5610bf76bf40 .part v0x5610bf730a70_0, 0, 1;
L_0x5610bf773030 .part L_0x5610bf76b810, 0, 10;
L_0x5610bf773120 .part L_0x5610bf76ff60, 0, 10;
S_0x5610bf6b07a0 .scope module, "FontColorLUT" "FontColorLUT" 5 143, 6 23 0, S_0x5610bf6b45c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "render_cursor";
    .port_info 2 /INPUT 8 "glyph";
    .port_info 3 /INPUT 3 "glyph_row";
    .port_info 4 /INPUT 3 "glyph_col";
    .port_info 5 /INPUT 4 "foreground";
    .port_info 6 /INPUT 4 "background";
    .port_info 7 /INPUT 1 "graphics_enabled";
    .port_info 8 /INPUT 8 "graphics_colour";
    .port_info 9 /INPUT 1 "vga_256_color";
    .port_info 10 /INPUT 18 "vga_dac_rd";
    .port_info 11 /INPUT 1 "bright_colors";
    .port_info 12 /INPUT 1 "palette_sel";
    .port_info 13 /INPUT 4 "background_color";
    .port_info 14 /OUTPUT 4 "r";
    .port_info 15 /OUTPUT 4 "g";
    .port_info 16 /OUTPUT 4 "b";
L_0x5610bf7737c0 .functor XOR 1, v0x5610bf6e02e0_0, v0x5610bf72b020_0, C4<0>, C4<0>;
v0x5610bf69aeb0_0 .net *"_ivl_12", 0 0, L_0x5610bf7737c0;  1 drivers
v0x5610bf69afb0_0 .net *"_ivl_14", 11 0, L_0x5610bf773830;  1 drivers
v0x5610bf699af0_0 .net *"_ivl_16", 11 0, L_0x5610bf773970;  1 drivers
v0x5610bf699bb0_0 .net "b", 3 0, L_0x5610bf773720;  alias, 1 drivers
v0x5610bf697430_0 .net "background", 3 0, L_0x5610bf770130;  alias, 1 drivers
v0x5610bf6960d0_0 .net "background_color", 3 0, v0x5610bf748cb0_0;  alias, 1 drivers
v0x5610bf6961b0_0 .var "background_rgb", 11 0;
v0x5610bf6dce80_0 .net "bright_colors", 0 0, L_0x5610bf7681c0;  alias, 1 drivers
v0x5610bf6dcf40_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf6e20a0_0 .net "dac_b", 3 0, L_0x5610bf7734d0;  1 drivers
v0x5610bf6e2180_0 .net "dac_g", 3 0, L_0x5610bf773430;  1 drivers
v0x5610bf6e0200_0 .net "dac_r", 3 0, L_0x5610bf773390;  1 drivers
v0x5610bf6e02e0_0 .var "font_bit", 0 0;
v0x5610bf6b4f20_0 .net "font_mem_addr", 13 0, L_0x5610bf773210;  1 drivers
v0x5610bf6b5000 .array "font_rom", 16383 0, 0 0;
v0x5610bf6a7e30_0 .net "foreground", 3 0, L_0x5610bf7701d0;  alias, 1 drivers
v0x5610bf6a7f10_0 .var "foreground_rgb", 11 0;
v0x5610bf6bb750_0 .net "g", 3 0, L_0x5610bf773640;  alias, 1 drivers
v0x5610bf6bb830_0 .net "glyph", 7 0, L_0x5610bf7702c0;  alias, 1 drivers
v0x5610bf6fd2a0_0 .net "glyph_col", 2 0, v0x5610bf730470_0;  1 drivers
v0x5610bf6fd380_0 .net "glyph_row", 2 0, v0x5610bf730530_0;  1 drivers
v0x5610bf6b59e0 .array "graphics_color_lut", 15 0, 11 0;
v0x5610bf6fb8c0_0 .net "graphics_colour", 7 0, v0x5610bf72ab60_0;  alias, 1 drivers
v0x5610bf596960_0 .net "graphics_enabled", 0 0, v0x5610bf741260_0;  alias, 1 drivers
v0x5610bf596a20_0 .var "graphics_pixel_color_int", 11 0;
v0x5610bf596b00_0 .var "graphics_pixel_colour", 11 0;
v0x5610bf596be0_0 .net "palette_sel", 0 0, L_0x5610bf768300;  alias, 1 drivers
v0x5610bf596ca0_0 .net "r", 3 0, L_0x5610bf7735a0;  alias, 1 drivers
v0x5610bf5b8340_0 .net "render_cursor", 0 0, v0x5610bf72b020_0;  alias, 1 drivers
v0x5610bf5b8400 .array "text_color_lut", 15 0, 11 0;
v0x5610bf5b86c0_0 .net "vga_256_color", 0 0, v0x5610bf742190_0;  alias, 1 drivers
v0x5610bf5aa030_0 .net "vga_dac_rd", 17 0, v0x5610bf740a10_0;  alias, 1 drivers
E_0x5610bf50dc40 .event posedge, v0x5610bf6dcf40_0;
E_0x5610bf50d850/0 .event anyedge, v0x5610bf5b86c0_0, v0x5610bf6e0200_0, v0x5610bf6e2180_0, v0x5610bf6e20a0_0;
v0x5610bf5b8400_0 .array/port v0x5610bf5b8400, 0;
v0x5610bf5b8400_1 .array/port v0x5610bf5b8400, 1;
E_0x5610bf50d850/1 .event anyedge, v0x5610bf6fb8c0_0, v0x5610bf6960d0_0, v0x5610bf5b8400_0, v0x5610bf5b8400_1;
v0x5610bf5b8400_2 .array/port v0x5610bf5b8400, 2;
v0x5610bf5b8400_3 .array/port v0x5610bf5b8400, 3;
v0x5610bf5b8400_4 .array/port v0x5610bf5b8400, 4;
v0x5610bf5b8400_5 .array/port v0x5610bf5b8400, 5;
E_0x5610bf50d850/2 .event anyedge, v0x5610bf5b8400_2, v0x5610bf5b8400_3, v0x5610bf5b8400_4, v0x5610bf5b8400_5;
v0x5610bf5b8400_6 .array/port v0x5610bf5b8400, 6;
v0x5610bf5b8400_7 .array/port v0x5610bf5b8400, 7;
v0x5610bf5b8400_8 .array/port v0x5610bf5b8400, 8;
v0x5610bf5b8400_9 .array/port v0x5610bf5b8400, 9;
E_0x5610bf50d850/3 .event anyedge, v0x5610bf5b8400_6, v0x5610bf5b8400_7, v0x5610bf5b8400_8, v0x5610bf5b8400_9;
v0x5610bf5b8400_10 .array/port v0x5610bf5b8400, 10;
v0x5610bf5b8400_11 .array/port v0x5610bf5b8400, 11;
v0x5610bf5b8400_12 .array/port v0x5610bf5b8400, 12;
v0x5610bf5b8400_13 .array/port v0x5610bf5b8400, 13;
E_0x5610bf50d850/4 .event anyedge, v0x5610bf5b8400_10, v0x5610bf5b8400_11, v0x5610bf5b8400_12, v0x5610bf5b8400_13;
v0x5610bf5b8400_14 .array/port v0x5610bf5b8400, 14;
v0x5610bf5b8400_15 .array/port v0x5610bf5b8400, 15;
E_0x5610bf50d850/5 .event anyedge, v0x5610bf5b8400_14, v0x5610bf5b8400_15, v0x5610bf596be0_0, v0x5610bf6dce80_0;
v0x5610bf6b59e0_0 .array/port v0x5610bf6b59e0, 0;
v0x5610bf6b59e0_1 .array/port v0x5610bf6b59e0, 1;
v0x5610bf6b59e0_2 .array/port v0x5610bf6b59e0, 2;
E_0x5610bf50d850/6 .event anyedge, v0x5610bf6fb8c0_0, v0x5610bf6b59e0_0, v0x5610bf6b59e0_1, v0x5610bf6b59e0_2;
v0x5610bf6b59e0_3 .array/port v0x5610bf6b59e0, 3;
v0x5610bf6b59e0_4 .array/port v0x5610bf6b59e0, 4;
v0x5610bf6b59e0_5 .array/port v0x5610bf6b59e0, 5;
v0x5610bf6b59e0_6 .array/port v0x5610bf6b59e0, 6;
E_0x5610bf50d850/7 .event anyedge, v0x5610bf6b59e0_3, v0x5610bf6b59e0_4, v0x5610bf6b59e0_5, v0x5610bf6b59e0_6;
v0x5610bf6b59e0_7 .array/port v0x5610bf6b59e0, 7;
v0x5610bf6b59e0_8 .array/port v0x5610bf6b59e0, 8;
v0x5610bf6b59e0_9 .array/port v0x5610bf6b59e0, 9;
v0x5610bf6b59e0_10 .array/port v0x5610bf6b59e0, 10;
E_0x5610bf50d850/8 .event anyedge, v0x5610bf6b59e0_7, v0x5610bf6b59e0_8, v0x5610bf6b59e0_9, v0x5610bf6b59e0_10;
v0x5610bf6b59e0_11 .array/port v0x5610bf6b59e0, 11;
v0x5610bf6b59e0_12 .array/port v0x5610bf6b59e0, 12;
v0x5610bf6b59e0_13 .array/port v0x5610bf6b59e0, 13;
v0x5610bf6b59e0_14 .array/port v0x5610bf6b59e0, 14;
E_0x5610bf50d850/9 .event anyedge, v0x5610bf6b59e0_11, v0x5610bf6b59e0_12, v0x5610bf6b59e0_13, v0x5610bf6b59e0_14;
v0x5610bf6b59e0_15 .array/port v0x5610bf6b59e0, 15;
E_0x5610bf50d850/10 .event anyedge, v0x5610bf6b59e0_15;
E_0x5610bf50d850 .event/or E_0x5610bf50d850/0, E_0x5610bf50d850/1, E_0x5610bf50d850/2, E_0x5610bf50d850/3, E_0x5610bf50d850/4, E_0x5610bf50d850/5, E_0x5610bf50d850/6, E_0x5610bf50d850/7, E_0x5610bf50d850/8, E_0x5610bf50d850/9, E_0x5610bf50d850/10;
L_0x5610bf773210 .concat [ 3 3 8 0], v0x5610bf730470_0, v0x5610bf730530_0, L_0x5610bf7702c0;
L_0x5610bf773390 .part v0x5610bf740a10_0, 14, 4;
L_0x5610bf773430 .part v0x5610bf740a10_0, 8, 4;
L_0x5610bf7734d0 .part v0x5610bf740a10_0, 2, 4;
L_0x5610bf7735a0 .part L_0x5610bf773970, 8, 4;
L_0x5610bf773640 .part L_0x5610bf773970, 4, 4;
L_0x5610bf773720 .part L_0x5610bf773970, 0, 4;
L_0x5610bf773830 .functor MUXZ 12, v0x5610bf6961b0_0, v0x5610bf6a7f10_0, L_0x5610bf7737c0, C4<>;
L_0x5610bf773970 .functor MUXZ 12, L_0x5610bf773830, v0x5610bf596b00_0, v0x5610bf741260_0, C4<>;
S_0x5610bf69ddf0 .scope module, "FrameBuffer" "FrameBuffer" 5 114, 7 19 0, S_0x5610bf6b45c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "sys_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "is_border";
    .port_info 4 /OUTPUT 1 "fb_access";
    .port_info 5 /OUTPUT 16 "fb_address";
    .port_info 6 /INPUT 1 "fb_ack";
    .port_info 7 /INPUT 16 "fb_data";
    .port_info 8 /INPUT 10 "row";
    .port_info 9 /INPUT 10 "col";
    .port_info 10 /INPUT 1 "is_blank";
    .port_info 11 /INPUT 1 "cursor_enabled";
    .port_info 12 /INPUT 15 "cursor_pos";
    .port_info 13 /INPUT 3 "cursor_scan_start";
    .port_info 14 /INPUT 3 "cursor_scan_end";
    .port_info 15 /INPUT 1 "graphics_enabled";
    .port_info 16 /OUTPUT 8 "glyph";
    .port_info 17 /OUTPUT 4 "background";
    .port_info 18 /OUTPUT 4 "foreground";
    .port_info 19 /OUTPUT 1 "render_cursor";
    .port_info 20 /INPUT 1 "vga_256_color";
    .port_info 21 /OUTPUT 8 "graphics_colour";
L_0x5610bf76f8e0 .functor OR 1, L_0x5610bf76b6d0, L_0x5610bf770360, C4<0>, C4<0>;
v0x5610bf728dc0_0 .net *"_ivl_10", 15 0, L_0x5610bf770490;  1 drivers
L_0x7ecb01929a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5610bf728ec0_0 .net/2u *"_ivl_12", 0 0, L_0x7ecb01929a38;  1 drivers
L_0x7ecb01929a80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5610bf728fa0_0 .net/2u *"_ivl_14", 0 0, L_0x7ecb01929a80;  1 drivers
v0x5610bf729090_0 .net *"_ivl_16", 10 0, L_0x5610bf770610;  1 drivers
L_0x7ecb01929ac8 .functor BUFT 1, C4<00000010000>, C4<0>, C4<0>, C4<0>;
v0x5610bf729170_0 .net/2u *"_ivl_18", 10 0, L_0x7ecb01929ac8;  1 drivers
v0x5610bf729250_0 .net *"_ivl_20", 10 0, L_0x5610bf770790;  1 drivers
L_0x7ecb01929b10 .functor BUFT 1, C4<00001010000>, C4<0>, C4<0>, C4<0>;
v0x5610bf729330_0 .net/2u *"_ivl_22", 10 0, L_0x7ecb01929b10;  1 drivers
v0x5610bf729410_0 .net *"_ivl_25", 10 0, L_0x5610bf7708d0;  1 drivers
L_0x7ecb01929b58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5610bf7294f0_0 .net/2u *"_ivl_26", 0 0, L_0x7ecb01929b58;  1 drivers
v0x5610bf729660_0 .net *"_ivl_28", 10 0, L_0x5610bf770a60;  1 drivers
L_0x7ecb01929ba0 .functor BUFT 1, C4<00000001000>, C4<0>, C4<0>, C4<0>;
v0x5610bf729740_0 .net/2u *"_ivl_30", 10 0, L_0x7ecb01929ba0;  1 drivers
v0x5610bf729820_0 .net *"_ivl_32", 10 0, L_0x5610bf770ba0;  1 drivers
v0x5610bf729900_0 .net *"_ivl_34", 10 0, L_0x5610bf770d40;  1 drivers
L_0x7ecb01929be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5610bf7299e0_0 .net/2u *"_ivl_40", 3 0, L_0x7ecb01929be8;  1 drivers
v0x5610bf729ac0_0 .net *"_ivl_43", 8 0, L_0x5610bf7710f0;  1 drivers
L_0x7ecb01929c30 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5610bf729ba0_0 .net/2u *"_ivl_46", 3 0, L_0x7ecb01929c30;  1 drivers
v0x5610bf729c80_0 .net *"_ivl_49", 8 0, L_0x5610bf771390;  1 drivers
v0x5610bf729d60_0 .net *"_ivl_5", 0 0, L_0x5610bf770360;  1 drivers
v0x5610bf729e20_0 .net *"_ivl_7", 0 0, L_0x5610bf76f8e0;  1 drivers
L_0x7ecb019299f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf729ee0_0 .net/2u *"_ivl_8", 15 0, L_0x7ecb019299f0;  1 drivers
v0x5610bf729fc0_0 .net "background", 3 0, L_0x5610bf770130;  alias, 1 drivers
v0x5610bf72a080_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf72a120_0 .net "col", 9 0, L_0x5610bf773120;  1 drivers
v0x5610bf72a1f0_0 .net "cursor_enabled", 0 0, L_0x5610bf768260;  alias, 1 drivers
v0x5610bf72a290_0 .net "cursor_pos", 14 0, v0x5610bf7495f0_0;  alias, 1 drivers
v0x5610bf72a370_0 .net "cursor_scan_end", 2 0, v0x5610bf749700_0;  alias, 1 drivers
v0x5610bf72a450_0 .net "cursor_scan_start", 2 0, v0x5610bf749810_0;  alias, 1 drivers
v0x5610bf72a530_0 .net "fb_access", 0 0, L_0x5610bf770de0;  alias, 1 drivers
v0x5610bf72a600_0 .net "fb_ack", 0 0, v0x5610bf750b60_0;  alias, 1 drivers
v0x5610bf72a6a0_0 .net "fb_address", 15 0, v0x5610bf727a60_0;  alias, 1 drivers
v0x5610bf72a740_0 .net "fb_data", 15 0, v0x5610bf750ca0_0;  alias, 1 drivers
v0x5610bf72a830_0 .net "foreground", 3 0, L_0x5610bf7701d0;  alias, 1 drivers
v0x5610bf72a8f0_0 .net "glyph", 7 0, L_0x5610bf7702c0;  alias, 1 drivers
v0x5610bf72a9c0_0 .net "glyph_row", 2 0, L_0x5610bf771050;  1 drivers
v0x5610bf72aa80_0 .net "graphics_col", 12 0, L_0x5610bf7714c0;  1 drivers
v0x5610bf72ab60_0 .var "graphics_colour", 7 0;
v0x5610bf72ac50_0 .net "graphics_enabled", 0 0, v0x5610bf741260_0;  alias, 1 drivers
v0x5610bf72ad20_0 .net "graphics_row", 12 0, L_0x5610bf7712a0;  1 drivers
v0x5610bf72adc0_0 .net "is_blank", 0 0, L_0x5610bf76d0a0;  alias, 1 drivers
v0x5610bf72ae80_0 .net "is_border", 0 0, L_0x5610bf76b6d0;  alias, 1 drivers
v0x5610bf72af40_0 .var "pixel_word_offs", 2 0;
v0x5610bf72b020_0 .var "render_cursor", 0 0;
v0x5610bf72b0f0_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf72b1e0_0 .net "row", 9 0, L_0x5610bf773030;  1 drivers
v0x5610bf72b280_0 .net "sys_clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf72b320_0 .net "text_address", 11 0, L_0x5610bf770ea0;  1 drivers
v0x5610bf72b3e0_0 .net "vga_256_color", 0 0, v0x5610bf742190_0;  alias, 1 drivers
v0x5610bf72b4b0_0 .net "vga_q", 15 0, v0x5610bf726700_0;  1 drivers
v0x5610bf72b5a0_0 .var "vga_valid", 0 0;
E_0x5610bf4d4c20/0 .event anyedge, v0x5610bf5b86c0_0, v0x5610bf72af40_0, v0x5610bf726700_0, v0x5610bf726700_0;
E_0x5610bf4d4c20/1 .event anyedge, v0x5610bf726700_0, v0x5610bf726700_0, v0x5610bf726700_0, v0x5610bf726700_0;
E_0x5610bf4d4c20/2 .event anyedge, v0x5610bf726700_0, v0x5610bf726700_0, v0x5610bf72af40_0, v0x5610bf726700_0;
E_0x5610bf4d4c20/3 .event anyedge, v0x5610bf726700_0, v0x5610bf72ae80_0, v0x5610bf72b5a0_0;
E_0x5610bf4d4c20 .event/or E_0x5610bf4d4c20/0, E_0x5610bf4d4c20/1, E_0x5610bf4d4c20/2, E_0x5610bf4d4c20/3;
L_0x5610bf770130 .part L_0x5610bf770490, 12, 4;
L_0x5610bf7701d0 .part L_0x5610bf770490, 8, 4;
L_0x5610bf7702c0 .part L_0x5610bf770490, 0, 8;
L_0x5610bf770360 .reduce/nor v0x5610bf72b5a0_0;
L_0x5610bf770490 .functor MUXZ 16, v0x5610bf726700_0, L_0x7ecb019299f0, L_0x5610bf76f8e0, C4<>;
L_0x5610bf770610 .concat [ 10 1 0 0], L_0x5610bf773030, L_0x7ecb01929a80;
L_0x5610bf770790 .arith/div 11, L_0x5610bf770610, L_0x7ecb01929ac8;
L_0x5610bf7708d0 .arith/mult 11, L_0x5610bf770790, L_0x7ecb01929b10;
L_0x5610bf770a60 .concat [ 10 1 0 0], L_0x5610bf773120, L_0x7ecb01929b58;
L_0x5610bf770ba0 .arith/div 11, L_0x5610bf770a60, L_0x7ecb01929ba0;
L_0x5610bf770d40 .arith/sum 11, L_0x5610bf7708d0, L_0x5610bf770ba0;
L_0x5610bf770ea0 .concat [ 11 1 0 0], L_0x5610bf770d40, L_0x7ecb01929a38;
L_0x5610bf771050 .part L_0x5610bf773030, 1, 3;
L_0x5610bf7710f0 .part L_0x5610bf773030, 1, 9;
L_0x5610bf7712a0 .concat [ 9 4 0 0], L_0x5610bf7710f0, L_0x7ecb01929be8;
L_0x5610bf771390 .part L_0x5610bf773120, 1, 9;
L_0x5610bf7714c0 .concat [ 9 4 0 0], L_0x5610bf771390, L_0x7ecb01929c30;
L_0x5610bf772ea0 .ufunc/vec4 TD_$unit.get_video_mode, 2, v0x5610bf741260_0, v0x5610bf742190_0 (v0x5610bf6ffdb0_0, v0x5610bf6ffeb0_0) S_0x5610bf6b6fd0;
S_0x5610bf5117d0 .scope module, "FBPrefetch" "FBPrefetch" 7 84, 8 20 0, S_0x5610bf69ddf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sys_clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "mode";
    .port_info 4 /INPUT 10 "row";
    .port_info 5 /INPUT 10 "col";
    .port_info 6 /OUTPUT 16 "fb_address";
    .port_info 7 /OUTPUT 1 "fb_access";
    .port_info 8 /INPUT 1 "fb_ack";
    .port_info 9 /INPUT 16 "fb_data";
    .port_info 10 /OUTPUT 16 "q";
P_0x5610bf5baaf0 .param/l "cols" 1 8 32, +C4<00000000000000000000001010000000>;
P_0x5610bf5bab30 .param/l "rows" 1 8 33, +C4<00000000000000000000000110010000>;
L_0x5610bf770fe0 .functor NOT 1, v0x5610bf750b60_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf770de0 .functor AND 1, L_0x5610bf7716f0, L_0x5610bf770fe0, C4<1>, C4<1>;
L_0x5610bf772a00 .functor AND 1, v0x5610bf727730_0, L_0x5610bf772360, C4<1>, C4<1>;
v0x5610bf726aa0_0 .net *"_ivl_12", 31 0, L_0x5610bf7718c0;  1 drivers
L_0x7ecb01929d08 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf726ba0_0 .net *"_ivl_15", 21 0, L_0x7ecb01929d08;  1 drivers
L_0x7ecb01929d50 .functor BUFT 1, C4<00000000000000000000000110001111>, C4<0>, C4<0>, C4<0>;
v0x5610bf726c80_0 .net/2u *"_ivl_16", 31 0, L_0x7ecb01929d50;  1 drivers
v0x5610bf726d40_0 .net *"_ivl_18", 0 0, L_0x5610bf7719b0;  1 drivers
v0x5610bf726e00_0 .net *"_ivl_2", 0 0, L_0x5610bf7716f0;  1 drivers
L_0x7ecb01929d98 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf726ec0_0 .net/2u *"_ivl_20", 9 0, L_0x7ecb01929d98;  1 drivers
L_0x7ecb01929de0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5610bf726fa0_0 .net/2u *"_ivl_22", 9 0, L_0x7ecb01929de0;  1 drivers
v0x5610bf727080_0 .net *"_ivl_24", 9 0, L_0x5610bf771b20;  1 drivers
L_0x7ecb01929e28 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf727160_0 .net/2u *"_ivl_28", 7 0, L_0x7ecb01929e28;  1 drivers
L_0x7ecb01929e70 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5610bf7272d0_0 .net/2u *"_ivl_34", 3 0, L_0x7ecb01929e70;  1 drivers
v0x5610bf7273b0_0 .net *"_ivl_37", 8 0, L_0x5610bf7720f0;  1 drivers
v0x5610bf727490_0 .net *"_ivl_4", 0 0, L_0x5610bf770fe0;  1 drivers
v0x5610bf727570_0 .net "col", 9 0, L_0x5610bf773120;  alias, 1 drivers
v0x5610bf727650_0 .net "col_address", 7 0, L_0x5610bf771e50;  1 drivers
v0x5610bf727730_0 .var "do_next_row", 0 0;
v0x5610bf7277f0_0 .net "fb_access", 0 0, L_0x5610bf770de0;  alias, 1 drivers
v0x5610bf7278b0_0 .net "fb_ack", 0 0, v0x5610bf750b60_0;  alias, 1 drivers
v0x5610bf727a60_0 .var "fb_address", 15 0;
v0x5610bf727b20_0 .net "fb_data", 15 0, v0x5610bf750ca0_0;  alias, 1 drivers
v0x5610bf727be0_0 .net "graphics_row", 12 0, L_0x5610bf7721c0;  1 drivers
v0x5610bf727ca0_0 .net/2u "mode", 1 0, L_0x5610bf772ea0;  1 drivers
v0x5610bf727d80_0 .net "next_row", 9 0, L_0x5610bf771c80;  1 drivers
v0x5610bf727e60_0 .net "q", 15 0, v0x5610bf726700_0;  alias, 1 drivers
v0x5610bf727f50_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf728020_0 .net "row", 9 0, L_0x5610bf773030;  alias, 1 drivers
v0x5610bf7280c0_0 .net "row_base", 9 0, L_0x5610bf771f40;  1 drivers
v0x5610bf7281a0_0 .net/2u "sync_mode", 1 0, L_0x5610bf772e00;  1 drivers
v0x5610bf728280_0 .net "sync_ready", 0 0, L_0x5610bf772360;  1 drivers
v0x5610bf728350_0 .net "sync_row", 9 0, L_0x5610bf772c50;  1 drivers
v0x5610bf728410_0 .net "sys_address", 8 0, L_0x5610bf771600;  1 drivers
v0x5610bf728500_0 .net "sys_clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf7285a0_0 .var "sys_cur_buffer", 0 0;
v0x5610bf728640_0 .net "sys_load", 0 0, L_0x5610bf7725b0;  1 drivers
v0x5610bf7286e0_0 .var/2u "sys_mode", 1 0;
v0x5610bf7287c0_0 .var "sys_next_row", 9 0;
v0x5610bf7288a0_0 .var "vga_address", 8 0;
v0x5610bf728960_0 .net "vga_clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf728a00_0 .var "vga_cur_buffer", 0 0;
v0x5610bf728aa0_0 .var "words_done", 7 0;
v0x5610bf728b80_0 .var "words_per_row", 7 0;
E_0x5610bf4f8840/0 .event anyedge, v0x5610bf727ca0_0, v0x5610bf728a00_0, v0x5610bf727570_0, v0x5610bf727570_0;
E_0x5610bf4f8840/1 .event anyedge, v0x5610bf727570_0;
E_0x5610bf4f8840 .event/or E_0x5610bf4f8840/0, E_0x5610bf4f8840/1;
E_0x5610bf724330 .event anyedge, v0x5610bf7286e0_0, v0x5610bf7287c0_0, v0x5610bf7287c0_0;
E_0x5610bf724370 .event anyedge, v0x5610bf727ca0_0, v0x5610bf728020_0, v0x5610bf728020_0;
E_0x5610bf5aa470 .event posedge, v0x5610bf725800_0, v0x5610bf517a70_0;
E_0x5610bf50ec90 .event anyedge, v0x5610bf727570_0, v0x5610bf727ca0_0, v0x5610bf728020_0, v0x5610bf728020_0;
E_0x5610bf50ed00 .event anyedge, v0x5610bf7286e0_0;
E_0x5610bf50eda0/0 .event anyedge, v0x5610bf727ca0_0, v0x5610bf7280c0_0, v0x5610bf727650_0, v0x5610bf727be0_0;
E_0x5610bf50eda0/1 .event anyedge, v0x5610bf727be0_0, v0x5610bf7280c0_0;
E_0x5610bf50eda0 .event/or E_0x5610bf50eda0/0, E_0x5610bf50eda0/1;
L_0x5610bf771600 .concat [ 8 1 0 0], v0x5610bf728aa0_0, v0x5610bf7285a0_0;
L_0x5610bf7716f0 .cmp/gt 8, v0x5610bf728b80_0, v0x5610bf728aa0_0;
L_0x5610bf7718c0 .concat [ 10 22 0 0], L_0x5610bf773030, L_0x7ecb01929d08;
L_0x5610bf7719b0 .cmp/eq 32, L_0x5610bf7718c0, L_0x7ecb01929d50;
L_0x5610bf771b20 .arith/sum 10, L_0x5610bf773030, L_0x7ecb01929de0;
L_0x5610bf771c80 .functor MUXZ 10, L_0x5610bf771b20, L_0x7ecb01929d98, L_0x5610bf7719b0, C4<>;
L_0x5610bf771e50 .functor MUXZ 8, v0x5610bf728aa0_0, L_0x7ecb01929e28, L_0x5610bf7725b0, C4<>;
L_0x5610bf771f40 .functor MUXZ 10, v0x5610bf7287c0_0, L_0x5610bf772c50, L_0x5610bf7725b0, C4<>;
L_0x5610bf7720f0 .part L_0x5610bf771f40, 1, 9;
L_0x5610bf7721c0 .concat [ 9 4 0 0], L_0x5610bf7720f0, L_0x7ecb01929e70;
L_0x5610bf772b50 .concat [ 2 10 0 0], L_0x5610bf772ea0, L_0x5610bf771c80;
L_0x5610bf772c50 .part v0x5610bf725960_0, 2, 10;
L_0x5610bf772e00 .part v0x5610bf725960_0, 0, 2;
S_0x5610bf50ee20 .scope module, "RowSync" "MCP" 8 100, 9 24 0, S_0x5610bf5117d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 12 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 12 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5610bf5aa3e0 .param/l "reset_val" 0 9 25, C4<111111111111>;
P_0x5610bf5aa420 .param/l "width" 0 9 24, +C4<00000000000000000000000000001100>;
L_0x5610bf771bc0 .functor NOT 1, v0x5610bf7258a0_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf772360 .functor OR 1, L_0x5610bf7727e0, L_0x5610bf771bc0, C4<0>, C4<0>;
L_0x5610bf772470 .functor AND 1, L_0x5610bf772a00, L_0x5610bf772360, C4<1>, C4<1>;
v0x5610bf724eb0_0 .net *"_ivl_0", 0 0, L_0x5610bf771bc0;  1 drivers
v0x5610bf724fb0_0 .net "a_ack", 0 0, L_0x5610bf7727e0;  1 drivers
v0x5610bf725070_0 .net "a_datain", 11 0, L_0x5610bf772b50;  1 drivers
v0x5610bf725140_0 .var "a_en", 0 0;
v0x5610bf725230_0 .net "a_load", 0 0, L_0x5610bf772470;  1 drivers
v0x5610bf725320_0 .net "a_ready", 0 0, L_0x5610bf772360;  alias, 1 drivers
v0x5610bf7253e0_0 .net "a_send", 0 0, L_0x5610bf772a00;  1 drivers
v0x5610bf7254a0_0 .net "b_ack", 0 0, L_0x5610bf772670;  1 drivers
v0x5610bf725540_0 .net "b_data", 11 0, v0x5610bf725960_0;  1 drivers
v0x5610bf725620_0 .net "b_load", 0 0, L_0x5610bf7725b0;  alias, 1 drivers
v0x5610bf7256c0_0 .net "clk_a", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf725760_0 .net "clk_b", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf725800_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf7258a0_0 .var "tx_busy", 0 0;
v0x5610bf725960_0 .var "tx_sample", 11 0;
E_0x5610bf5c8ee0 .event posedge, v0x5610bf725800_0, v0x5610bf6dcf40_0;
S_0x5610bf5c90b0 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5610bf50ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf7727e0 .functor XOR 1, v0x5610bf550b30_0, v0x5610bf53dac0_0, C4<0>, C4<0>;
L_0x5610bf7728a0 .functor BUFZ 1, v0x5610bf53dac0_0, C4<0>, C4<0>, C4<0>;
v0x5610bf550e40_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf53da00_0 .net "d", 0 0, L_0x5610bf772670;  alias, 1 drivers
v0x5610bf53dac0_0 .var "last_val", 0 0;
v0x5610bf53db60_0 .net "p", 0 0, L_0x5610bf7727e0;  alias, 1 drivers
v0x5610bf53dc00_0 .net "q", 0 0, L_0x5610bf7728a0;  1 drivers
o0x7ecb019730c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf53dcf0_0 .net "reset", 0 0, o0x7ecb019730c8;  0 drivers
v0x5610bf53dd90_0 .net "synced", 0 0, v0x5610bf550b30_0;  1 drivers
S_0x5610bf590090 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf5c90b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf590310_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf590400_0 .net "d", 0 0, L_0x5610bf772670;  alias, 1 drivers
v0x5610bf550a60_0 .var "p1", 0 0;
v0x5610bf550b30_0 .var "p2", 0 0;
v0x5610bf550bf0_0 .net "q", 0 0, v0x5610bf550b30_0;  alias, 1 drivers
v0x5610bf550d00_0 .net "reset", 0 0, o0x7ecb019730c8;  alias, 0 drivers
E_0x5610bf590290 .event posedge, v0x5610bf550d00_0, v0x5610bf6dcf40_0;
S_0x5610bf5dad20 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5610bf50ee20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf7725b0 .functor XOR 1, v0x5610bf517ce0_0, v0x5610bf4d47a0_0, C4<0>, C4<0>;
L_0x5610bf772670 .functor BUFZ 1, v0x5610bf4d47a0_0, C4<0>, C4<0>, C4<0>;
v0x5610bf4d4640_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf4d4700_0 .net "d", 0 0, v0x5610bf725140_0;  1 drivers
v0x5610bf4d47a0_0 .var "last_val", 0 0;
v0x5610bf4d4870_0 .net "p", 0 0, L_0x5610bf7725b0;  alias, 1 drivers
v0x5610bf724c40_0 .net "q", 0 0, L_0x5610bf772670;  alias, 1 drivers
o0x7ecb01973428 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf724d30_0 .net "reset", 0 0, o0x7ecb01973428;  0 drivers
v0x5610bf724dd0_0 .net "synced", 0 0, v0x5610bf517ce0_0;  1 drivers
S_0x5610bf5daf20 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf5dad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf517a70_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf517b50_0 .net "d", 0 0, v0x5610bf725140_0;  alias, 1 drivers
v0x5610bf517c10_0 .var "p1", 0 0;
v0x5610bf517ce0_0 .var "p2", 0 0;
v0x5610bf517da0_0 .net "q", 0 0, v0x5610bf517ce0_0;  alias, 1 drivers
v0x5610bf4d4500_0 .net "reset", 0 0, o0x7ecb01973428;  alias, 0 drivers
E_0x5610bf5179f0 .event posedge, v0x5610bf4d4500_0, v0x5610bf517a70_0;
S_0x5610bf725b90 .scope module, "VGAPrefetchRAM" "VGAPrefetchRAM_sim" 8 43, 12 8 0, S_0x5610bf5117d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "address_a";
    .port_info 1 /INPUT 9 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 16 "data_a";
    .port_info 5 /INPUT 16 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 16 "q_a";
    .port_info 9 /OUTPUT 16 "q_b";
v0x5610bf725ea0_0 .net "address_a", 8 0, L_0x5610bf771600;  alias, 1 drivers
v0x5610bf725fa0_0 .net "address_b", 8 0, v0x5610bf7288a0_0;  1 drivers
v0x5610bf726080_0 .net "clock_a", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf726120_0 .net "clock_b", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf726250_0 .net "data_a", 15 0, v0x5610bf750ca0_0;  alias, 1 drivers
L_0x7ecb01929c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf726310_0 .net "data_b", 15 0, L_0x7ecb01929c78;  1 drivers
v0x5610bf7263f0_0 .var/i "i", 31 0;
v0x5610bf7264d0 .array "mem", 511 0, 15 0;
v0x5610bf726590_0 .var "q_a", 15 0;
v0x5610bf726700_0 .var "q_b", 15 0;
v0x5610bf7267e0_0 .net "wren_a", 0 0, v0x5610bf750b60_0;  alias, 1 drivers
L_0x7ecb01929cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5610bf7268a0_0 .net "wren_b", 0 0, L_0x7ecb01929cc0;  1 drivers
E_0x5610bf725e40 .event posedge, v0x5610bf517a70_0;
S_0x5610bf72b920 .scope module, "VGASync" "VGASync" 5 97, 13 23 0, S_0x5610bf6b45c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "mode_num";
    .port_info 3 /OUTPUT 1 "vsync";
    .port_info 4 /OUTPUT 1 "hsync";
    .port_info 5 /OUTPUT 1 "is_blank";
    .port_info 6 /OUTPUT 11 "row";
    .port_info 7 /OUTPUT 11 "col";
    .port_info 8 /OUTPUT 1 "V_BLANK";
    .port_info 9 /OUTPUT 1 "H_BLANK";
L_0x5610bf76c660 .functor OR 1, L_0x5610bf76c2f0, L_0x5610bf76c790, C4<0>, C4<0>;
L_0x5610bf76cd90 .functor OR 1, L_0x5610bf76ca60, L_0x5610bf76cec0, C4<0>, C4<0>;
L_0x5610bf76d0a0 .functor OR 1, L_0x5610bf76c660, L_0x5610bf76cd90, C4<0>, C4<0>;
L_0x5610bf76d1b0 .functor BUFZ 1, L_0x5610bf76c660, C4<0>, C4<0>, C4<0>;
L_0x5610bf76d250 .functor BUFZ 1, L_0x5610bf76cd90, C4<0>, C4<0>, C4<0>;
L_0x5610bf76ce50 .functor AND 1, L_0x5610bf76de00, L_0x5610bf76e320, C4<1>, C4<1>;
L_0x5610bf76e590 .functor NOT 1, L_0x5610bf76ce50, C4<0>, C4<0>, C4<0>;
L_0x5610bf76e9f0 .functor AND 1, L_0x5610bf76eef0, L_0x5610bf76f080, C4<1>, C4<1>;
L_0x5610bf76f550 .functor NOT 1, L_0x5610bf76e9f0, C4<0>, C4<0>, C4<0>;
v0x5610bf72bc00_0 .net "H_BLANK", 0 0, L_0x5610bf76d250;  alias, 1 drivers
v0x5610bf72bcc0_0 .net "V_BLANK", 0 0, L_0x5610bf76d1b0;  alias, 1 drivers
v0x5610bf72bd80_0 .net *"_ivl_10", 10 0, L_0x5610bf76c5c0;  1 drivers
L_0x7ecb019299a8 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf72be70_0 .net/2u *"_ivl_100", 10 0, L_0x7ecb019299a8;  1 drivers
v0x5610bf72bf50_0 .net *"_ivl_103", 10 0, L_0x5610bf76fc70;  1 drivers
v0x5610bf72c080_0 .net *"_ivl_104", 10 0, L_0x5610bf76fd10;  1 drivers
v0x5610bf72c160_0 .net *"_ivl_12", 0 0, L_0x5610bf76c790;  1 drivers
v0x5610bf72c220_0 .net *"_ivl_17", 10 0, L_0x5610bf76c970;  1 drivers
v0x5610bf72c300_0 .net *"_ivl_18", 0 0, L_0x5610bf76ca60;  1 drivers
v0x5610bf72c3c0_0 .net *"_ivl_21", 10 0, L_0x5610bf76cb50;  1 drivers
v0x5610bf72c4a0_0 .net *"_ivl_23", 10 0, L_0x5610bf76cc50;  1 drivers
v0x5610bf72c580_0 .net *"_ivl_24", 10 0, L_0x5610bf76ccf0;  1 drivers
v0x5610bf72c660_0 .net *"_ivl_26", 0 0, L_0x5610bf76cec0;  1 drivers
v0x5610bf72c720_0 .net *"_ivl_3", 10 0, L_0x5610bf76c250;  1 drivers
v0x5610bf72c800_0 .net *"_ivl_37", 10 0, L_0x5610bf76d2c0;  1 drivers
v0x5610bf72c8e0_0 .net *"_ivl_39", 10 0, L_0x5610bf76d3e0;  1 drivers
v0x5610bf72c9c0_0 .net *"_ivl_4", 0 0, L_0x5610bf76c2f0;  1 drivers
v0x5610bf72ca80_0 .net *"_ivl_43", 10 0, L_0x5610bf76d650;  1 drivers
v0x5610bf72cb60_0 .net *"_ivl_45", 10 0, L_0x5610bf76d6f0;  1 drivers
v0x5610bf72cc40_0 .net *"_ivl_49", 10 0, L_0x5610bf76d970;  1 drivers
v0x5610bf72cd20_0 .net *"_ivl_50", 10 0, L_0x5610bf76d790;  1 drivers
v0x5610bf72ce00_0 .net *"_ivl_53", 10 0, L_0x5610bf76db60;  1 drivers
v0x5610bf72cee0_0 .net *"_ivl_54", 10 0, L_0x5610bf76dcc0;  1 drivers
v0x5610bf72cfc0_0 .net *"_ivl_56", 0 0, L_0x5610bf76de00;  1 drivers
v0x5610bf72d080_0 .net *"_ivl_59", 10 0, L_0x5610bf76dfc0;  1 drivers
v0x5610bf72d160_0 .net *"_ivl_61", 10 0, L_0x5610bf76e060;  1 drivers
v0x5610bf72d240_0 .net *"_ivl_62", 10 0, L_0x5610bf76e1e0;  1 drivers
v0x5610bf72d320_0 .net *"_ivl_64", 0 0, L_0x5610bf76e320;  1 drivers
v0x5610bf72d3e0_0 .net *"_ivl_67", 0 0, L_0x5610bf76ce50;  1 drivers
v0x5610bf72d4a0_0 .net *"_ivl_7", 10 0, L_0x5610bf76c390;  1 drivers
v0x5610bf72d580_0 .net *"_ivl_71", 10 0, L_0x5610bf76e6a0;  1 drivers
v0x5610bf72d660_0 .net *"_ivl_72", 10 0, L_0x5610bf76e950;  1 drivers
v0x5610bf72d740_0 .net *"_ivl_75", 10 0, L_0x5610bf76ec00;  1 drivers
v0x5610bf72da30_0 .net *"_ivl_76", 10 0, L_0x5610bf76eca0;  1 drivers
v0x5610bf72db10_0 .net *"_ivl_78", 0 0, L_0x5610bf76eef0;  1 drivers
v0x5610bf72dbd0_0 .net *"_ivl_81", 10 0, L_0x5610bf76efe0;  1 drivers
v0x5610bf72dcb0_0 .net *"_ivl_83", 10 0, L_0x5610bf76f1a0;  1 drivers
v0x5610bf72dd90_0 .net *"_ivl_84", 10 0, L_0x5610bf76f240;  1 drivers
v0x5610bf72de70_0 .net *"_ivl_86", 0 0, L_0x5610bf76f080;  1 drivers
v0x5610bf72df30_0 .net *"_ivl_89", 0 0, L_0x5610bf76e9f0;  1 drivers
v0x5610bf72dff0_0 .net *"_ivl_9", 10 0, L_0x5610bf76c460;  1 drivers
L_0x7ecb01929960 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf72e0d0_0 .net/2u *"_ivl_92", 10 0, L_0x7ecb01929960;  1 drivers
v0x5610bf72e1b0_0 .net *"_ivl_95", 10 0, L_0x5610bf76f660;  1 drivers
v0x5610bf72e290_0 .net *"_ivl_96", 10 0, L_0x5610bf76f840;  1 drivers
v0x5610bf72e370_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf72e410_0 .net "col", 10 0, L_0x5610bf76ff60;  alias, 1 drivers
v0x5610bf72e4f0_0 .net "h_blank", 0 0, L_0x5610bf76cd90;  1 drivers
v0x5610bf72e5b0_0 .net "h_sync_width", 10 0, L_0x5610bf76d480;  1 drivers
v0x5610bf72e690_0 .var "hcount", 10 0;
v0x5610bf72e770_0 .net "hsync", 0 0, L_0x5610bf76e590;  alias, 1 drivers
v0x5610bf72e830_0 .net "is_blank", 0 0, L_0x5610bf76d0a0;  alias, 1 drivers
v0x5610bf72e8d0_0 .net "mode_num", 7 0, v0x5610bf742aa0_0;  alias, 1 drivers
v0x5610bf72e990_0 .net "mode_params", 127 0, L_0x5610bf76c1b0;  1 drivers
v0x5610bf72ea70_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf72eb10_0 .net "row", 10 0, L_0x5610bf76f9a0;  alias, 1 drivers
v0x5610bf72ebf0_0 .net "v_blank", 0 0, L_0x5610bf76c660;  1 drivers
v0x5610bf72ecb0_0 .net "v_sync_width", 10 0, L_0x5610bf76d830;  1 drivers
v0x5610bf72ed90_0 .var "vcount", 10 0;
v0x5610bf72ee70_0 .net "vsync", 0 0, L_0x5610bf76f550;  alias, 1 drivers
L_0x5610bf76c1b0 .ufunc/vec4 TD_$unit.get_mode_params, 128, v0x5610bf742aa0_0 (v0x5610bf6fde00_0) S_0x5610bf6b7470;
L_0x5610bf76c250 .part L_0x5610bf76c1b0, 18, 11;
L_0x5610bf76c2f0 .cmp/gt 11, L_0x5610bf76c250, v0x5610bf72ed90_0;
L_0x5610bf76c390 .part L_0x5610bf76c1b0, 18, 11;
L_0x5610bf76c460 .part L_0x5610bf76c1b0, 106, 11;
L_0x5610bf76c5c0 .arith/sum 11, L_0x5610bf76c390, L_0x5610bf76c460;
L_0x5610bf76c790 .cmp/ge 11, v0x5610bf72ed90_0, L_0x5610bf76c5c0;
L_0x5610bf76c970 .part L_0x5610bf76c1b0, 29, 11;
L_0x5610bf76ca60 .cmp/gt 11, L_0x5610bf76c970, v0x5610bf72e690_0;
L_0x5610bf76cb50 .part L_0x5610bf76c1b0, 29, 11;
L_0x5610bf76cc50 .part L_0x5610bf76c1b0, 117, 11;
L_0x5610bf76ccf0 .arith/sum 11, L_0x5610bf76cb50, L_0x5610bf76cc50;
L_0x5610bf76cec0 .cmp/ge 11, v0x5610bf72e690_0, L_0x5610bf76ccf0;
L_0x5610bf76d2c0 .part L_0x5610bf76c1b0, 62, 11;
L_0x5610bf76d3e0 .part L_0x5610bf76c1b0, 73, 11;
L_0x5610bf76d480 .arith/sub 11, L_0x5610bf76d2c0, L_0x5610bf76d3e0;
L_0x5610bf76d650 .part L_0x5610bf76c1b0, 40, 11;
L_0x5610bf76d6f0 .part L_0x5610bf76c1b0, 51, 11;
L_0x5610bf76d830 .arith/sub 11, L_0x5610bf76d650, L_0x5610bf76d6f0;
L_0x5610bf76d970 .part L_0x5610bf76c1b0, 95, 11;
L_0x5610bf76d790 .arith/sub 11, L_0x5610bf76d970, L_0x5610bf76d480;
L_0x5610bf76db60 .part L_0x5610bf76c1b0, 29, 11;
L_0x5610bf76dcc0 .arith/sub 11, L_0x5610bf76d790, L_0x5610bf76db60;
L_0x5610bf76de00 .cmp/ge 11, v0x5610bf72e690_0, L_0x5610bf76dcc0;
L_0x5610bf76dfc0 .part L_0x5610bf76c1b0, 95, 11;
L_0x5610bf76e060 .part L_0x5610bf76c1b0, 29, 11;
L_0x5610bf76e1e0 .arith/sub 11, L_0x5610bf76dfc0, L_0x5610bf76e060;
L_0x5610bf76e320 .cmp/gt 11, L_0x5610bf76e1e0, v0x5610bf72e690_0;
L_0x5610bf76e6a0 .part L_0x5610bf76c1b0, 84, 11;
L_0x5610bf76e950 .arith/sub 11, L_0x5610bf76e6a0, L_0x5610bf76d830;
L_0x5610bf76ec00 .part L_0x5610bf76c1b0, 18, 11;
L_0x5610bf76eca0 .arith/sub 11, L_0x5610bf76e950, L_0x5610bf76ec00;
L_0x5610bf76eef0 .cmp/ge 11, v0x5610bf72ed90_0, L_0x5610bf76eca0;
L_0x5610bf76efe0 .part L_0x5610bf76c1b0, 84, 11;
L_0x5610bf76f1a0 .part L_0x5610bf76c1b0, 18, 11;
L_0x5610bf76f240 .arith/sub 11, L_0x5610bf76efe0, L_0x5610bf76f1a0;
L_0x5610bf76f080 .cmp/gt 11, L_0x5610bf76f240, v0x5610bf72ed90_0;
L_0x5610bf76f660 .part L_0x5610bf76c1b0, 18, 11;
L_0x5610bf76f840 .arith/sub 11, v0x5610bf72ed90_0, L_0x5610bf76f660;
L_0x5610bf76f9a0 .functor MUXZ 11, L_0x5610bf76f840, L_0x7ecb01929960, L_0x5610bf76c660, C4<>;
L_0x5610bf76fc70 .part L_0x5610bf76c1b0, 29, 11;
L_0x5610bf76fd10 .arith/sub 11, v0x5610bf72e690_0, L_0x5610bf76fc70;
L_0x5610bf76ff60 .functor MUXZ 11, L_0x5610bf76fd10, L_0x7ecb019299a8, L_0x5610bf76cd90, C4<>;
S_0x5610bf731f10 .scope module, "VGARegisters_inst" "VGARegisters" 4 73, 14 21 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "vga_clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 19 "data_m_addr";
    .port_info 5 /INPUT 16 "data_m_data_in";
    .port_info 6 /OUTPUT 16 "data_m_data_out";
    .port_info 7 /INPUT 2 "data_m_bytesel";
    .port_info 8 /INPUT 1 "data_m_wr_en";
    .port_info 9 /INPUT 1 "data_m_access";
    .port_info 10 /OUTPUT 1 "data_m_ack";
    .port_info 11 /INPUT 1 "vga_vsync";
    .port_info 12 /INPUT 1 "vga_hsync";
    .port_info 13 /OUTPUT 1 "cursor_enabled";
    .port_info 14 /OUTPUT 1 "graphics_enabled";
    .port_info 15 /OUTPUT 4 "background_color";
    .port_info 16 /OUTPUT 1 "bright_colors";
    .port_info 17 /OUTPUT 1 "palette_sel";
    .port_info 18 /OUTPUT 15 "cursor_pos";
    .port_info 19 /OUTPUT 3 "cursor_scan_start";
    .port_info 20 /OUTPUT 3 "cursor_scan_end";
    .port_info 21 /OUTPUT 1 "vga_256_color";
    .port_info 22 /INPUT 8 "vga_dac_idx";
    .port_info 23 /OUTPUT 18 "vga_dac_rd";
    .port_info 24 /OUTPUT 8 "mode_num";
L_0x5610bf751fa0 .functor AND 1, v0x5610bf750130_0, v0x5610bf750570_0, C4<1>, C4<1>;
L_0x5610bf752170 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf7520d0, C4<1>, C4<1>;
L_0x5610bf752370 .functor AND 1, L_0x5610bf752170, L_0x5610bf752280, C4<1>, C4<1>;
L_0x5610bf752690 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf752550, C4<1>, C4<1>;
L_0x5610bf752860 .functor AND 1, L_0x5610bf752690, L_0x5610bf752780, C4<1>, C4<1>;
L_0x5610bf752be0 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf752aa0, C4<1>, C4<1>;
L_0x5610bf752e50 .functor AND 1, L_0x5610bf752be0, L_0x5610bf752d20, C4<1>, C4<1>;
L_0x5610bf753100 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf753010, C4<1>, C4<1>;
L_0x5610bf753320 .functor AND 1, L_0x5610bf753100, L_0x5610bf753210, C4<1>, C4<1>;
L_0x5610bf7532b0 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf753520, C4<1>, C4<1>;
L_0x5610bf753830 .functor AND 1, L_0x5610bf7532b0, L_0x5610bf753790, C4<1>, C4<1>;
L_0x5610bf753b60 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf753a20, C4<1>, C4<1>;
L_0x5610bf753dd0 .functor AND 1, L_0x5610bf753b60, L_0x5610bf753c90, C4<1>, C4<1>;
L_0x5610bf754170 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf753f80, C4<1>, C4<1>;
L_0x5610bf753c20 .functor AND 1, L_0x5610bf754170, L_0x5610bf753d30, C4<1>, C4<1>;
L_0x5610bf754730 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf7545c0, C4<1>, C4<1>;
L_0x5610bf7549f0 .functor AND 1, L_0x5610bf754730, L_0x5610bf754880, C4<1>, C4<1>;
L_0x5610bf754da0 .functor AND 1, L_0x5610bf751fa0, L_0x5610bf754ba0, C4<1>, C4<1>;
L_0x5610bf754fa0 .functor AND 1, L_0x5610bf754da0, L_0x5610bf754f00, C4<1>, C4<1>;
L_0x5610bf7550b0 .functor AND 1, v0x5610bf7509f0_0, L_0x5610bf753830, C4<1>, C4<1>;
L_0x5610bf755730 .functor BUFZ 1, v0x5610bf74a7c0_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf765fa0 .functor AND 1, L_0x5610bf765c50, L_0x5610bf765eb0, C4<1>, C4<1>;
L_0x5610bf766340 .functor AND 1, L_0x5610bf766170, L_0x5610bf765d90, C4<1>, C4<1>;
L_0x5610bf7667a0 .functor AND 1, L_0x5610bf766450, L_0x5610bf766680, C4<1>, C4<1>;
L_0x5610bf766df0 .functor AND 1, L_0x5610bf766980, L_0x5610bf766cd0, C4<1>, C4<1>;
L_0x5610bf7672f0 .functor AND 1, L_0x5610bf766f00, L_0x5610bf767180, C4<1>, C4<1>;
L_0x5610bf767830 .functor AND 1, L_0x5610bf7674e0, L_0x5610bf767740, C4<1>, C4<1>;
L_0x5610bf767b60 .functor AND 1, L_0x5610bf766340, L_0x5610bf7678f0, C4<1>, C4<1>;
L_0x5610bf767e50 .functor AND 1, L_0x5610bf767b60, L_0x5610bf767d60, C4<1>, C4<1>;
L_0x5610bf76a200 .functor NOT 1, v0x5610bf743a30_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf76a3a0 .functor NOT 1, v0x5610bf741a90_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf76a440 .functor OR 1, L_0x5610bf76a200, L_0x5610bf76a3a0, C4<0>, C4<0>;
L_0x5610bf76adc0 .functor AND 1, L_0x5610bf753320, v0x5610bf7509f0_0, C4<1>, C4<1>;
L_0x5610bf76b1f0 .functor AND 1, L_0x5610bf76adc0, L_0x5610bf76af40, C4<1>, C4<1>;
L_0x5610bf76b4f0 .functor AND 1, v0x5610bf749f00_0, L_0x5610bf76b420, C4<1>, C4<1>;
L_0x7ecb01929258 .functor BUFT 1, C4<1101>, C4<0>, C4<0>, C4<0>;
v0x5610bf743ef0_0 .net/2u *"_ivl_100", 3 0, L_0x7ecb01929258;  1 drivers
v0x5610bf743ff0_0 .net *"_ivl_102", 0 0, L_0x5610bf754ba0;  1 drivers
v0x5610bf7440b0_0 .net *"_ivl_104", 0 0, L_0x5610bf754da0;  1 drivers
v0x5610bf744170_0 .net *"_ivl_107", 0 0, L_0x5610bf754f00;  1 drivers
v0x5610bf744250_0 .net *"_ivl_11", 0 0, L_0x5610bf752280;  1 drivers
v0x5610bf744380_0 .net *"_ivl_110", 0 0, L_0x5610bf7550b0;  1 drivers
v0x5610bf744460_0 .net *"_ivl_113", 5 0, L_0x5610bf754e60;  1 drivers
L_0x7ecb019292a0 .functor BUFT 1, C4<01000001>, C4<0>, C4<0>, C4<0>;
v0x5610bf744540_0 .net/2u *"_ivl_116", 7 0, L_0x7ecb019292a0;  1 drivers
v0x5610bf744620_0 .net *"_ivl_123", 0 0, L_0x5610bf7557a0;  1 drivers
v0x5610bf744700_0 .net *"_ivl_125", 0 0, L_0x5610bf755870;  1 drivers
L_0x7ecb019292e8 .functor BUFT 1, C4<0010111110>, C4<0>, C4<0>, C4<0>;
v0x5610bf7447e0_0 .net/2u *"_ivl_128", 9 0, L_0x7ecb019292e8;  1 drivers
v0x5610bf7448c0_0 .net *"_ivl_130", 0 0, L_0x5610bf765c50;  1 drivers
L_0x7ecb01929330 .functor BUFT 1, C4<0011010010>, C4<0>, C4<0>, C4<0>;
v0x5610bf744980_0 .net/2u *"_ivl_132", 9 0, L_0x7ecb01929330;  1 drivers
v0x5610bf744a60_0 .net *"_ivl_134", 0 0, L_0x5610bf765eb0;  1 drivers
L_0x7ecb01929378 .functor BUFT 1, C4<0101010100>, C4<0>, C4<0>, C4<0>;
v0x5610bf744b20_0 .net/2u *"_ivl_138", 9 0, L_0x7ecb01929378;  1 drivers
v0x5610bf744c00_0 .net *"_ivl_140", 0 0, L_0x5610bf766170;  1 drivers
L_0x7ecb019293c0 .functor BUFT 1, C4<0101101000>, C4<0>, C4<0>, C4<0>;
v0x5610bf744cc0_0 .net/2u *"_ivl_142", 9 0, L_0x7ecb019293c0;  1 drivers
v0x5610bf744da0_0 .net *"_ivl_144", 0 0, L_0x5610bf765d90;  1 drivers
L_0x7ecb01929408 .functor BUFT 1, C4<0110000110>, C4<0>, C4<0>, C4<0>;
v0x5610bf744e60_0 .net/2u *"_ivl_148", 9 0, L_0x7ecb01929408;  1 drivers
v0x5610bf744f40_0 .net *"_ivl_15", 3 0, L_0x5610bf752480;  1 drivers
v0x5610bf745020_0 .net *"_ivl_150", 0 0, L_0x5610bf766450;  1 drivers
L_0x7ecb01929450 .functor BUFT 1, C4<0110011010>, C4<0>, C4<0>, C4<0>;
v0x5610bf7450e0_0 .net/2u *"_ivl_152", 9 0, L_0x7ecb01929450;  1 drivers
v0x5610bf7451c0_0 .net *"_ivl_154", 0 0, L_0x5610bf766680;  1 drivers
L_0x7ecb01929498 .functor BUFT 1, C4<0111010110>, C4<0>, C4<0>, C4<0>;
v0x5610bf745280_0 .net/2u *"_ivl_158", 9 0, L_0x7ecb01929498;  1 drivers
L_0x7ecb01929060 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x5610bf745360_0 .net/2u *"_ivl_16", 3 0, L_0x7ecb01929060;  1 drivers
v0x5610bf745440_0 .net *"_ivl_160", 0 0, L_0x5610bf766980;  1 drivers
L_0x7ecb019294e0 .functor BUFT 1, C4<0111101010>, C4<0>, C4<0>, C4<0>;
v0x5610bf745500_0 .net/2u *"_ivl_162", 9 0, L_0x7ecb019294e0;  1 drivers
v0x5610bf7455e0_0 .net *"_ivl_164", 0 0, L_0x5610bf766cd0;  1 drivers
L_0x7ecb01929528 .functor BUFT 1, C4<00100110>, C4<0>, C4<0>, C4<0>;
v0x5610bf7456a0_0 .net/2u *"_ivl_168", 7 0, L_0x7ecb01929528;  1 drivers
v0x5610bf745780_0 .net *"_ivl_170", 0 0, L_0x5610bf766f00;  1 drivers
L_0x7ecb01929570 .functor BUFT 1, C4<00101001>, C4<0>, C4<0>, C4<0>;
v0x5610bf745840_0 .net/2u *"_ivl_172", 7 0, L_0x7ecb01929570;  1 drivers
v0x5610bf745920_0 .net *"_ivl_174", 0 0, L_0x5610bf767180;  1 drivers
L_0x7ecb019295b8 .functor BUFT 1, C4<01001110>, C4<0>, C4<0>, C4<0>;
v0x5610bf7459e0_0 .net/2u *"_ivl_178", 7 0, L_0x7ecb019295b8;  1 drivers
v0x5610bf745cd0_0 .net *"_ivl_18", 0 0, L_0x5610bf752550;  1 drivers
v0x5610bf745d90_0 .net *"_ivl_180", 0 0, L_0x5610bf7674e0;  1 drivers
L_0x7ecb01929600 .functor BUFT 1, C4<01010001>, C4<0>, C4<0>, C4<0>;
v0x5610bf745e50_0 .net/2u *"_ivl_182", 7 0, L_0x7ecb01929600;  1 drivers
v0x5610bf745f30_0 .net *"_ivl_184", 0 0, L_0x5610bf767740;  1 drivers
L_0x7ecb01929648 .functor BUFT 1, C4<01011000>, C4<0>, C4<0>, C4<0>;
v0x5610bf745ff0_0 .net/2u *"_ivl_188", 7 0, L_0x7ecb01929648;  1 drivers
v0x5610bf7460d0_0 .net *"_ivl_190", 0 0, L_0x5610bf7678f0;  1 drivers
v0x5610bf746190_0 .net *"_ivl_193", 0 0, L_0x5610bf767b60;  1 drivers
L_0x7ecb01929690 .functor BUFT 1, C4<01011100>, C4<0>, C4<0>, C4<0>;
v0x5610bf746250_0 .net/2u *"_ivl_194", 7 0, L_0x7ecb01929690;  1 drivers
v0x5610bf746330_0 .net *"_ivl_196", 0 0, L_0x5610bf767d60;  1 drivers
v0x5610bf7463f0_0 .net *"_ivl_20", 0 0, L_0x5610bf752690;  1 drivers
L_0x7ecb019296d8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5610bf7464d0_0 .net/2u *"_ivl_200", 3 0, L_0x7ecb019296d8;  1 drivers
L_0x7ecb01929720 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5610bf7465b0_0 .net/2u *"_ivl_202", 1 0, L_0x7ecb01929720;  1 drivers
v0x5610bf746690_0 .net *"_ivl_204", 0 0, L_0x5610bf76a200;  1 drivers
v0x5610bf746770_0 .net *"_ivl_206", 0 0, L_0x5610bf76a3a0;  1 drivers
v0x5610bf746850_0 .net *"_ivl_208", 0 0, L_0x5610bf76a440;  1 drivers
v0x5610bf746930_0 .net *"_ivl_215", 5 0, L_0x5610bf76aa00;  1 drivers
v0x5610bf746a10_0 .net *"_ivl_221", 0 0, L_0x5610bf76adc0;  1 drivers
L_0x7ecb019297b0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5610bf746ad0_0 .net/2u *"_ivl_222", 1 0, L_0x7ecb019297b0;  1 drivers
v0x5610bf746bb0_0 .net *"_ivl_224", 0 0, L_0x5610bf76af40;  1 drivers
v0x5610bf746c70_0 .net *"_ivl_23", 0 0, L_0x5610bf752780;  1 drivers
v0x5610bf746d50_0 .net *"_ivl_231", 0 0, L_0x5610bf76b420;  1 drivers
v0x5610bf746e10_0 .net *"_ivl_27", 3 0, L_0x5610bf752970;  1 drivers
L_0x7ecb019290a8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5610bf746ef0_0 .net/2u *"_ivl_28", 3 0, L_0x7ecb019290a8;  1 drivers
v0x5610bf746fd0_0 .net *"_ivl_3", 3 0, L_0x5610bf752030;  1 drivers
v0x5610bf7470b0_0 .net *"_ivl_30", 0 0, L_0x5610bf752aa0;  1 drivers
v0x5610bf747170_0 .net *"_ivl_32", 0 0, L_0x5610bf752be0;  1 drivers
v0x5610bf747250_0 .net *"_ivl_35", 0 0, L_0x5610bf752d20;  1 drivers
v0x5610bf747330_0 .net *"_ivl_39", 3 0, L_0x5610bf752f10;  1 drivers
L_0x7ecb01929018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5610bf747410_0 .net/2u *"_ivl_4", 3 0, L_0x7ecb01929018;  1 drivers
L_0x7ecb019290f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5610bf7474f0_0 .net/2u *"_ivl_40", 3 0, L_0x7ecb019290f0;  1 drivers
v0x5610bf7475d0_0 .net *"_ivl_42", 0 0, L_0x5610bf753010;  1 drivers
v0x5610bf747690_0 .net *"_ivl_44", 0 0, L_0x5610bf753100;  1 drivers
v0x5610bf747770_0 .net *"_ivl_47", 0 0, L_0x5610bf753210;  1 drivers
v0x5610bf747850_0 .net *"_ivl_51", 3 0, L_0x5610bf753430;  1 drivers
L_0x7ecb01929138 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5610bf747930_0 .net/2u *"_ivl_52", 3 0, L_0x7ecb01929138;  1 drivers
v0x5610bf747a10_0 .net *"_ivl_54", 0 0, L_0x5610bf753520;  1 drivers
v0x5610bf747ad0_0 .net *"_ivl_56", 0 0, L_0x5610bf7532b0;  1 drivers
v0x5610bf747bb0_0 .net *"_ivl_59", 0 0, L_0x5610bf753790;  1 drivers
v0x5610bf747c90_0 .net *"_ivl_6", 0 0, L_0x5610bf7520d0;  1 drivers
v0x5610bf747d50_0 .net *"_ivl_63", 3 0, L_0x5610bf7538f0;  1 drivers
L_0x7ecb01929180 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x5610bf747e30_0 .net/2u *"_ivl_64", 3 0, L_0x7ecb01929180;  1 drivers
v0x5610bf747f10_0 .net *"_ivl_66", 0 0, L_0x5610bf753a20;  1 drivers
v0x5610bf747fd0_0 .net *"_ivl_68", 0 0, L_0x5610bf753b60;  1 drivers
v0x5610bf7480b0_0 .net *"_ivl_71", 0 0, L_0x5610bf753c90;  1 drivers
v0x5610bf748190_0 .net *"_ivl_75", 3 0, L_0x5610bf753ee0;  1 drivers
L_0x7ecb019291c8 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5610bf748270_0 .net/2u *"_ivl_76", 3 0, L_0x7ecb019291c8;  1 drivers
v0x5610bf748350_0 .net *"_ivl_78", 0 0, L_0x5610bf753f80;  1 drivers
v0x5610bf748410_0 .net *"_ivl_8", 0 0, L_0x5610bf752170;  1 drivers
v0x5610bf7484f0_0 .net *"_ivl_80", 0 0, L_0x5610bf754170;  1 drivers
v0x5610bf7485d0_0 .net *"_ivl_83", 0 0, L_0x5610bf753d30;  1 drivers
v0x5610bf7486b0_0 .net *"_ivl_87", 3 0, L_0x5610bf754460;  1 drivers
L_0x7ecb01929210 .functor BUFT 1, C4<1100>, C4<0>, C4<0>, C4<0>;
v0x5610bf748790_0 .net/2u *"_ivl_88", 3 0, L_0x7ecb01929210;  1 drivers
v0x5610bf748870_0 .net *"_ivl_90", 0 0, L_0x5610bf7545c0;  1 drivers
v0x5610bf748930_0 .net *"_ivl_92", 0 0, L_0x5610bf754730;  1 drivers
v0x5610bf748a10_0 .net *"_ivl_95", 0 0, L_0x5610bf754880;  1 drivers
v0x5610bf748af0_0 .net *"_ivl_99", 3 0, L_0x5610bf754b00;  1 drivers
v0x5610bf748bd0_0 .var "active_index", 5 0;
v0x5610bf748cb0_0 .var "background_color", 3 0;
v0x5610bf748d70_0 .var "blink_enabled", 0 0;
v0x5610bf748e30_0 .net "bright_colors", 0 0, L_0x5610bf7681c0;  alias, 1 drivers
v0x5610bf748ed0_0 .var "bw_mode", 0 0;
v0x5610bf748f90_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf749030_0 .var "crtc_horiz_display_end", 7 0;
v0x5610bf749110_0 .var "crtc_max_scan_line", 4 0;
v0x5610bf7491f0_0 .var "crtc_overflow", 7 0;
v0x5610bf7492d0_0 .var "crtc_vert_display_end_low", 7 0;
v0x5610bf7493b0_0 .net "cs", 0 0, v0x5610bf750130_0;  1 drivers
v0x5610bf749470_0 .net "cursor_enabled", 0 0, L_0x5610bf768260;  alias, 1 drivers
v0x5610bf749510_0 .var "cursor_mode", 1 0;
v0x5610bf7495f0_0 .var "cursor_pos", 14 0;
v0x5610bf749700_0 .var "cursor_scan_end", 2 0;
v0x5610bf749810_0 .var "cursor_scan_start", 2 0;
v0x5610bf749920_0 .net "dac_ack_edge", 0 0, L_0x5610bf76b4f0;  1 drivers
v0x5610bf7499e0_0 .var "dac_component_rg", 11 0;
v0x5610bf749ac0_0 .var "dac_rd_idx", 7 0;
v0x5610bf749ba0_0 .var "dac_rd_offs", 1 0;
v0x5610bf749c80_0 .var "dac_wr_idx", 7 0;
v0x5610bf749d60_0 .var "dac_wr_offs", 1 0;
v0x5610bf749e40_0 .net "data_m_access", 0 0, v0x5610bf750570_0;  1 drivers
v0x5610bf749f00_0 .var "data_m_ack", 0 0;
v0x5610bf749fc0_0 .var "data_m_ack_prev", 0 0;
v0x5610bf74a080_0 .net "data_m_addr", 19 1, v0x5610bf7506b0_0;  1 drivers
v0x5610bf74a160_0 .net "data_m_bytesel", 1 0, v0x5610bf750780_0;  1 drivers
v0x5610bf74a240_0 .net "data_m_data_in", 15 0, v0x5610bf750850_0;  1 drivers
v0x5610bf74a320_0 .var "data_m_data_out", 15 0;
v0x5610bf74a400_0 .net "data_m_wr_en", 0 0, v0x5610bf7509f0_0;  1 drivers
v0x5610bf74a4c0_0 .var "data_out_comb", 15 0;
v0x5610bf74a5a0_0 .var "display_enabled", 0 0;
v0x5610bf74a660_0 .var "graphics_320", 0 0;
v0x5610bf74a720_0 .net "graphics_enabled", 0 0, v0x5610bf741260_0;  alias, 1 drivers
v0x5610bf74a7c0_0 .var "hres_mode", 0 0;
v0x5610bf74a880_0 .net "hsync", 0 0, v0x5610bf741a90_0;  1 drivers
v0x5610bf74a920_0 .net "index", 5 0, L_0x5610bf7553b0;  1 drivers
v0x5610bf74a9e0_0 .var "index_value", 7 0;
v0x5610bf74aac0_0 .net "is_200_lines", 0 0, L_0x5610bf765fa0;  1 drivers
v0x5610bf74ab80_0 .net "is_350_lines", 0 0, L_0x5610bf766340;  1 drivers
v0x5610bf74b450_0 .net "is_400_lines", 0 0, L_0x5610bf7667a0;  1 drivers
v0x5610bf74b510_0 .net "is_40_col", 0 0, L_0x5610bf7672f0;  1 drivers
v0x5610bf74b5d0_0 .net "is_480_lines", 0 0, L_0x5610bf766df0;  1 drivers
v0x5610bf74b690_0 .net "is_80_col", 0 0, L_0x5610bf767830;  1 drivers
v0x5610bf74b750_0 .net "is_mda_mode", 0 0, L_0x5610bf767e50;  1 drivers
v0x5610bf74b810_0 .net "load_background_color", 0 0, L_0x5610bf769e40;  1 drivers
v0x5610bf74b8b0_0 .net "load_cursor_scan_end", 0 0, L_0x5610bf769610;  1 drivers
v0x5610bf74b9a0_0 .net "load_cursor_scan_start", 0 0, L_0x5610bf768ef0;  1 drivers
v0x5610bf74ba90_0 .net "load_vga_cursor", 0 0, L_0x5610bf7687d0;  1 drivers
v0x5610bf74bb80_0 .var "mode_640", 0 0;
v0x5610bf74bc40_0 .net "mode_num", 7 0, v0x5610bf742aa0_0;  alias, 1 drivers
v0x5610bf74bd00_0 .net "palette_sel", 0 0, L_0x5610bf768300;  alias, 1 drivers
v0x5610bf74bda0_0 .net "rdy_vga_cursor", 0 0, L_0x5610bf768510;  1 drivers
v0x5610bf74be40_0 .net "reg_access", 0 0, L_0x5610bf751fa0;  1 drivers
v0x5610bf74bee0_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf74bf80_0 .net "sel_amcr", 0 0, L_0x5610bf752370;  1 drivers
v0x5610bf74c040_0 .net "sel_color", 0 0, L_0x5610bf7549f0;  1 drivers
v0x5610bf74c100_0 .net "sel_dac", 0 0, L_0x5610bf753320;  1 drivers
v0x5610bf74c1c0_0 .net "sel_dac_rd_idx", 0 0, L_0x5610bf752860;  1 drivers
v0x5610bf74c280_0 .net "sel_dac_wr_idx", 0 0, L_0x5610bf752e50;  1 drivers
v0x5610bf74c340_0 .net "sel_index", 0 0, L_0x5610bf753830;  1 drivers
v0x5610bf74c400_0 .net "sel_mode", 0 0, L_0x5610bf753c20;  1 drivers
v0x5610bf74c4c0_0 .net "sel_status", 0 0, L_0x5610bf754fa0;  1 drivers
v0x5610bf74c580_0 .net "sel_value", 0 0, L_0x5610bf753dd0;  1 drivers
v0x5610bf74c640_0 .net "status", 7 0, L_0x5610bf76a690;  1 drivers
v0x5610bf74c720_0 .net "sys_256_color", 0 0, L_0x5610bf7554f0;  1 drivers
v0x5610bf74c7c0_0 .var "sys_amcr", 7 0;
v0x5610bf74c880_0 .var "sys_background_color", 3 0;
v0x5610bf74c940_0 .var "sys_bright_colors", 0 0;
v0x5610bf74c9e0_0 .var "sys_cursor_enabled", 0 0;
v0x5610bf74ca80_0 .var "sys_cursor_pos", 14 0;
v0x5610bf74cb20_0 .var "sys_cursor_scan_end", 2 0;
v0x5610bf74cbc0_0 .var "sys_cursor_scan_start", 2 0;
v0x5610bf74cc60_0 .net "sys_dac_rd", 17 0, v0x5610bf7408a0_0;  1 drivers
v0x5610bf74cd30_0 .var "sys_graphics_enabled", 0 0;
v0x5610bf74ce00_0 .var "sys_mode_num", 7 0;
v0x5610bf74ced0_0 .var "sys_palette_sel", 0 0;
v0x5610bf74cfa0_0 .net "text_enabled", 0 0, L_0x5610bf755730;  1 drivers
v0x5610bf74d040_0 .net "vert_display_end", 9 0, L_0x5610bf755aa0;  1 drivers
v0x5610bf74d0e0_0 .net "vga_256_color", 0 0, v0x5610bf742190_0;  alias, 1 drivers
v0x5610bf74d210_0 .net "vga_background_color", 3 0, L_0x5610bf769d50;  1 drivers
v0x5610bf74d2e0_0 .net "vga_clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf74d380_0 .net "vga_cursor", 14 0, L_0x5610bf7686e0;  1 drivers
v0x5610bf74d450_0 .net "vga_cursor_scan_end", 2 0, L_0x5610bf769520;  1 drivers
v0x5610bf74d520_0 .net "vga_cursor_scan_start", 2 0, L_0x5610bf768e00;  1 drivers
v0x5610bf74d5f0_0 .net "vga_dac_idx", 7 0, L_0x5610bf76c0b0;  alias, 1 drivers
v0x5610bf74d690_0 .net "vga_dac_rd", 17 0, v0x5610bf740a10_0;  alias, 1 drivers
v0x5610bf74d730_0 .net "vga_hsync", 0 0, L_0x5610bf76bf40;  alias, 1 drivers
v0x5610bf74d820_0 .var "vga_send", 0 0;
v0x5610bf74d950_0 .net "vga_vsync", 0 0, L_0x5610bf76bea0;  alias, 1 drivers
v0x5610bf74d9f0_0 .net "vsync", 0 0, v0x5610bf743a30_0;  1 drivers
E_0x5610bf732450/0 .event anyedge, v0x5610bf74a400_0, v0x5610bf74c340_0, v0x5610bf748bd0_0, v0x5610bf74c400_0;
E_0x5610bf732450/1 .event anyedge, v0x5610bf748d70_0, v0x5610bf74bb80_0, v0x5610bf74a5a0_0, v0x5610bf748ed0_0;
E_0x5610bf732450/2 .event anyedge, v0x5610bf74a660_0, v0x5610bf74a7c0_0, v0x5610bf74c4c0_0, v0x5610bf74c640_0;
E_0x5610bf732450/3 .event anyedge, v0x5610bf74c580_0, v0x5610bf74a9e0_0, v0x5610bf74c040_0, v0x5610bf743110_0;
E_0x5610bf732450/4 .event anyedge, v0x5610bf735a00_0, v0x5610bf734d00_0, v0x5610bf74bf80_0, v0x5610bf74c7c0_0;
E_0x5610bf732450/5 .event anyedge, v0x5610bf74c100_0, v0x5610bf749ba0_0, v0x5610bf7408a0_0, v0x5610bf7408a0_0;
E_0x5610bf732450/6 .event anyedge, v0x5610bf7408a0_0;
E_0x5610bf732450 .event/or E_0x5610bf732450/0, E_0x5610bf732450/1, E_0x5610bf732450/2, E_0x5610bf732450/3, E_0x5610bf732450/4, E_0x5610bf732450/5, E_0x5610bf732450/6;
E_0x5610bf732560/0 .event anyedge, v0x5610bf74a920_0, v0x5610bf749030_0, v0x5610bf7491f0_0, v0x5610bf749110_0;
E_0x5610bf732560/1 .event anyedge, v0x5610bf749510_0, v0x5610bf73f4e0_0, v0x5610bf73c000_0, v0x5610bf738c20_0;
E_0x5610bf732560/2 .event anyedge, v0x5610bf738c20_0, v0x5610bf7492d0_0;
E_0x5610bf732560 .event/or E_0x5610bf732560/0, E_0x5610bf732560/1, E_0x5610bf732560/2;
E_0x5610bf732600/0 .event anyedge, v0x5610bf742000_0, v0x5610bf74b750_0, v0x5610bf74b5d0_0, v0x5610bf74bb80_0;
E_0x5610bf732600/1 .event anyedge, v0x5610bf74a660_0, v0x5610bf748ed0_0, v0x5610bf74ab80_0, v0x5610bf74aac0_0;
E_0x5610bf732600/2 .event anyedge, v0x5610bf74b450_0, v0x5610bf74b510_0, v0x5610bf749030_0, v0x5610bf74a7c0_0;
E_0x5610bf732600 .event/or E_0x5610bf732600/0, E_0x5610bf732600/1, E_0x5610bf732600/2;
L_0x5610bf752030 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf7520d0 .cmp/eq 4, L_0x5610bf752030, L_0x7ecb01929018;
L_0x5610bf752280 .part v0x5610bf750780_0, 0, 1;
L_0x5610bf752480 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf752550 .cmp/eq 4, L_0x5610bf752480, L_0x7ecb01929060;
L_0x5610bf752780 .part v0x5610bf750780_0, 1, 1;
L_0x5610bf752970 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf752aa0 .cmp/eq 4, L_0x5610bf752970, L_0x7ecb019290a8;
L_0x5610bf752d20 .part v0x5610bf750780_0, 0, 1;
L_0x5610bf752f10 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf753010 .cmp/eq 4, L_0x5610bf752f10, L_0x7ecb019290f0;
L_0x5610bf753210 .part v0x5610bf750780_0, 1, 1;
L_0x5610bf753430 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf753520 .cmp/eq 4, L_0x5610bf753430, L_0x7ecb01929138;
L_0x5610bf753790 .part v0x5610bf750780_0, 0, 1;
L_0x5610bf7538f0 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf753a20 .cmp/eq 4, L_0x5610bf7538f0, L_0x7ecb01929180;
L_0x5610bf753c90 .part v0x5610bf750780_0, 1, 1;
L_0x5610bf753ee0 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf753f80 .cmp/eq 4, L_0x5610bf753ee0, L_0x7ecb019291c8;
L_0x5610bf753d30 .part v0x5610bf750780_0, 0, 1;
L_0x5610bf754460 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf7545c0 .cmp/eq 4, L_0x5610bf754460, L_0x7ecb01929210;
L_0x5610bf754880 .part v0x5610bf750780_0, 1, 1;
L_0x5610bf754b00 .part v0x5610bf7506b0_0, 0, 4;
L_0x5610bf754ba0 .cmp/eq 4, L_0x5610bf754b00, L_0x7ecb01929258;
L_0x5610bf754f00 .part v0x5610bf750780_0, 0, 1;
L_0x5610bf754e60 .part v0x5610bf750850_0, 0, 6;
L_0x5610bf7553b0 .functor MUXZ 6, v0x5610bf748bd0_0, L_0x5610bf754e60, L_0x5610bf7550b0, C4<>;
L_0x5610bf7554f0 .cmp/eq 8, v0x5610bf74c7c0_0, L_0x7ecb019292a0;
L_0x5610bf7557a0 .part v0x5610bf7491f0_0, 6, 1;
L_0x5610bf755870 .part v0x5610bf7491f0_0, 1, 1;
L_0x5610bf755aa0 .concat [ 8 1 1 0], v0x5610bf7492d0_0, L_0x5610bf755870, L_0x5610bf7557a0;
L_0x5610bf765c50 .cmp/ge 10, L_0x5610bf755aa0, L_0x7ecb019292e8;
L_0x5610bf765eb0 .cmp/ge 10, L_0x7ecb01929330, L_0x5610bf755aa0;
L_0x5610bf766170 .cmp/ge 10, L_0x5610bf755aa0, L_0x7ecb01929378;
L_0x5610bf765d90 .cmp/ge 10, L_0x7ecb019293c0, L_0x5610bf755aa0;
L_0x5610bf766450 .cmp/ge 10, L_0x5610bf755aa0, L_0x7ecb01929408;
L_0x5610bf766680 .cmp/ge 10, L_0x7ecb01929450, L_0x5610bf755aa0;
L_0x5610bf766980 .cmp/ge 10, L_0x5610bf755aa0, L_0x7ecb01929498;
L_0x5610bf766cd0 .cmp/ge 10, L_0x7ecb019294e0, L_0x5610bf755aa0;
L_0x5610bf766f00 .cmp/ge 8, v0x5610bf749030_0, L_0x7ecb01929528;
L_0x5610bf767180 .cmp/ge 8, L_0x7ecb01929570, v0x5610bf749030_0;
L_0x5610bf7674e0 .cmp/ge 8, v0x5610bf749030_0, L_0x7ecb019295b8;
L_0x5610bf767740 .cmp/ge 8, L_0x7ecb01929600, v0x5610bf749030_0;
L_0x5610bf7678f0 .cmp/ge 8, v0x5610bf749030_0, L_0x7ecb01929648;
L_0x5610bf767d60 .cmp/ge 8, L_0x7ecb01929690, v0x5610bf749030_0;
L_0x5610bf76a690 .concat [ 1 2 1 4], L_0x5610bf76a440, L_0x7ecb01929720, L_0x5610bf76bea0, L_0x7ecb019296d8;
L_0x5610bf76a960 .functor MUXZ 8, v0x5610bf749ac0_0, v0x5610bf749c80_0, v0x5610bf7509f0_0, C4<>;
L_0x5610bf76aa00 .part v0x5610bf750850_0, 8, 6;
L_0x5610bf76ac70 .concat [ 6 12 0 0], L_0x5610bf76aa00, v0x5610bf7499e0_0;
L_0x5610bf76af40 .cmp/eq 2, v0x5610bf749d60_0, L_0x7ecb019297b0;
L_0x5610bf76b420 .reduce/nor v0x5610bf749fc0_0;
S_0x5610bf7326b0 .scope module, "BackgroundColorMCP" "MCP" 14 344, 9 24 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 4 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 4 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5610bf7261c0 .param/l "reset_val" 0 9 25, C4<0000>;
P_0x5610bf726200 .param/l "width" 0 9 24, +C4<00000000000000000000000000000100>;
L_0x5610bf7699a0 .functor NOT 1, v0x5610bf735530_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf769a40 .functor OR 1, L_0x5610bf769fe0, L_0x5610bf7699a0, C4<0>, C4<0>;
L_0x5610bf769b80 .functor AND 1, v0x5610bf74d820_0, L_0x5610bf769a40, C4<1>, C4<1>;
L_0x5610bf769d50 .functor BUFZ 4, v0x5610bf7355d0_0, C4<0000>, C4<0000>, C4<0000>;
v0x5610bf734b40_0 .net *"_ivl_0", 0 0, L_0x5610bf7699a0;  1 drivers
v0x5610bf734c40_0 .net "a_ack", 0 0, L_0x5610bf769fe0;  1 drivers
v0x5610bf734d00_0 .net "a_datain", 3 0, v0x5610bf74c880_0;  1 drivers
v0x5610bf734dd0_0 .var "a_en", 0 0;
v0x5610bf734ec0_0 .net "a_load", 0 0, L_0x5610bf769b80;  1 drivers
v0x5610bf734fb0_0 .net "a_ready", 0 0, L_0x5610bf769a40;  1 drivers
v0x5610bf735070_0 .net "a_send", 0 0, v0x5610bf74d820_0;  1 drivers
v0x5610bf735130_0 .net "b_ack", 0 0, L_0x5610bf769f00;  1 drivers
v0x5610bf7351d0_0 .net "b_data", 3 0, L_0x5610bf769d50;  alias, 1 drivers
v0x5610bf7352b0_0 .net "b_load", 0 0, L_0x5610bf769e40;  alias, 1 drivers
v0x5610bf735350_0 .net "clk_a", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf7353f0_0 .net "clk_b", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf735490_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf735530_0 .var "tx_busy", 0 0;
v0x5610bf7355d0_0 .var "tx_sample", 3 0;
S_0x5610bf732b70 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5610bf7326b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf769fe0 .functor XOR 1, v0x5610bf733280_0, v0x5610bf733710_0, C4<0>, C4<0>;
L_0x5610bf76a0a0 .functor BUFZ 1, v0x5610bf733710_0, C4<0>, C4<0>, C4<0>;
v0x5610bf733590_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf733650_0 .net "d", 0 0, L_0x5610bf769f00;  alias, 1 drivers
v0x5610bf733710_0 .var "last_val", 0 0;
v0x5610bf7337e0_0 .net "p", 0 0, L_0x5610bf769fe0;  alias, 1 drivers
v0x5610bf733880_0 .net "q", 0 0, L_0x5610bf76a0a0;  1 drivers
o0x7ecb01976458 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf733970_0 .net "reset", 0 0, o0x7ecb01976458;  0 drivers
v0x5610bf733a10_0 .net "synced", 0 0, v0x5610bf733280_0;  1 drivers
S_0x5610bf732d80 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf732b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf733030_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf7330f0_0 .net "d", 0 0, L_0x5610bf769f00;  alias, 1 drivers
v0x5610bf7331b0_0 .var "p1", 0 0;
v0x5610bf733280_0 .var "p2", 0 0;
v0x5610bf733340_0 .net "q", 0 0, v0x5610bf733280_0;  alias, 1 drivers
v0x5610bf733450_0 .net "reset", 0 0, o0x7ecb01976458;  alias, 0 drivers
E_0x5610bf732fb0 .event posedge, v0x5610bf733450_0, v0x5610bf517a70_0;
S_0x5610bf733b70 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5610bf7326b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf769e40 .functor XOR 1, v0x5610bf734250_0, v0x5610bf7346e0_0, C4<0>, C4<0>;
L_0x5610bf769f00 .functor BUFZ 1, v0x5610bf7346e0_0, C4<0>, C4<0>, C4<0>;
v0x5610bf734560_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf734620_0 .net "d", 0 0, v0x5610bf734dd0_0;  1 drivers
v0x5610bf7346e0_0 .var "last_val", 0 0;
v0x5610bf7347b0_0 .net "p", 0 0, L_0x5610bf769e40;  alias, 1 drivers
v0x5610bf734850_0 .net "q", 0 0, L_0x5610bf769f00;  alias, 1 drivers
o0x7ecb01976788 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf734990_0 .net "reset", 0 0, o0x7ecb01976788;  0 drivers
v0x5610bf734a30_0 .net "synced", 0 0, v0x5610bf734250_0;  1 drivers
S_0x5610bf733d70 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf733b70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf734000_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf7340c0_0 .net "d", 0 0, v0x5610bf734dd0_0;  alias, 1 drivers
v0x5610bf734180_0 .var "p1", 0 0;
v0x5610bf734250_0 .var "p2", 0 0;
v0x5610bf734310_0 .net "q", 0 0, v0x5610bf734250_0;  alias, 1 drivers
v0x5610bf734420_0 .net "reset", 0 0, o0x7ecb01976788;  alias, 0 drivers
E_0x5610bf733f80 .event posedge, v0x5610bf734420_0, v0x5610bf6dcf40_0;
S_0x5610bf7357b0 .scope module, "BrightColorsSync" "BitSync" 14 274, 11 19 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5610bf7681c0 .functor BUFZ 1, v0x5610bf735b90_0, C4<0>, C4<0>, C4<0>;
v0x5610bf735960_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf735a00_0 .net "d", 0 0, v0x5610bf74c940_0;  1 drivers
v0x5610bf735ac0_0 .var "p1", 0 0;
v0x5610bf735b90_0 .var "p2", 0 0;
v0x5610bf735c50_0 .net "q", 0 0, L_0x5610bf7681c0;  alias, 1 drivers
v0x5610bf735d90_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf735eb0 .scope module, "CursorEnabledSync" "BitSync" 14 281, 11 19 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5610bf768260 .functor BUFZ 1, v0x5610bf7362c0_0, C4<0>, C4<0>, C4<0>;
v0x5610bf736090_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf736130_0 .net "d", 0 0, v0x5610bf74c9e0_0;  1 drivers
v0x5610bf7361f0_0 .var "p1", 0 0;
v0x5610bf7362c0_0 .var "p2", 0 0;
v0x5610bf736380_0 .net "q", 0 0, L_0x5610bf768260;  alias, 1 drivers
v0x5610bf7364c0_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf7365e0 .scope module, "CursorMCP" "MCP" 14 304, 9 24 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 15 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 15 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5610bf732990 .param/l "reset_val" 0 9 25, C4<000000000000000>;
P_0x5610bf7329d0 .param/l "width" 0 9 24, +C4<00000000000000000000000000001111>;
L_0x5610bf768440 .functor NOT 1, v0x5610bf739620_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf768510 .functor OR 1, L_0x5610bf768970, L_0x5610bf768440, C4<0>, C4<0>;
L_0x5610bf768670 .functor AND 1, v0x5610bf74d820_0, L_0x5610bf768510, C4<1>, C4<1>;
L_0x5610bf7686e0 .functor BUFZ 15, v0x5610bf7396c0_0, C4<000000000000000>, C4<000000000000000>, C4<000000000000000>;
v0x5610bf738a60_0 .net *"_ivl_0", 0 0, L_0x5610bf768440;  1 drivers
v0x5610bf738b60_0 .net "a_ack", 0 0, L_0x5610bf768970;  1 drivers
v0x5610bf738c20_0 .net "a_datain", 14 0, v0x5610bf74ca80_0;  1 drivers
v0x5610bf738cf0_0 .var "a_en", 0 0;
v0x5610bf738de0_0 .net "a_load", 0 0, L_0x5610bf768670;  1 drivers
v0x5610bf738ed0_0 .net "a_ready", 0 0, L_0x5610bf768510;  alias, 1 drivers
v0x5610bf738f90_0 .net "a_send", 0 0, v0x5610bf74d820_0;  alias, 1 drivers
v0x5610bf739030_0 .net "b_ack", 0 0, L_0x5610bf768890;  1 drivers
v0x5610bf7390d0_0 .net "b_data", 14 0, L_0x5610bf7686e0;  alias, 1 drivers
v0x5610bf739190_0 .net "b_load", 0 0, L_0x5610bf7687d0;  alias, 1 drivers
v0x5610bf739230_0 .net "clk_a", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf7392d0_0 .net "clk_b", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf739580_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf739620_0 .var "tx_busy", 0 0;
v0x5610bf7396c0_0 .var "tx_sample", 14 0;
S_0x5610bf736a30 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5610bf7365e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf768970 .functor XOR 1, v0x5610bf737130_0, v0x5610bf7375c0_0, C4<0>, C4<0>;
L_0x5610bf768a30 .functor BUFZ 1, v0x5610bf7375c0_0, C4<0>, C4<0>, C4<0>;
v0x5610bf737440_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf737500_0 .net "d", 0 0, L_0x5610bf768890;  alias, 1 drivers
v0x5610bf7375c0_0 .var "last_val", 0 0;
v0x5610bf737690_0 .net "p", 0 0, L_0x5610bf768970;  alias, 1 drivers
v0x5610bf737730_0 .net "q", 0 0, L_0x5610bf768a30;  1 drivers
o0x7ecb01977028 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf737820_0 .net "reset", 0 0, o0x7ecb01977028;  0 drivers
v0x5610bf7378c0_0 .net "synced", 0 0, v0x5610bf737130_0;  1 drivers
S_0x5610bf736c30 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf736a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf736ee0_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf736fa0_0 .net "d", 0 0, L_0x5610bf768890;  alias, 1 drivers
v0x5610bf737060_0 .var "p1", 0 0;
v0x5610bf737130_0 .var "p2", 0 0;
v0x5610bf7371f0_0 .net "q", 0 0, v0x5610bf737130_0;  alias, 1 drivers
v0x5610bf737300_0 .net "reset", 0 0, o0x7ecb01977028;  alias, 0 drivers
E_0x5610bf736e60 .event posedge, v0x5610bf737300_0, v0x5610bf517a70_0;
S_0x5610bf737a20 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5610bf7365e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf7687d0 .functor XOR 1, v0x5610bf738170_0, v0x5610bf738600_0, C4<0>, C4<0>;
L_0x5610bf768890 .functor BUFZ 1, v0x5610bf738600_0, C4<0>, C4<0>, C4<0>;
v0x5610bf738480_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf738540_0 .net "d", 0 0, v0x5610bf738cf0_0;  1 drivers
v0x5610bf738600_0 .var "last_val", 0 0;
v0x5610bf7386d0_0 .net "p", 0 0, L_0x5610bf7687d0;  alias, 1 drivers
v0x5610bf738770_0 .net "q", 0 0, L_0x5610bf768890;  alias, 1 drivers
o0x7ecb01977358 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf7388b0_0 .net "reset", 0 0, o0x7ecb01977358;  0 drivers
v0x5610bf738950_0 .net "synced", 0 0, v0x5610bf738170_0;  1 drivers
S_0x5610bf737c20 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf737a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf737f20_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf737fe0_0 .net "d", 0 0, v0x5610bf738cf0_0;  alias, 1 drivers
v0x5610bf7380a0_0 .var "p1", 0 0;
v0x5610bf738170_0 .var "p2", 0 0;
v0x5610bf738230_0 .net "q", 0 0, v0x5610bf738170_0;  alias, 1 drivers
v0x5610bf738340_0 .net "reset", 0 0, o0x7ecb01977358;  alias, 0 drivers
E_0x5610bf737ea0 .event posedge, v0x5610bf738340_0, v0x5610bf6dcf40_0;
S_0x5610bf7398a0 .scope module, "CursorScanEndMCP" "MCP" 14 331, 9 24 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5610bf729590 .param/l "reset_val" 0 9 25, C4<000>;
P_0x5610bf7295d0 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x5610bf769280 .functor NOT 1, v0x5610bf73c860_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf769320 .functor OR 1, L_0x5610bf7697b0, L_0x5610bf769280, C4<0>, C4<0>;
L_0x5610bf769460 .functor AND 1, v0x5610bf74d820_0, L_0x5610bf769320, C4<1>, C4<1>;
L_0x5610bf769520 .functor BUFZ 3, v0x5610bf73c900_0, C4<000>, C4<000>, C4<000>;
v0x5610bf73be40_0 .net *"_ivl_0", 0 0, L_0x5610bf769280;  1 drivers
v0x5610bf73bf40_0 .net "a_ack", 0 0, L_0x5610bf7697b0;  1 drivers
v0x5610bf73c000_0 .net "a_datain", 2 0, v0x5610bf74cb20_0;  1 drivers
v0x5610bf73c0d0_0 .var "a_en", 0 0;
v0x5610bf73c1c0_0 .net "a_load", 0 0, L_0x5610bf769460;  1 drivers
v0x5610bf73c2b0_0 .net "a_ready", 0 0, L_0x5610bf769320;  1 drivers
v0x5610bf73c370_0 .net "a_send", 0 0, v0x5610bf74d820_0;  alias, 1 drivers
v0x5610bf73c460_0 .net "b_ack", 0 0, L_0x5610bf7696d0;  1 drivers
v0x5610bf73c500_0 .net "b_data", 2 0, L_0x5610bf769520;  alias, 1 drivers
v0x5610bf73c5e0_0 .net "b_load", 0 0, L_0x5610bf769610;  alias, 1 drivers
v0x5610bf73c680_0 .net "clk_a", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf73c720_0 .net "clk_b", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf73c7c0_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf73c860_0 .var "tx_busy", 0 0;
v0x5610bf73c900_0 .var "tx_sample", 2 0;
S_0x5610bf739d10 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5610bf7398a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf7697b0 .functor XOR 1, v0x5610bf73a490_0, v0x5610bf73a920_0, C4<0>, C4<0>;
L_0x5610bf769870 .functor BUFZ 1, v0x5610bf73a920_0, C4<0>, C4<0>, C4<0>;
v0x5610bf73a7a0_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf73a860_0 .net "d", 0 0, L_0x5610bf7696d0;  alias, 1 drivers
v0x5610bf73a920_0 .var "last_val", 0 0;
v0x5610bf73a9f0_0 .net "p", 0 0, L_0x5610bf7697b0;  alias, 1 drivers
v0x5610bf73aa90_0 .net "q", 0 0, L_0x5610bf769870;  1 drivers
o0x7ecb01977928 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf73ab80_0 .net "reset", 0 0, o0x7ecb01977928;  0 drivers
v0x5610bf73ac20_0 .net "synced", 0 0, v0x5610bf73a490_0;  1 drivers
S_0x5610bf739f20 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf739d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf73a240_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf73a300_0 .net "d", 0 0, L_0x5610bf7696d0;  alias, 1 drivers
v0x5610bf73a3c0_0 .var "p1", 0 0;
v0x5610bf73a490_0 .var "p2", 0 0;
v0x5610bf73a550_0 .net "q", 0 0, v0x5610bf73a490_0;  alias, 1 drivers
v0x5610bf73a660_0 .net "reset", 0 0, o0x7ecb01977928;  alias, 0 drivers
E_0x5610bf73a1c0 .event posedge, v0x5610bf73a660_0, v0x5610bf517a70_0;
S_0x5610bf73ad80 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5610bf7398a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf769610 .functor XOR 1, v0x5610bf73b550_0, v0x5610bf73b9e0_0, C4<0>, C4<0>;
L_0x5610bf7696d0 .functor BUFZ 1, v0x5610bf73b9e0_0, C4<0>, C4<0>, C4<0>;
v0x5610bf73b860_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf73b920_0 .net "d", 0 0, v0x5610bf73c0d0_0;  1 drivers
v0x5610bf73b9e0_0 .var "last_val", 0 0;
v0x5610bf73bab0_0 .net "p", 0 0, L_0x5610bf769610;  alias, 1 drivers
v0x5610bf73bb50_0 .net "q", 0 0, L_0x5610bf7696d0;  alias, 1 drivers
o0x7ecb01977c58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf73bc90_0 .net "reset", 0 0, o0x7ecb01977c58;  0 drivers
v0x5610bf73bd30_0 .net "synced", 0 0, v0x5610bf73b550_0;  1 drivers
S_0x5610bf73b000 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf73ad80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf73b300_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf73b3c0_0 .net "d", 0 0, v0x5610bf73c0d0_0;  alias, 1 drivers
v0x5610bf73b480_0 .var "p1", 0 0;
v0x5610bf73b550_0 .var "p2", 0 0;
v0x5610bf73b610_0 .net "q", 0 0, v0x5610bf73b550_0;  alias, 1 drivers
v0x5610bf73b720_0 .net "reset", 0 0, o0x7ecb01977c58;  alias, 0 drivers
E_0x5610bf73b280 .event posedge, v0x5610bf73b720_0, v0x5610bf6dcf40_0;
S_0x5610bf73cae0 .scope module, "CursorScanStartMCP" "MCP" 14 318, 9 24 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk_a";
    .port_info 2 /OUTPUT 1 "a_ready";
    .port_info 3 /INPUT 1 "a_send";
    .port_info 4 /INPUT 3 "a_datain";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /OUTPUT 3 "b_data";
    .port_info 7 /OUTPUT 1 "b_load";
P_0x5610bf73cc70 .param/l "reset_val" 0 9 25, C4<000>;
P_0x5610bf73ccb0 .param/l "width" 0 9 24, +C4<00000000000000000000000000000011>;
L_0x5610bf768b60 .functor NOT 1, v0x5610bf73fcf0_0, C4<0>, C4<0>, C4<0>;
L_0x5610bf768c00 .functor OR 1, L_0x5610bf769090, L_0x5610bf768b60, C4<0>, C4<0>;
L_0x5610bf768d40 .functor AND 1, v0x5610bf74d820_0, L_0x5610bf768c00, C4<1>, C4<1>;
L_0x5610bf768e00 .functor BUFZ 3, v0x5610bf73fd90_0, C4<000>, C4<000>, C4<000>;
v0x5610bf73f320_0 .net *"_ivl_0", 0 0, L_0x5610bf768b60;  1 drivers
v0x5610bf73f420_0 .net "a_ack", 0 0, L_0x5610bf769090;  1 drivers
v0x5610bf73f4e0_0 .net "a_datain", 2 0, v0x5610bf74cbc0_0;  1 drivers
v0x5610bf73f5b0_0 .var "a_en", 0 0;
v0x5610bf73f6a0_0 .net "a_load", 0 0, L_0x5610bf768d40;  1 drivers
v0x5610bf73f790_0 .net "a_ready", 0 0, L_0x5610bf768c00;  1 drivers
v0x5610bf73f850_0 .net "a_send", 0 0, v0x5610bf74d820_0;  alias, 1 drivers
v0x5610bf73f8f0_0 .net "b_ack", 0 0, L_0x5610bf768fb0;  1 drivers
v0x5610bf73f990_0 .net "b_data", 2 0, L_0x5610bf768e00;  alias, 1 drivers
v0x5610bf73fa70_0 .net "b_load", 0 0, L_0x5610bf768ef0;  alias, 1 drivers
v0x5610bf73fb10_0 .net "clk_a", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf73fbb0_0 .net "clk_b", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf73fc50_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
v0x5610bf73fcf0_0 .var "tx_busy", 0 0;
v0x5610bf73fd90_0 .var "tx_sample", 2 0;
S_0x5610bf73cf90 .scope module, "AAckPulse" "SyncPulse" 9 49, 10 19 0, S_0x5610bf73cae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf769090 .functor XOR 1, v0x5610bf73d970_0, v0x5610bf73de00_0, C4<0>, C4<0>;
L_0x5610bf769150 .functor BUFZ 1, v0x5610bf73de00_0, C4<0>, C4<0>, C4<0>;
v0x5610bf73dc80_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf73dd40_0 .net "d", 0 0, L_0x5610bf768fb0;  alias, 1 drivers
v0x5610bf73de00_0 .var "last_val", 0 0;
v0x5610bf73ded0_0 .net "p", 0 0, L_0x5610bf769090;  alias, 1 drivers
v0x5610bf73df70_0 .net "q", 0 0, L_0x5610bf769150;  1 drivers
o0x7ecb01978228 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf73e060_0 .net "reset", 0 0, o0x7ecb01978228;  0 drivers
v0x5610bf73e100_0 .net "synced", 0 0, v0x5610bf73d970_0;  1 drivers
S_0x5610bf73d1f0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf73cf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf73d510_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf73d7e0_0 .net "d", 0 0, L_0x5610bf768fb0;  alias, 1 drivers
v0x5610bf73d8a0_0 .var "p1", 0 0;
v0x5610bf73d970_0 .var "p2", 0 0;
v0x5610bf73da30_0 .net "q", 0 0, v0x5610bf73d970_0;  alias, 1 drivers
v0x5610bf73db40_0 .net "reset", 0 0, o0x7ecb01978228;  alias, 0 drivers
E_0x5610bf73d490 .event posedge, v0x5610bf73db40_0, v0x5610bf517a70_0;
S_0x5610bf73e260 .scope module, "BLoadPulse" "SyncPulse" 9 44, 10 19 0, S_0x5610bf73cae0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "p";
    .port_info 4 /OUTPUT 1 "q";
L_0x5610bf768ef0 .functor XOR 1, v0x5610bf73ea30_0, v0x5610bf73eec0_0, C4<0>, C4<0>;
L_0x5610bf768fb0 .functor BUFZ 1, v0x5610bf73eec0_0, C4<0>, C4<0>, C4<0>;
v0x5610bf73ed40_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf73ee00_0 .net "d", 0 0, v0x5610bf73f5b0_0;  1 drivers
v0x5610bf73eec0_0 .var "last_val", 0 0;
v0x5610bf73ef90_0 .net "p", 0 0, L_0x5610bf768ef0;  alias, 1 drivers
v0x5610bf73f030_0 .net "q", 0 0, L_0x5610bf768fb0;  alias, 1 drivers
o0x7ecb01978558 .functor BUFZ 1, C4<z>; HiZ drive
v0x5610bf73f170_0 .net "reset", 0 0, o0x7ecb01978558;  0 drivers
v0x5610bf73f210_0 .net "synced", 0 0, v0x5610bf73ea30_0;  1 drivers
S_0x5610bf73e4e0 .scope module, "BitSync" "BitSync" 10 37, 11 19 0, S_0x5610bf73e260;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf73e7e0_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf73e8a0_0 .net "d", 0 0, v0x5610bf73f5b0_0;  alias, 1 drivers
v0x5610bf73e960_0 .var "p1", 0 0;
v0x5610bf73ea30_0 .var "p2", 0 0;
v0x5610bf73eaf0_0 .net "q", 0 0, v0x5610bf73ea30_0;  alias, 1 drivers
v0x5610bf73ec00_0 .net "reset", 0 0, o0x7ecb01978558;  alias, 0 drivers
E_0x5610bf73e760 .event posedge, v0x5610bf73ec00_0, v0x5610bf6dcf40_0;
S_0x5610bf73ff70 .scope module, "DACRam" "DACRam_sim" 14 389, 15 7 0, S_0x5610bf731f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "address_a";
    .port_info 1 /INPUT 8 "address_b";
    .port_info 2 /INPUT 1 "clock_a";
    .port_info 3 /INPUT 1 "clock_b";
    .port_info 4 /INPUT 18 "data_a";
    .port_info 5 /INPUT 18 "data_b";
    .port_info 6 /INPUT 1 "wren_a";
    .port_info 7 /INPUT 1 "wren_b";
    .port_info 8 /OUTPUT 18 "q_a";
    .port_info 9 /OUTPUT 18 "q_b";
v0x5610bf740200_0 .net "address_a", 7 0, L_0x5610bf76a960;  1 drivers
v0x5610bf740300_0 .net "address_b", 7 0, L_0x5610bf76c0b0;  alias, 1 drivers
v0x5610bf7403c0_0 .net "clock_a", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf740490_0 .net "clock_b", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf740530_0 .net "data_a", 17 0, L_0x5610bf76ac70;  1 drivers
L_0x7ecb01929768 .functor BUFT 1, C4<000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5610bf740620_0 .net "data_b", 17 0, L_0x7ecb01929768;  1 drivers
v0x5610bf740700_0 .var/i "i", 31 0;
v0x5610bf7407e0 .array "mem", 255 0, 17 0;
v0x5610bf7408a0_0 .var "q_a", 17 0;
v0x5610bf740a10_0 .var "q_b", 17 0;
v0x5610bf740ad0_0 .net "wren_a", 0 0, L_0x5610bf76b1f0;  1 drivers
L_0x7ecb019297f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5610bf740b90_0 .net "wren_b", 0 0, L_0x7ecb019297f8;  1 drivers
S_0x5610bf740df0 .scope module, "GraphicsEnabledSync" "BitSync" 14 267, 11 19 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf741040_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf741100_0 .net "d", 0 0, v0x5610bf74cd30_0;  1 drivers
v0x5610bf7411c0_0 .var "p1", 0 0;
v0x5610bf741260_0 .var "p2", 0 0;
v0x5610bf741320_0 .net "q", 0 0, v0x5610bf741260_0;  alias, 1 drivers
v0x5610bf741410_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf741530 .scope module, "HsyncSync" "BitSync" 14 255, 11 19 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf741810_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf7418d0_0 .net "d", 0 0, L_0x5610bf76bf40;  alias, 1 drivers
v0x5610bf7419c0_0 .var "p1", 0 0;
v0x5610bf741a90_0 .var "p2", 0 0;
v0x5610bf741b30_0 .net "q", 0 0, v0x5610bf741a90_0;  alias, 1 drivers
v0x5610bf741bd0_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf741cf0 .scope module, "Is256ColorSelSync" "BitSync" 14 295, 11 19 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf741f40_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf742000_0 .net "d", 0 0, L_0x5610bf7554f0;  alias, 1 drivers
v0x5610bf7420c0_0 .var "p1", 0 0;
v0x5610bf742190_0 .var "p2", 0 0;
v0x5610bf742250_0 .net "q", 0 0, v0x5610bf742190_0;  alias, 1 drivers
v0x5610bf742340_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf742460 .scope module, "ModeNumSync" "BusSync" 14 244, 16 23 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_0x5610bf742640 .param/l "WIDTH" 0 16 24, +C4<00000000000000000000000000001000>;
v0x5610bf742810_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf7428d0_0 .net "d", 7 0, v0x5610bf74ce00_0;  1 drivers
v0x5610bf7429b0_0 .var "p1", 7 0;
v0x5610bf742aa0_0 .var "p2", 7 0;
v0x5610bf742b80_0 .net "q", 7 0, v0x5610bf742aa0_0;  alias, 1 drivers
v0x5610bf742ce0_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf742e00 .scope module, "PaletteSelSync" "BitSync" 14 288, 11 19 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
L_0x5610bf768300 .functor BUFZ 1, v0x5610bf743270_0, C4<0>, C4<0>, C4<0>;
v0x5610bf743050_0 .net "clk", 0 0, v0x5610bf751890_0;  alias, 1 drivers
v0x5610bf743110_0 .net "d", 0 0, v0x5610bf74ced0_0;  1 drivers
v0x5610bf7431d0_0 .var "p1", 0 0;
v0x5610bf743270_0 .var "p2", 0 0;
v0x5610bf743330_0 .net "q", 0 0, L_0x5610bf768300;  alias, 1 drivers
v0x5610bf743470_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf743590 .scope module, "VsyncSync" "BitSync" 14 261, 11 19 0, S_0x5610bf731f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
v0x5610bf7437e0_0 .net "clk", 0 0, v0x5610bf7513f0_0;  alias, 1 drivers
v0x5610bf7438a0_0 .net "d", 0 0, L_0x5610bf76bea0;  alias, 1 drivers
v0x5610bf743960_0 .var "p1", 0 0;
v0x5610bf743a30_0 .var "p2", 0 0;
v0x5610bf743ad0_0 .net "q", 0 0, v0x5610bf743a30_0;  alias, 1 drivers
v0x5610bf743bc0_0 .net "reset", 0 0, v0x5610bf751350_0;  alias, 1 drivers
S_0x5610bf74de60 .scope task, "initialize_framebuffer_graphics_256color" "initialize_framebuffer_graphics_256color" 4 167, 4 167 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf74e040_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf74e040_0, 0, 32;
T_2.21 ;
    %load/vec4 v0x5610bf74e040_0;
    %cmpi/s 32000, 0, 32;
    %jmp/0xz T_2.22, 5;
    %pushi/vec4 43605, 0, 16;
    %ix/getv/s 4, v0x5610bf74e040_0;
    %store/vec4a v0x5610bf750e90, 4, 0;
    %load/vec4 v0x5610bf74e040_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf74e040_0, 0, 32;
    %jmp T_2.21;
T_2.22 ;
    %end;
S_0x5610bf74e140 .scope task, "initialize_framebuffer_graphics_4color" "initialize_framebuffer_graphics_4color" 4 157, 4 157 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf74e370_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf74e370_0, 0, 32;
T_3.23 ;
    %load/vec4 v0x5610bf74e370_0;
    %cmpi/s 8000, 0, 32;
    %jmp/0xz T_3.24, 5;
    %pushi/vec4 58596, 0, 16;
    %ix/getv/s 4, v0x5610bf74e370_0;
    %store/vec4a v0x5610bf750e90, 4, 0;
    %load/vec4 v0x5610bf74e370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf74e370_0, 0, 32;
    %jmp T_3.23;
T_3.24 ;
    %end;
S_0x5610bf74e470 .scope task, "initialize_framebuffer_text" "initialize_framebuffer_text" 4 144, 4 144 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf74e650_0 .var "char_val", 7 0;
v0x5610bf74e750_0 .var/i "i", 31 0;
TD_vga_framebuffer_integration_tb.initialize_framebuffer_text ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf74e750_0, 0, 32;
T_4.25 ;
    %load/vec4 v0x5610bf74e750_0;
    %cmpi/s 2000, 0, 32;
    %jmp/0xz T_4.26, 5;
    %pushi/vec4 65, 0, 32;
    %load/vec4 v0x5610bf74e750_0;
    %pushi/vec4 26, 0, 32;
    %mod;
    %add;
    %pad/u 8;
    %store/vec4 v0x5610bf74e650_0, 0, 8;
    %pushi/vec4 31, 0, 8;
    %load/vec4 v0x5610bf74e650_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x5610bf74e750_0;
    %store/vec4a v0x5610bf750e90, 4, 0;
    %load/vec4 v0x5610bf74e750_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf74e750_0, 0, 32;
    %jmp T_4.25;
T_4.26 ;
    %end;
S_0x5610bf74e830 .scope task, "test_mode_03h" "test_mode_03h" 4 274, 4 274 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_03h ;
    %vpi_call/w 4 276 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 277 "$display", "Testing Mode 03h: 80x25 Text (16 colors)" {0 0 0};
    %vpi_call/w 4 278 "$display", "========================================" {0 0 0};
    %load/vec4 v0x5610bf751650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751650_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_text, S_0x5610bf74e470;
    %join;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x5610bf74fad0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x5610bf74f8f0;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 143, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5610bf74f0f0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x5610bf74ee60;
    %join;
    %load/vec4 v0x5610bf7510d0_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_5.27, 4;
    %vpi_call/w 4 291 "$display", "[PASS] Mode 03h correctly detected" {0 0 0};
    %load/vec4 v0x5610bf751570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751570_0, 0, 32;
    %jmp T_5.28;
T_5.27 ;
    %vpi_call/w 4 294 "$display", "[FAIL] Mode 03h detection failed. Got mode %02h", v0x5610bf7510d0_0 {0 0 0};
    %load/vec4 v0x5610bf751490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751490_0, 0, 32;
T_5.28 ;
    %load/vec4 v0x5610bf751e00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.29, 5;
    %vpi_call/w 4 300 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x5610bf751e00_0 {0 0 0};
    %jmp T_5.30;
T_5.29 ;
    %vpi_call/w 4 302 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x5610bf751490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751490_0, 0, 32;
T_5.30 ;
    %vpi_call/w 4 306 "$display", "\000" {0 0 0};
    %end;
S_0x5610bf74ea10 .scope task, "test_mode_12h" "test_mode_12h" 4 348, 4 348 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_12h ;
    %vpi_call/w 4 350 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 351 "$display", "Testing Mode 12h: 640x480 (16 colors)" {0 0 0};
    %vpi_call/w 4 352 "$display", "========================================" {0 0 0};
    %load/vec4 v0x5610bf751650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751650_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_4color, S_0x5610bf74e140;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5610bf74f430_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x5610bf74f1d0;
    %join;
    %pushi/vec4 26, 0, 8;
    %store/vec4 v0x5610bf74fad0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x5610bf74f8f0;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 79, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 223, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 66, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf751e00_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x5610bf74f0f0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x5610bf74ee60;
    %join;
    %load/vec4 v0x5610bf7510d0_0;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_6.31, 4;
    %vpi_call/w 4 366 "$display", "[PASS] Mode 12h correctly detected" {0 0 0};
    %load/vec4 v0x5610bf751570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751570_0, 0, 32;
    %jmp T_6.32;
T_6.31 ;
    %vpi_call/w 4 369 "$display", "[FAIL] Mode 12h detection failed. Got mode %02h", v0x5610bf7510d0_0 {0 0 0};
    %load/vec4 v0x5610bf751490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751490_0, 0, 32;
T_6.32 ;
    %load/vec4 v0x5610bf751e00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.33, 5;
    %vpi_call/w 4 374 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x5610bf751e00_0 {0 0 0};
    %jmp T_6.34;
T_6.33 ;
    %vpi_call/w 4 376 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x5610bf751490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751490_0, 0, 32;
T_6.34 ;
    %vpi_call/w 4 380 "$display", "\000" {0 0 0};
    %end;
S_0x5610bf74ebf0 .scope task, "test_mode_13h" "test_mode_13h" 4 311, 4 311 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
TD_vga_framebuffer_integration_tb.test_mode_13h ;
    %vpi_call/w 4 313 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 314 "$display", "Testing Mode 13h: 320x200 (256 colors)" {0 0 0};
    %vpi_call/w 4 315 "$display", "========================================" {0 0 0};
    %load/vec4 v0x5610bf751650_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751650_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.initialize_framebuffer_graphics_256color, S_0x5610bf74de60;
    %join;
    %pushi/vec4 65, 0, 8;
    %store/vec4 v0x5610bf74f430_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_amcr_register, S_0x5610bf74f1d0;
    %join;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v0x5610bf74fad0_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_mode_register, S_0x5610bf74f8f0;
    %join;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 39, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 199, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x5610bf74f710_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5610bf74f810_0, 0, 8;
    %fork TD_vga_framebuffer_integration_tb.write_crtc_register, S_0x5610bf74f530;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf751e00_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x5610bf74f0f0_0, 0, 32;
    %fork TD_vga_framebuffer_integration_tb.wait_frames, S_0x5610bf74ee60;
    %join;
    %load/vec4 v0x5610bf7510d0_0;
    %cmpi/e 19, 0, 8;
    %jmp/0xz  T_7.35, 4;
    %vpi_call/w 4 329 "$display", "[PASS] Mode 13h correctly detected" {0 0 0};
    %load/vec4 v0x5610bf751570_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751570_0, 0, 32;
    %jmp T_7.36;
T_7.35 ;
    %vpi_call/w 4 332 "$display", "[FAIL] Mode 13h detection failed. Got mode %02h", v0x5610bf7510d0_0 {0 0 0};
    %load/vec4 v0x5610bf751490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751490_0, 0, 32;
T_7.36 ;
    %load/vec4 v0x5610bf751e00_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_7.37, 5;
    %vpi_call/w 4 337 "$display", "[PASS] Frame generation working (vsync count: %0d)", v0x5610bf751e00_0 {0 0 0};
    %jmp T_7.38;
T_7.37 ;
    %vpi_call/w 4 339 "$display", "[FAIL] No frame generation detected" {0 0 0};
    %load/vec4 v0x5610bf751490_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf751490_0, 0, 32;
T_7.38 ;
    %vpi_call/w 4 343 "$display", "\000" {0 0 0};
    %end;
S_0x5610bf74ee60 .scope task, "wait_frames" "wait_frames" 4 254, 4 254 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf74eff0_0 .var/i "frame_target", 31 0;
v0x5610bf74f0f0_0 .var/i "num_frames", 31 0;
TD_vga_framebuffer_integration_tb.wait_frames ;
    %load/vec4 v0x5610bf751e00_0;
    %load/vec4 v0x5610bf74f0f0_0;
    %add;
    %store/vec4 v0x5610bf74eff0_0, 0, 32;
T_8.39 ;
    %load/vec4 v0x5610bf751e00_0;
    %load/vec4 v0x5610bf74eff0_0;
    %cmp/s;
    %jmp/0xz T_8.40, 5;
    %wait E_0x5610bf50dc40;
    %jmp T_8.39;
T_8.40 ;
    %end;
S_0x5610bf74f1d0 .scope task, "write_amcr_register" "write_amcr_register" 4 234, 4 234 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf74f430_0 .var "amcr_value", 7 0;
E_0x5610bf74f3b0 .event anyedge, v0x5610bf749f00_0;
TD_vga_framebuffer_integration_tb.write_amcr_register ;
    %wait E_0x5610bf725e40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %pushi/vec4 480, 0, 19;
    %store/vec4 v0x5610bf7506b0_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5610bf74f430_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf750850_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5610bf750780_0, 0, 2;
    %wait E_0x5610bf725e40;
T_9.41 ;
    %load/vec4 v0x5610bf750610_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_9.42, 6;
    %wait E_0x5610bf74f3b0;
    %jmp T_9.41;
T_9.42 ;
    %wait E_0x5610bf725e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %wait E_0x5610bf725e40;
    %end;
S_0x5610bf74f530 .scope task, "write_crtc_register" "write_crtc_register" 4 178, 4 178 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf74f710_0 .var "crtc_index", 5 0;
v0x5610bf74f810_0 .var "crtc_value", 7 0;
TD_vga_framebuffer_integration_tb.write_crtc_register ;
    %wait E_0x5610bf725e40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x5610bf7506b0_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x5610bf74f710_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf750850_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5610bf750780_0, 0, 2;
    %wait E_0x5610bf725e40;
T_10.43 ;
    %load/vec4 v0x5610bf750610_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.44, 6;
    %wait E_0x5610bf74f3b0;
    %jmp T_10.43;
T_10.44 ;
    %wait E_0x5610bf725e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %wait E_0x5610bf725e40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %pushi/vec4 490, 0, 19;
    %store/vec4 v0x5610bf7506b0_0, 0, 19;
    %load/vec4 v0x5610bf74f810_0;
    %concati/vec4 0, 0, 8;
    %store/vec4 v0x5610bf750850_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5610bf750780_0, 0, 2;
    %wait E_0x5610bf725e40;
T_10.45 ;
    %load/vec4 v0x5610bf750610_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_10.46, 6;
    %wait E_0x5610bf74f3b0;
    %jmp T_10.45;
T_10.46 ;
    %wait E_0x5610bf725e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %wait E_0x5610bf725e40;
    %end;
S_0x5610bf74f8f0 .scope task, "write_mode_register" "write_mode_register" 4 214, 4 214 0, S_0x5610bf6a74d0;
 .timescale -9 -12;
v0x5610bf74fad0_0 .var "mode_value", 7 0;
TD_vga_framebuffer_integration_tb.write_mode_register ;
    %wait E_0x5610bf725e40;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %pushi/vec4 492, 0, 19;
    %store/vec4 v0x5610bf7506b0_0, 0, 19;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5610bf74fad0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf750850_0, 0, 16;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5610bf750780_0, 0, 2;
    %wait E_0x5610bf725e40;
T_11.47 ;
    %load/vec4 v0x5610bf750610_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_11.48, 6;
    %wait E_0x5610bf74f3b0;
    %jmp T_11.47;
T_11.48 ;
    %wait E_0x5610bf725e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %wait E_0x5610bf725e40;
    %end;
    .scope S_0x5610bf742460;
T_12 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf742ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf7429b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5610bf7428d0_0;
    %assign/vec4 v0x5610bf7429b0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5610bf742460;
T_13 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf742ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf742aa0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5610bf7429b0_0;
    %assign/vec4 v0x5610bf742aa0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5610bf741530;
T_14 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf741bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7419c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5610bf7418d0_0;
    %assign/vec4 v0x5610bf7419c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5610bf741530;
T_15 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf741bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf741a90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5610bf7419c0_0;
    %assign/vec4 v0x5610bf741a90_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5610bf743590;
T_16 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf743bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf743960_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5610bf7438a0_0;
    %assign/vec4 v0x5610bf743960_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5610bf743590;
T_17 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf743bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf743a30_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5610bf743960_0;
    %assign/vec4 v0x5610bf743a30_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5610bf740df0;
T_18 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf741410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7411c0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5610bf741100_0;
    %assign/vec4 v0x5610bf7411c0_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5610bf740df0;
T_19 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf741410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf741260_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5610bf7411c0_0;
    %assign/vec4 v0x5610bf741260_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5610bf7357b0;
T_20 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf735d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf735ac0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5610bf735a00_0;
    %assign/vec4 v0x5610bf735ac0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5610bf7357b0;
T_21 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf735d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf735b90_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5610bf735ac0_0;
    %assign/vec4 v0x5610bf735b90_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5610bf735eb0;
T_22 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf7364c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7361f0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5610bf736130_0;
    %assign/vec4 v0x5610bf7361f0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5610bf735eb0;
T_23 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf7364c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7362c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5610bf7361f0_0;
    %assign/vec4 v0x5610bf7362c0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5610bf742e00;
T_24 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf743470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7431d0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5610bf743110_0;
    %assign/vec4 v0x5610bf7431d0_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5610bf742e00;
T_25 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf743470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf743270_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x5610bf7431d0_0;
    %assign/vec4 v0x5610bf743270_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x5610bf741cf0;
T_26 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf742340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7420c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5610bf742000_0;
    %assign/vec4 v0x5610bf7420c0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5610bf741cf0;
T_27 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf742340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf742190_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5610bf7420c0_0;
    %assign/vec4 v0x5610bf742190_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5610bf737c20;
T_28 ;
    %wait E_0x5610bf737ea0;
    %load/vec4 v0x5610bf738340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7380a0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x5610bf737fe0_0;
    %assign/vec4 v0x5610bf7380a0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x5610bf737c20;
T_29 ;
    %wait E_0x5610bf737ea0;
    %load/vec4 v0x5610bf738340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf738170_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5610bf7380a0_0;
    %assign/vec4 v0x5610bf738170_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5610bf737a20;
T_30 ;
    %wait E_0x5610bf737ea0;
    %load/vec4 v0x5610bf7388b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf738600_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x5610bf738950_0;
    %assign/vec4 v0x5610bf738600_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5610bf736c30;
T_31 ;
    %wait E_0x5610bf736e60;
    %load/vec4 v0x5610bf737300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf737060_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x5610bf736fa0_0;
    %assign/vec4 v0x5610bf737060_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5610bf736c30;
T_32 ;
    %wait E_0x5610bf736e60;
    %load/vec4 v0x5610bf737300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf737130_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5610bf737060_0;
    %assign/vec4 v0x5610bf737130_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5610bf736a30;
T_33 ;
    %wait E_0x5610bf736e60;
    %load/vec4 v0x5610bf737820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7375c0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x5610bf7378c0_0;
    %assign/vec4 v0x5610bf7375c0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5610bf7365e0;
T_34 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf739580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf738cf0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x5610bf738cf0_0;
    %load/vec4 v0x5610bf738de0_0;
    %xor;
    %assign/vec4 v0x5610bf738cf0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x5610bf7365e0;
T_35 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf739580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf739620_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5610bf738b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf739620_0, 0;
T_35.2 ;
    %load/vec4 v0x5610bf738f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf739620_0, 0;
T_35.4 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5610bf7365e0;
T_36 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf739580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x5610bf7396c0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x5610bf738de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0x5610bf738c20_0;
    %assign/vec4 v0x5610bf7396c0_0, 0;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5610bf73e4e0;
T_37 ;
    %wait E_0x5610bf73e760;
    %load/vec4 v0x5610bf73ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73e960_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x5610bf73e8a0_0;
    %assign/vec4 v0x5610bf73e960_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x5610bf73e4e0;
T_38 ;
    %wait E_0x5610bf73e760;
    %load/vec4 v0x5610bf73ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73ea30_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5610bf73e960_0;
    %assign/vec4 v0x5610bf73ea30_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5610bf73e260;
T_39 ;
    %wait E_0x5610bf73e760;
    %load/vec4 v0x5610bf73f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73eec0_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x5610bf73f210_0;
    %assign/vec4 v0x5610bf73eec0_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5610bf73d1f0;
T_40 ;
    %wait E_0x5610bf73d490;
    %load/vec4 v0x5610bf73db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73d8a0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x5610bf73d7e0_0;
    %assign/vec4 v0x5610bf73d8a0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x5610bf73d1f0;
T_41 ;
    %wait E_0x5610bf73d490;
    %load/vec4 v0x5610bf73db40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73d970_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5610bf73d8a0_0;
    %assign/vec4 v0x5610bf73d970_0, 0;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5610bf73cf90;
T_42 ;
    %wait E_0x5610bf73d490;
    %load/vec4 v0x5610bf73e060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73de00_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x5610bf73e100_0;
    %assign/vec4 v0x5610bf73de00_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5610bf73cae0;
T_43 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf73fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73f5b0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x5610bf73f5b0_0;
    %load/vec4 v0x5610bf73f6a0_0;
    %xor;
    %assign/vec4 v0x5610bf73f5b0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x5610bf73cae0;
T_44 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf73fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73fcf0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5610bf73f420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73fcf0_0, 0;
T_44.2 ;
    %load/vec4 v0x5610bf73f850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf73fcf0_0, 0;
T_44.4 ;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5610bf73cae0;
T_45 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf73fc50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5610bf73fd90_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x5610bf73f6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x5610bf73f4e0_0;
    %assign/vec4 v0x5610bf73fd90_0, 0;
T_45.2 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5610bf73b000;
T_46 ;
    %wait E_0x5610bf73b280;
    %load/vec4 v0x5610bf73b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73b480_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x5610bf73b3c0_0;
    %assign/vec4 v0x5610bf73b480_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5610bf73b000;
T_47 ;
    %wait E_0x5610bf73b280;
    %load/vec4 v0x5610bf73b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73b550_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5610bf73b480_0;
    %assign/vec4 v0x5610bf73b550_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5610bf73ad80;
T_48 ;
    %wait E_0x5610bf73b280;
    %load/vec4 v0x5610bf73bc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73b9e0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5610bf73bd30_0;
    %assign/vec4 v0x5610bf73b9e0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5610bf739f20;
T_49 ;
    %wait E_0x5610bf73a1c0;
    %load/vec4 v0x5610bf73a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73a3c0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x5610bf73a300_0;
    %assign/vec4 v0x5610bf73a3c0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x5610bf739f20;
T_50 ;
    %wait E_0x5610bf73a1c0;
    %load/vec4 v0x5610bf73a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73a490_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5610bf73a3c0_0;
    %assign/vec4 v0x5610bf73a490_0, 0;
T_50.1 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5610bf739d10;
T_51 ;
    %wait E_0x5610bf73a1c0;
    %load/vec4 v0x5610bf73ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73a920_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x5610bf73ac20_0;
    %assign/vec4 v0x5610bf73a920_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5610bf7398a0;
T_52 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf73c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73c0d0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x5610bf73c0d0_0;
    %load/vec4 v0x5610bf73c1c0_0;
    %xor;
    %assign/vec4 v0x5610bf73c0d0_0, 0;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_0x5610bf7398a0;
T_53 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf73c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73c860_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5610bf73bf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf73c860_0, 0;
T_53.2 ;
    %load/vec4 v0x5610bf73c370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf73c860_0, 0;
T_53.4 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5610bf7398a0;
T_54 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf73c7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5610bf73c900_0, 0;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0x5610bf73c1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v0x5610bf73c000_0;
    %assign/vec4 v0x5610bf73c900_0, 0;
T_54.2 ;
T_54.1 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5610bf733d70;
T_55 ;
    %wait E_0x5610bf733f80;
    %load/vec4 v0x5610bf734420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf734180_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x5610bf7340c0_0;
    %assign/vec4 v0x5610bf734180_0, 0;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5610bf733d70;
T_56 ;
    %wait E_0x5610bf733f80;
    %load/vec4 v0x5610bf734420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf734250_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5610bf734180_0;
    %assign/vec4 v0x5610bf734250_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5610bf733b70;
T_57 ;
    %wait E_0x5610bf733f80;
    %load/vec4 v0x5610bf734990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7346e0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x5610bf734a30_0;
    %assign/vec4 v0x5610bf7346e0_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5610bf732d80;
T_58 ;
    %wait E_0x5610bf732fb0;
    %load/vec4 v0x5610bf733450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7331b0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x5610bf7330f0_0;
    %assign/vec4 v0x5610bf7331b0_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x5610bf732d80;
T_59 ;
    %wait E_0x5610bf732fb0;
    %load/vec4 v0x5610bf733450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf733280_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5610bf7331b0_0;
    %assign/vec4 v0x5610bf733280_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5610bf732b70;
T_60 ;
    %wait E_0x5610bf732fb0;
    %load/vec4 v0x5610bf733970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf733710_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x5610bf733a10_0;
    %assign/vec4 v0x5610bf733710_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5610bf7326b0;
T_61 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf735490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf734dd0_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x5610bf734dd0_0;
    %load/vec4 v0x5610bf734ec0_0;
    %xor;
    %assign/vec4 v0x5610bf734dd0_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x5610bf7326b0;
T_62 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf735490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf735530_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5610bf734c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf735530_0, 0;
T_62.2 ;
    %load/vec4 v0x5610bf735070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf735530_0, 0;
T_62.4 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5610bf7326b0;
T_63 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf735490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5610bf7355d0_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x5610bf734ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.2, 8;
    %load/vec4 v0x5610bf734d00_0;
    %assign/vec4 v0x5610bf7355d0_0, 0;
T_63.2 ;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5610bf73ff70;
T_64 ;
    %pushi/vec4 0, 0, 18;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 42, 0, 18;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 2560, 0, 18;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 2602, 0, 18;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 163840, 0, 18;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 163882, 0, 18;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 166400, 0, 18;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 174634, 0, 18;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 87381, 0, 18;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 87423, 0, 18;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 89941, 0, 18;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 89983, 0, 18;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 259413, 0, 18;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 259455, 0, 18;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 261973, 0, 18;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 262015, 0, 18;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x5610bf740700_0, 0, 32;
T_64.0 ;
    %load/vec4 v0x5610bf740700_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_64.1, 5;
    %load/vec4 v0x5610bf740700_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %load/vec4 v0x5610bf740700_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf740700_0;
    %pushi/vec4 4, 0, 32;
    %div/s;
    %pad/s 6;
    %concat/vec4; draw_concat_vec4
    %ix/getv/s 4, v0x5610bf740700_0;
    %store/vec4a v0x5610bf7407e0, 4, 0;
    %load/vec4 v0x5610bf740700_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf740700_0, 0, 32;
    %jmp T_64.0;
T_64.1 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5610bf7408a0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v0x5610bf740a10_0, 0, 18;
    %end;
    .thread T_64;
    .scope S_0x5610bf73ff70;
T_65 ;
    %wait E_0x5610bf725e40;
    %load/vec4 v0x5610bf740ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x5610bf740530_0;
    %load/vec4 v0x5610bf740200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5610bf7407e0, 0, 4;
    %load/vec4 v0x5610bf740530_0;
    %assign/vec4 v0x5610bf7408a0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5610bf740200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5610bf7407e0, 4;
    %assign/vec4 v0x5610bf7408a0_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5610bf73ff70;
T_66 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf740b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5610bf740620_0;
    %load/vec4 v0x5610bf740300_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5610bf7407e0, 0, 4;
    %load/vec4 v0x5610bf740620_0;
    %assign/vec4 v0x5610bf740a10_0, 0;
    %jmp T_66.1;
T_66.0 ;
    %load/vec4 v0x5610bf740300_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x5610bf7407e0, 4;
    %assign/vec4 v0x5610bf740a10_0, 0;
T_66.1 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5610bf731f10;
T_67 ;
Ewait_0 .event/or E_0x5610bf732600, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %load/vec4 v0x5610bf74c720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x5610bf74b750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x5610bf74b5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %load/vec4 v0x5610bf74bb80_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.8, 8;
    %load/vec4 v0x5610bf74a660_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.8;
    %jmp/0xz  T_67.6, 8;
    %load/vec4 v0x5610bf748ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.9, 8;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.10;
T_67.9 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
T_67.10 ;
T_67.6 ;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x5610bf74ab80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.11, 8;
    %load/vec4 v0x5610bf74bb80_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.15, 8;
    %load/vec4 v0x5610bf74a660_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.15;
    %jmp/0xz  T_67.13, 8;
    %load/vec4 v0x5610bf748ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.16, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.17;
T_67.16 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
T_67.17 ;
T_67.13 ;
    %jmp T_67.12;
T_67.11 ;
    %load/vec4 v0x5610bf74aac0_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.20, 8;
    %load/vec4 v0x5610bf74b450_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.20;
    %jmp/0xz  T_67.18, 8;
    %load/vec4 v0x5610bf74bb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.21, 8;
    %load/vec4 v0x5610bf748ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.23, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.24;
T_67.23 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
T_67.24 ;
    %jmp T_67.22;
T_67.21 ;
    %load/vec4 v0x5610bf74a660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.25, 8;
    %load/vec4 v0x5610bf74b510_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.30, 8;
    %load/vec4 v0x5610bf749030_0;
    %cmpi/u 41, 0, 8;
    %flag_or 5, 4;
    %flag_or 8, 5;
T_67.30;
    %jmp/1 T_67.29, 8;
    %load/vec4 v0x5610bf74a7c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.29;
    %jmp/0xz  T_67.27, 8;
    %load/vec4 v0x5610bf748ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.31, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.32;
T_67.31 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
T_67.32 ;
    %jmp T_67.28;
T_67.27 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
T_67.28 ;
    %jmp T_67.26;
T_67.25 ;
    %load/vec4 v0x5610bf74b510_0;
    %flag_set/vec4 8;
    %jmp/1 T_67.35, 8;
    %load/vec4 v0x5610bf74a7c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_67.35;
    %jmp/0xz  T_67.33, 8;
    %load/vec4 v0x5610bf748ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.36, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.37;
T_67.36 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
T_67.37 ;
    %jmp T_67.34;
T_67.33 ;
    %load/vec4 v0x5610bf748ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.38, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
    %jmp T_67.39;
T_67.38 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x5610bf74ce00_0, 0, 8;
T_67.39 ;
T_67.34 ;
T_67.26 ;
T_67.22 ;
T_67.18 ;
T_67.12 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x5610bf731f10;
T_68 ;
    %wait E_0x5610bf725e40;
    %load/vec4 v0x5610bf74bda0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_68.0, 8;
    %load/vec4 v0x5610bf74d9f0_0;
    %and;
T_68.0;
    %assign/vec4 v0x5610bf74d820_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5610bf731f10;
T_69 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf74ba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v0x5610bf74d380_0;
    %assign/vec4 v0x5610bf7495f0_0, 0;
T_69.0 ;
    %load/vec4 v0x5610bf74b9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x5610bf74d520_0;
    %assign/vec4 v0x5610bf749810_0, 0;
T_69.2 ;
    %load/vec4 v0x5610bf74b8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.4, 8;
    %load/vec4 v0x5610bf74d450_0;
    %assign/vec4 v0x5610bf749700_0, 0;
T_69.4 ;
    %load/vec4 v0x5610bf74b810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.6, 8;
    %load/vec4 v0x5610bf74d210_0;
    %assign/vec4 v0x5610bf748cb0_0, 0;
T_69.6 ;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5610bf731f10;
T_70 ;
    %wait E_0x5610bf725e40;
    %load/vec4 v0x5610bf749510_0;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x5610bf74c9e0_0, 0;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5610bf731f10;
T_71 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf74bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf749c80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf749ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf749d60_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf749ba0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x5610bf7499e0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x5610bf74c280_0;
    %load/vec4 v0x5610bf749920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5610bf749c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf749d60_0, 0;
T_71.2 ;
    %load/vec4 v0x5610bf74c1c0_0;
    %load/vec4 v0x5610bf749920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.4, 8;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5610bf749ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf749ba0_0, 0;
T_71.4 ;
    %load/vec4 v0x5610bf74c100_0;
    %load/vec4 v0x5610bf74a400_0;
    %and;
    %load/vec4 v0x5610bf749920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.6, 8;
    %load/vec4 v0x5610bf749d60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.8, 4;
    %load/vec4 v0x5610bf749c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5610bf749c80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf749d60_0, 0;
    %jmp T_71.9;
T_71.8 ;
    %load/vec4 v0x5610bf7499e0_0;
    %parti/s 6, 0, 2;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 6, 8, 5;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5610bf7499e0_0, 0;
    %load/vec4 v0x5610bf749d60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5610bf749d60_0, 0;
T_71.9 ;
T_71.6 ;
    %load/vec4 v0x5610bf74c100_0;
    %load/vec4 v0x5610bf74a400_0;
    %inv;
    %and;
    %load/vec4 v0x5610bf749920_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.10, 8;
    %load/vec4 v0x5610bf749ba0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_71.12, 4;
    %load/vec4 v0x5610bf749ac0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5610bf749ac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf749ba0_0, 0;
    %jmp T_71.13;
T_71.12 ;
    %load/vec4 v0x5610bf749ba0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5610bf749ba0_0, 0;
T_71.13 ;
T_71.10 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5610bf731f10;
T_72 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf74bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 79, 0, 8;
    %assign/vec4 v0x5610bf749030_0, 0;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0x5610bf7492d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf7491f0_0, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0x5610bf749110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf749510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5610bf74cbc0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5610bf74cb20_0, 0;
    %pushi/vec4 0, 0, 15;
    %assign/vec4 v0x5610bf74ca80_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x5610bf74a400_0;
    %load/vec4 v0x5610bf74c580_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x5610bf74a920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_72.6, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_72.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_72.8, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_72.9, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_72.10, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_72.11, 6;
    %jmp T_72.13;
T_72.4 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5610bf749030_0, 0;
    %jmp T_72.13;
T_72.5 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5610bf7491f0_0, 0;
    %jmp T_72.13;
T_72.6 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 5, 8, 5;
    %assign/vec4 v0x5610bf749110_0, 0;
    %jmp T_72.13;
T_72.7 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 2, 12, 5;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 3, 8, 5;
    %concat/vec4; draw_concat_vec4
    %split/vec4 3;
    %assign/vec4 v0x5610bf74cbc0_0, 0;
    %assign/vec4 v0x5610bf749510_0, 0;
    %jmp T_72.13;
T_72.8 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 3, 8, 5;
    %assign/vec4 v0x5610bf74cb20_0, 0;
    %jmp T_72.13;
T_72.9 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 7, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5610bf74ca80_0, 4, 5;
    %jmp T_72.13;
T_72.10 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5610bf74ca80_0, 4, 5;
    %jmp T_72.13;
T_72.11 ;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x5610bf7492d0_0, 0;
    %jmp T_72.13;
T_72.13 ;
    %pop/vec4 1;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5610bf731f10;
T_73 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf74bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf74ced0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf74c940_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5610bf74c880_0, 0;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x5610bf74a400_0;
    %load/vec4 v0x5610bf74c040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 6, 8, 5;
    %split/vec4 4;
    %assign/vec4 v0x5610bf74c880_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5610bf74c940_0, 0;
    %assign/vec4 v0x5610bf74ced0_0, 0;
T_73.2 ;
T_73.1 ;
    %jmp T_73;
    .thread T_73;
    .scope S_0x5610bf731f10;
T_74 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf74bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf74a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf74a660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf748ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf74a5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf74bb80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf748d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf74cd30_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x5610bf74c400_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.4, 9;
    %load/vec4 v0x5610bf74a400_0;
    %and;
T_74.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5610bf74a7c0_0, 0;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x5610bf74a660_0, 0;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x5610bf748ed0_0, 0;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x5610bf74a5a0_0, 0;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x5610bf74bb80_0, 0;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x5610bf748d70_0, 0;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 1, 4, 4;
    %or;
    %assign/vec4 v0x5610bf74cd30_0, 0;
T_74.2 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5610bf731f10;
T_75 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf74bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x5610bf748bd0_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x5610bf74c340_0;
    %load/vec4 v0x5610bf74a400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0x5610bf748bd0_0, 0;
T_75.2 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5610bf731f10;
T_76 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf74bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf74c7c0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x5610bf74bf80_0;
    %load/vec4 v0x5610bf74a400_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x5610bf74a240_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x5610bf74c7c0_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x5610bf731f10;
T_77 ;
Ewait_1 .event/or E_0x5610bf732560, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x5610bf74a920_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_77.0, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_77.1, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_77.4, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_77.5, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.0 ;
    %load/vec4 v0x5610bf749030_0;
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.1 ;
    %load/vec4 v0x5610bf7491f0_0;
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.2 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5610bf749110_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.3 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf749510_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5610bf74cbc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.4 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5610bf74cb20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.5 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5610bf74ca80_0;
    %parti/s 7, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.6 ;
    %load/vec4 v0x5610bf74ca80_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.7 ;
    %load/vec4 v0x5610bf7492d0_0;
    %store/vec4 v0x5610bf74a9e0_0, 0, 8;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x5610bf731f10;
T_78 ;
Ewait_2 .event/or E_0x5610bf732450, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5610bf74a4c0_0, 0, 16;
    %load/vec4 v0x5610bf74a400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %load/vec4 v0x5610bf74c340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf748bd0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
T_78.2 ;
    %load/vec4 v0x5610bf74c400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.4, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf748d70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf74bb80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf74a5a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf748ed0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf74a660_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf74a7c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
T_78.4 ;
    %load/vec4 v0x5610bf74c4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.6, 8;
    %load/vec4 v0x5610bf74c640_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
T_78.6 ;
    %load/vec4 v0x5610bf74c580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.8, 8;
    %load/vec4 v0x5610bf74a9e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
T_78.8 ;
    %load/vec4 v0x5610bf74c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.10, 8;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf74ced0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf74c940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf74c880_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
T_78.10 ;
    %load/vec4 v0x5610bf74bf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.12, 8;
    %load/vec4 v0x5610bf74c7c0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
T_78.12 ;
    %load/vec4 v0x5610bf74c100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.14, 8;
    %load/vec4 v0x5610bf749ba0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_78.16, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf74cc60_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
    %jmp T_78.17;
T_78.16 ;
    %load/vec4 v0x5610bf749ba0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_78.18, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf74cc60_0;
    %parti/s 6, 6, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
    %jmp T_78.19;
T_78.18 ;
    %load/vec4 v0x5610bf749ba0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_78.20, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf74cc60_0;
    %parti/s 6, 12, 5;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5610bf74a4c0_0, 4, 8;
T_78.20 ;
T_78.19 ;
T_78.17 ;
T_78.14 ;
T_78.0 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x5610bf731f10;
T_79 ;
    %wait E_0x5610bf725e40;
    %load/vec4 v0x5610bf74a4c0_0;
    %assign/vec4 v0x5610bf74a320_0, 0;
    %jmp T_79;
    .thread T_79;
    .scope S_0x5610bf731f10;
T_80 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf74bee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf749fc0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5610bf749f00_0;
    %assign/vec4 v0x5610bf749fc0_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5610bf731f10;
T_81 ;
    %wait E_0x5610bf725e40;
    %load/vec4 v0x5610bf749e40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_81.0, 8;
    %load/vec4 v0x5610bf7493b0_0;
    %and;
T_81.0;
    %assign/vec4 v0x5610bf749f00_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x5610bf72b920;
T_82 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf72ea70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5610bf72e690_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5610bf72ed90_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v0x5610bf72e690_0;
    %load/vec4 v0x5610bf72e990_0;
    %parti/u 11, 95, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5610bf72e690_0, 0;
    %load/vec4 v0x5610bf72ed90_0;
    %load/vec4 v0x5610bf72e990_0;
    %parti/u 11, 84, 32;
    %subi 1, 0, 11;
    %cmp/e;
    %jmp/0xz  T_82.4, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x5610bf72ed90_0, 0;
    %jmp T_82.5;
T_82.4 ;
    %load/vec4 v0x5610bf72ed90_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5610bf72ed90_0, 0;
T_82.5 ;
    %jmp T_82.3;
T_82.2 ;
    %load/vec4 v0x5610bf72e690_0;
    %addi 1, 0, 11;
    %assign/vec4 v0x5610bf72e690_0, 0;
T_82.3 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5610bf725b90;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf7263f0_0, 0, 32;
T_83.0 ;
    %load/vec4 v0x5610bf7263f0_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_83.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x5610bf7263f0_0;
    %store/vec4a v0x5610bf7264d0, 4, 0;
    %load/vec4 v0x5610bf7263f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf7263f0_0, 0, 32;
    %jmp T_83.0;
T_83.1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5610bf726590_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5610bf726700_0, 0, 16;
    %end;
    .thread T_83;
    .scope S_0x5610bf725b90;
T_84 ;
    %wait E_0x5610bf725e40;
    %load/vec4 v0x5610bf7267e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v0x5610bf726250_0;
    %load/vec4 v0x5610bf725ea0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5610bf7264d0, 0, 4;
    %load/vec4 v0x5610bf726250_0;
    %assign/vec4 v0x5610bf726590_0, 0;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v0x5610bf725ea0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5610bf7264d0, 4;
    %assign/vec4 v0x5610bf726590_0, 0;
T_84.1 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x5610bf725b90;
T_85 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf7268a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_85.0, 8;
    %load/vec4 v0x5610bf726310_0;
    %load/vec4 v0x5610bf725fa0_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5610bf7264d0, 0, 4;
    %load/vec4 v0x5610bf726310_0;
    %assign/vec4 v0x5610bf726700_0, 0;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v0x5610bf725fa0_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v0x5610bf7264d0, 4;
    %assign/vec4 v0x5610bf726700_0, 0;
T_85.1 ;
    %jmp T_85;
    .thread T_85;
    .scope S_0x5610bf5daf20;
T_86 ;
    %wait E_0x5610bf5179f0;
    %load/vec4 v0x5610bf4d4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf517c10_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x5610bf517b50_0;
    %assign/vec4 v0x5610bf517c10_0, 0;
T_86.1 ;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5610bf5daf20;
T_87 ;
    %wait E_0x5610bf5179f0;
    %load/vec4 v0x5610bf4d4500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf517ce0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v0x5610bf517c10_0;
    %assign/vec4 v0x5610bf517ce0_0, 0;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x5610bf5dad20;
T_88 ;
    %wait E_0x5610bf5179f0;
    %load/vec4 v0x5610bf724d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf4d47a0_0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/vec4 v0x5610bf724dd0_0;
    %assign/vec4 v0x5610bf4d47a0_0, 0;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5610bf590090;
T_89 ;
    %wait E_0x5610bf590290;
    %load/vec4 v0x5610bf550d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf550a60_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x5610bf590400_0;
    %assign/vec4 v0x5610bf550a60_0, 0;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5610bf590090;
T_90 ;
    %wait E_0x5610bf590290;
    %load/vec4 v0x5610bf550d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_90.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf550b30_0, 0;
    %jmp T_90.1;
T_90.0 ;
    %load/vec4 v0x5610bf550a60_0;
    %assign/vec4 v0x5610bf550b30_0, 0;
T_90.1 ;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5610bf5c90b0;
T_91 ;
    %wait E_0x5610bf590290;
    %load/vec4 v0x5610bf53dcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf53dac0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v0x5610bf53dd90_0;
    %assign/vec4 v0x5610bf53dac0_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_0x5610bf50ee20;
T_92 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf725800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf725140_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5610bf725140_0;
    %load/vec4 v0x5610bf725230_0;
    %xor;
    %assign/vec4 v0x5610bf725140_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5610bf50ee20;
T_93 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf725800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7258a0_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v0x5610bf724fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf7258a0_0, 0;
T_93.2 ;
    %load/vec4 v0x5610bf7253e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf7258a0_0, 0;
T_93.4 ;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0x5610bf50ee20;
T_94 ;
    %wait E_0x5610bf5c8ee0;
    %load/vec4 v0x5610bf725800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 4095, 0, 12;
    %assign/vec4 v0x5610bf725960_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v0x5610bf725230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v0x5610bf725070_0;
    %assign/vec4 v0x5610bf725960_0, 0;
T_94.2 ;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0x5610bf5117d0;
T_95 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf727f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5610bf7287c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5610bf7286e0_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x5610bf728640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.2, 8;
    %load/vec4 v0x5610bf728350_0;
    %assign/vec4 v0x5610bf7287c0_0, 0;
    %load/vec4 v0x5610bf7281a0_0;
    %assign/vec4 v0x5610bf7286e0_0, 0;
T_95.2 ;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0x5610bf5117d0;
T_96 ;
Ewait_3 .event/or E_0x5610bf50eda0, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x5610bf727ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_96.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_96.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_96.2, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5610bf727a60_0, 0, 16;
    %jmp T_96.4;
T_96.0 ;
    %pushi/vec4 0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5610bf7280c0_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 16, 0, 11;
    %div;
    %muli 80, 0, 11;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5610bf727650_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 11;
    %add;
    %concat/vec4; draw_concat_vec4
    %pad/u 16;
    %store/vec4 v0x5610bf727a60_0, 0, 16;
    %jmp T_96.4;
T_96.1 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5610bf727be0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %pad/u 17;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf727be0_0;
    %parti/s 11, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 40, 0, 17;
    %add;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5610bf727650_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %add;
    %pad/u 16;
    %store/vec4 v0x5610bf727a60_0, 0, 16;
    %jmp T_96.4;
T_96.2 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x5610bf7280c0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %muli 160, 0, 16;
    %load/vec4 v0x5610bf727650_0;
    %pad/u 16;
    %add;
    %store/vec4 v0x5610bf727a60_0, 0, 16;
    %jmp T_96.4;
T_96.4 ;
    %pop/vec4 1;
    %jmp T_96;
    .thread T_96, $push;
    .scope S_0x5610bf5117d0;
T_97 ;
Ewait_4 .event/or E_0x5610bf50ed00, E_0x0;
    %wait Ewait_4;
    %load/vec4 v0x5610bf7286e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %jmp T_97.4;
T_97.0 ;
    %pushi/vec4 80, 0, 8;
    %store/vec4 v0x5610bf728b80_0, 0, 8;
    %jmp T_97.4;
T_97.1 ;
    %pushi/vec4 40, 0, 8;
    %store/vec4 v0x5610bf728b80_0, 0, 8;
    %jmp T_97.4;
T_97.2 ;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x5610bf728b80_0, 0, 8;
    %jmp T_97.4;
T_97.4 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0x5610bf5117d0;
T_98 ;
Ewait_5 .event/or E_0x5610bf50ec90, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf727730_0, 0, 1;
    %load/vec4 v0x5610bf727570_0;
    %pad/u 32;
    %cmpi/e 639, 0, 32;
    %jmp/0xz  T_98.0, 4;
    %load/vec4 v0x5610bf727ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_98.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_98.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_98.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf727730_0, 0, 1;
    %jmp T_98.6;
T_98.2 ;
    %load/vec4 v0x5610bf728020_0;
    %parti/s 4, 0, 2;
    %and/r;
    %store/vec4 v0x5610bf727730_0, 0, 1;
    %jmp T_98.6;
T_98.3 ;
    %load/vec4 v0x5610bf728020_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5610bf727730_0, 0, 1;
    %jmp T_98.6;
T_98.4 ;
    %load/vec4 v0x5610bf728020_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5610bf727730_0, 0, 1;
    %jmp T_98.6;
T_98.6 ;
    %pop/vec4 1;
T_98.0 ;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0x5610bf5117d0;
T_99 ;
    %wait E_0x5610bf5aa470;
    %load/vec4 v0x5610bf727f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf728aa0_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v0x5610bf7278b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %load/vec4 v0x5610bf728aa0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5610bf728aa0_0, 0;
T_99.2 ;
    %load/vec4 v0x5610bf728640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5610bf728aa0_0, 0;
T_99.4 ;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5610bf5117d0;
T_100 ;
Ewait_6 .event/or E_0x5610bf724370, E_0x0;
    %wait Ewait_6;
    %load/vec4 v0x5610bf727ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_100.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_100.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_100.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf728a00_0, 0, 1;
    %jmp T_100.4;
T_100.0 ;
    %load/vec4 v0x5610bf728020_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5610bf728a00_0, 0, 1;
    %jmp T_100.4;
T_100.1 ;
    %load/vec4 v0x5610bf728020_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5610bf728a00_0, 0, 1;
    %jmp T_100.4;
T_100.2 ;
    %load/vec4 v0x5610bf728020_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5610bf728a00_0, 0, 1;
    %jmp T_100.4;
T_100.4 ;
    %pop/vec4 1;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_0x5610bf5117d0;
T_101 ;
Ewait_7 .event/or E_0x5610bf724330, E_0x0;
    %wait Ewait_7;
    %load/vec4 v0x5610bf7286e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_101.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_101.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_101.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf7285a0_0, 0, 1;
    %jmp T_101.4;
T_101.0 ;
    %load/vec4 v0x5610bf7287c0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x5610bf7285a0_0, 0, 1;
    %jmp T_101.4;
T_101.1 ;
    %load/vec4 v0x5610bf7287c0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5610bf7285a0_0, 0, 1;
    %jmp T_101.4;
T_101.2 ;
    %load/vec4 v0x5610bf7287c0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5610bf7285a0_0, 0, 1;
    %jmp T_101.4;
T_101.4 ;
    %pop/vec4 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0x5610bf5117d0;
T_102 ;
Ewait_8 .event/or E_0x5610bf4f8840, E_0x0;
    %wait Ewait_8;
    %load/vec4 v0x5610bf727ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_102.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_102.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_102.2, 6;
    %pushi/vec4 0, 0, 9;
    %store/vec4 v0x5610bf7288a0_0, 0, 9;
    %jmp T_102.4;
T_102.0 ;
    %load/vec4 v0x5610bf728a00_0;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x5610bf727570_0;
    %parti/s 7, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf7288a0_0, 0, 9;
    %jmp T_102.4;
T_102.1 ;
    %load/vec4 v0x5610bf728a00_0;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x5610bf727570_0;
    %parti/s 6, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf7288a0_0, 0, 9;
    %jmp T_102.4;
T_102.2 ;
    %load/vec4 v0x5610bf728a00_0;
    %load/vec4 v0x5610bf727570_0;
    %parti/s 8, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf7288a0_0, 0, 9;
    %jmp T_102.4;
T_102.4 ;
    %pop/vec4 1;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_0x5610bf69ddf0;
T_103 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf72aa80_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x5610bf72af40_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_0x5610bf69ddf0;
T_104 ;
Ewait_9 .event/or E_0x5610bf4d4c20, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0x5610bf72b3e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0x5610bf72af40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_104.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_104.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_104.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_104.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_104.7, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_104.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_104.9, 6;
    %jmp T_104.10;
T_104.2 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.3 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.4 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.5 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.6 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.7 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.8 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.9 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 2, 14, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
    %jmp T_104.10;
T_104.10 ;
    %pop/vec4 1;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x5610bf72af40_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_104.11, 8;
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_104.12, 8;
T_104.11 ; End of true expr.
    %load/vec4 v0x5610bf72b4b0_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_104.12, 8;
 ; End of false expr.
    %blend;
T_104.12;
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
T_104.1 ;
    %load/vec4 v0x5610bf72ae80_0;
    %flag_set/vec4 8;
    %jmp/1 T_104.15, 8;
    %load/vec4 v0x5610bf72b5a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_104.15;
    %jmp/0xz  T_104.13, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5610bf72ab60_0, 0, 8;
T_104.13 ;
    %jmp T_104;
    .thread T_104, $push;
    .scope S_0x5610bf69ddf0;
T_105 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf72adc0_0;
    %inv;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_105.3, 11;
    %load/vec4 v0x5610bf72a1f0_0;
    %and;
T_105.3;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_105.2, 10;
    %load/vec4 v0x5610bf72b320_0;
    %parti/s 11, 0, 2;
    %load/vec4 v0x5610bf72a290_0;
    %parti/s 11, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_105.2;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_105.1, 9;
    %load/vec4 v0x5610bf72a450_0;
    %load/vec4 v0x5610bf72a9c0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_105.0, 8;
    %load/vec4 v0x5610bf72a9c0_0;
    %load/vec4 v0x5610bf72a370_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_105.0;
    %assign/vec4 v0x5610bf72b020_0, 0;
    %jmp T_105;
    .thread T_105;
    .scope S_0x5610bf69ddf0;
T_106 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf72adc0_0;
    %inv;
    %assign/vec4 v0x5610bf72b5a0_0, 0;
    %jmp T_106;
    .thread T_106;
    .scope S_0x5610bf6b07a0;
T_107 ;
    %vpi_call/w 6 46 "$readmemb", "font.bin", v0x5610bf6b5000 {0 0 0};
    %end;
    .thread T_107;
    .scope S_0x5610bf6b07a0;
T_108 ;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 10, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 1365, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 1375, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf5b8400, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 160, 0, 12;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 2560, 0, 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 2640, 0, 12;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 1525, 0, 12;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 3925, 0, 12;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 4085, 0, 12;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 170, 0, 12;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 2570, 0, 12;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 2730, 0, 12;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 0, 0, 12;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 1535, 0, 12;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 3935, 0, 12;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %pushi/vec4 4095, 0, 12;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5610bf6b59e0, 4, 0;
    %end;
    .thread T_108;
    .scope S_0x5610bf6b07a0;
T_109 ;
Ewait_10 .event/or E_0x5610bf50d850, E_0x0;
    %wait Ewait_10;
    %load/vec4 v0x5610bf5b86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %load/vec4 v0x5610bf6e0200_0;
    %load/vec4 v0x5610bf6e2180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf6e20a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5610bf596a20_0, 0, 12;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v0x5610bf6fb8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.2, 8;
    %load/vec4 v0x5610bf6960d0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5610bf5b8400, 4;
    %store/vec4 v0x5610bf596a20_0, 0, 12;
    %jmp T_109.3;
T_109.2 ;
    %load/vec4 v0x5610bf596be0_0;
    %load/vec4 v0x5610bf6dce80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5610bf6fb8c0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5610bf6b59e0, 4;
    %store/vec4 v0x5610bf596a20_0, 0, 12;
T_109.3 ;
T_109.1 ;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_0x5610bf6b07a0;
T_110 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf6a7e30_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5610bf5b8400, 4;
    %assign/vec4 v0x5610bf6a7f10_0, 0;
    %load/vec4 v0x5610bf697430_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x5610bf5b8400, 4;
    %assign/vec4 v0x5610bf6961b0_0, 0;
    %load/vec4 v0x5610bf596a20_0;
    %assign/vec4 v0x5610bf596b00_0, 0;
    %jmp T_110;
    .thread T_110;
    .scope S_0x5610bf6b07a0;
T_111 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf6b4f20_0;
    %pad/u 16;
    %ix/vec4 4;
    %load/vec4a v0x5610bf6b5000, 4;
    %assign/vec4 v0x5610bf6e02e0_0, 0;
    %jmp T_111;
    .thread T_111;
    .scope S_0x5610bf6b45c0;
T_112 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf731010_0, 0, 32;
    %end;
    .thread T_112, $init;
    .scope S_0x5610bf6b45c0;
T_113 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf730b30_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_113.1, 9;
    %load/vec4 v0x5610bf72f150_0;
    %nor/r;
    %and;
T_113.1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_113.0, 8;
    %load/vec4 v0x5610bf72f240_0;
    %nor/r;
    %and;
T_113.0;
    %assign/vec4 v0x5610bf72f070_0, 0;
    %jmp T_113;
    .thread T_113;
    .scope S_0x5610bf6b45c0;
T_114 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf72fb70_0;
    %parti/s 3, 0, 2;
    %assign/vec4 v0x5610bf730470_0, 0;
    %load/vec4 v0x5610bf731300_0;
    %parti/s 3, 1, 2;
    %assign/vec4 v0x5610bf730530_0, 0;
    %jmp T_114;
    .thread T_114;
    .scope S_0x5610bf6b45c0;
T_115 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf731a00_0;
    %load/vec4 v0x5610bf731ad0_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5610bf731ad0_0, 0;
    %load/vec4 v0x5610bf7309d0_0;
    %load/vec4 v0x5610bf730a70_0;
    %parti/s 2, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5610bf730a70_0, 0;
    %jmp T_115;
    .thread T_115;
    .scope S_0x5610bf6b45c0;
T_116 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf731010_0;
    %cmpi/u 4294967295, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.0, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf72fa30_0, 0;
    %load/vec4 v0x5610bf731010_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5610bf731010_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v0x5610bf731010_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_116.2, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf72fa30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5610bf731010_0, 0;
    %jmp T_116.3;
T_116.2 ;
    %load/vec4 v0x5610bf731010_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5610bf731010_0, 0;
T_116.3 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_0x5610bf6a74d0;
T_117 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf751650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf751570_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf751490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf750dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf751e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf750ff0_0, 0, 32;
    %end;
    .thread T_117, $init;
    .scope S_0x5610bf6a74d0;
T_118 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf7513f0_0, 0, 1;
T_118.0 ;
    %delay 10000, 0;
    %load/vec4 v0x5610bf7513f0_0;
    %inv;
    %store/vec4 v0x5610bf7513f0_0, 0, 1;
    %jmp T_118.0;
    %end;
    .thread T_118;
    .scope S_0x5610bf6a74d0;
T_119 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf751890_0, 0, 1;
T_119.0 ;
    %delay 20000, 0;
    %load/vec4 v0x5610bf751890_0;
    %inv;
    %store/vec4 v0x5610bf751890_0, 0, 1;
    %jmp T_119.0;
    %end;
    .thread T_119;
    .scope S_0x5610bf6a74d0;
T_120 ;
    %wait E_0x5610bf725e40;
    %load/vec4 v0x5610bf750ac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_120.2, 9;
    %load/vec4 v0x5610bf750b60_0;
    %nor/r;
    %and;
T_120.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_120.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5610bf750b60_0, 0;
    %load/vec4 v0x5610bf750c00_0;
    %parti/s 15, 1, 2;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v0x5610bf750e90, 4;
    %assign/vec4 v0x5610bf750ca0_0, 0;
    %jmp T_120.1;
T_120.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5610bf750b60_0, 0;
T_120.1 ;
    %jmp T_120;
    .thread T_120;
    .scope S_0x5610bf6a74d0;
T_121 ;
    %wait E_0x5610bf50dc40;
    %load/vec4 v0x5610bf751d60_0;
    %assign/vec4 v0x5610bf751ee0_0, 0;
    %load/vec4 v0x5610bf751ee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_121.2, 9;
    %load/vec4 v0x5610bf751d60_0;
    %nor/r;
    %and;
T_121.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_121.0, 8;
    %load/vec4 v0x5610bf751e00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5610bf751e00_0, 0;
T_121.0 ;
    %jmp T_121;
    .thread T_121;
    .scope S_0x5610bf6a74d0;
T_122 ;
    %vpi_call/w 4 386 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 387 "$display", "VGA + FrameBuffer Integration Test Suite" {0 0 0};
    %vpi_call/w 4 388 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 389 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5610bf751350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf750570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf7509f0_0, 0, 1;
    %pushi/vec4 0, 0, 19;
    %store/vec4 v0x5610bf7506b0_0, 0, 19;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5610bf750850_0, 0, 16;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5610bf750780_0, 0, 2;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf751e00_0, 0, 32;
    %fork t_1, S_0x5610bf6b53c0;
    %jmp t_0;
    .scope S_0x5610bf6b53c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5610bf718d60_0, 0, 32;
T_122.0 ;
    %load/vec4 v0x5610bf718d60_0;
    %cmpi/s 32768, 0, 32;
    %jmp/0xz T_122.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v0x5610bf718d60_0;
    %store/vec4a v0x5610bf750e90, 4, 0;
    %load/vec4 v0x5610bf718d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5610bf718d60_0, 0, 32;
    %jmp T_122.0;
T_122.1 ;
    %end;
    .scope S_0x5610bf6a74d0;
t_0 %join;
    %delay 100000, 0;
    %wait E_0x5610bf725e40;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5610bf751350_0, 0, 1;
    %delay 100000, 0;
    %fork TD_vga_framebuffer_integration_tb.test_mode_03h, S_0x5610bf74e830;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_13h, S_0x5610bf74ebf0;
    %join;
    %fork TD_vga_framebuffer_integration_tb.test_mode_12h, S_0x5610bf74ea10;
    %join;
    %vpi_call/w 4 418 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 419 "$display", "Integration Test Summary" {0 0 0};
    %vpi_call/w 4 420 "$display", "===========================================" {0 0 0};
    %vpi_call/w 4 421 "$display", "Tests Run:    %0d", v0x5610bf751650_0 {0 0 0};
    %vpi_call/w 4 422 "$display", "Tests Passed: %0d", v0x5610bf751570_0 {0 0 0};
    %vpi_call/w 4 423 "$display", "Tests Failed: %0d", v0x5610bf751490_0 {0 0 0};
    %vpi_call/w 4 424 "$display", "===========================================" {0 0 0};
    %load/vec4 v0x5610bf751490_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_122.2, 4;
    %vpi_call/w 4 427 "$display", "\342\234\223 ALL INTEGRATION TESTS PASSED" {0 0 0};
    %jmp T_122.3;
T_122.2 ;
    %vpi_call/w 4 429 "$display", "\342\234\227 SOME INTEGRATION TESTS FAILED" {0 0 0};
T_122.3 ;
    %vpi_call/w 4 432 "$display", "\000" {0 0 0};
    %vpi_call/w 4 433 "$finish" {0 0 0};
    %end;
    .thread T_122;
    .scope S_0x5610bf6a74d0;
T_123 ;
    %delay 1215752192, 23;
    %vpi_call/w 4 439 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 4 440 "$finish" {0 0 0};
    %end;
    .thread T_123;
    .scope S_0x5610bf6a74d0;
T_124 ;
    %vpi_call/w 4 445 "$dumpfile", "vga_framebuffer_integration.vcd" {0 0 0};
    %vpi_call/w 4 446 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5610bf6a74d0 {0 0 0};
    %end;
    .thread T_124;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "-";
    "/home/user/MyPC/Quartus/rtl/VGA/VGATypes.sv";
    "/home/user/MyPC/modelsim/vga_framebuffer_integration_tb.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGAController.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FontColorLUT.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FrameBuffer.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/FBPrefetch.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/MCP.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/SyncPulse.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/BitSync.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGAPrefetchRAM_sim.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGASync.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/VGARegisters.sv";
    "/home/user/MyPC/Quartus/rtl/VGA/DACRam_sim.sv";
    "/home/user/MyPC/Quartus/rtl/CPU/cdc/BusSync.sv";
