Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Jun 01 11:49:35 2018
| Host         : fu-Win10 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file SAD_control_sets_placed.rpt
| Design       : SAD
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           11 |
| No           | No                    | Yes                    |              35 |           13 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+---------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+---------------+---------------------------------+------------------+----------------+
|  CLK_IBUF_BUFG |               | reg_PA/reg_gen[7].i_dff/q_reg_0 |                5 |             16 |
|  CLK_IBUF_BUFG | cnt/q_reg     | RST_IBUF                        |                6 |             16 |
|  CLK_IBUF_BUFG |               | RST_IBUF                        |                8 |             19 |
|  CLK_IBUF_BUFG |               |                                 |               11 |             32 |
+----------------+---------------+---------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     4 |
+--------+-----------------------+


