From b78d15ea2162ebd978e8052c58bcf0f211ea0a89 Mon Sep 17 00:00:00 2001
From: timyao <tim.yao@amlogic.com>
Date: Fri, 25 Jul 2014 15:06:41 -0700
Subject: [PATCH 4604/5965] PD #94040. m8m2: change RDMA DMC async FIFO
 settings.

Change-Id: Ica486d103ce91848171d385c901c44ca3ff10b08
---
 arch/arm/configs/meson8m2_defconfig | 1 +
 drivers/amlogic/amports/rdma.c      | 5 +++++
 2 files changed, 6 insertions(+)

diff --git a/arch/arm/configs/meson8m2_defconfig b/arch/arm/configs/meson8m2_defconfig
index 66595929adc2..87a1315bbed5 100755
--- a/arch/arm/configs/meson8m2_defconfig
+++ b/arch/arm/configs/meson8m2_defconfig
@@ -222,6 +222,7 @@ CONFIG_RTL8188EU=m
 CONFIG_RTL8188EU_MP=m
 CONFIG_BT_DEVICE=y
 CONFIG_BT_RTKBTUSB=y
+CONFIG_VSYNC_RDMA=y
 CONFIG_AM_VIDEO=y
 CONFIG_AM_ENCODER=y
 CONFIG_AM_JPEG_ENCODER=y
diff --git a/drivers/amlogic/amports/rdma.c b/drivers/amlogic/amports/rdma.c
index a7a0595a0183..084599fb4e23 100755
--- a/drivers/amlogic/amports/rdma.c
+++ b/drivers/amlogic/amports/rdma.c
@@ -605,6 +605,11 @@ EXPORT_SYMBOL(enable_rdma);
 
 static int  __init rdma_init(void)
 {
+#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8M2
+    WRITE_VCBUS_REG(VPU_VDISP_ASYNC_HOLD_CTRL, 0x18101810);
+    WRITE_VCBUS_REG(VPU_VPUARB2_ASYNC_HOLD_CTRL, 0x18101810);
+#endif
+
 #if 1 // MESON_CPU_TYPE == MESON_CPU_TYPE_MESON6
     //set_output_mode_rdma();
     enable = 1;
-- 
2.19.0

