Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue May  7 16:28:26 2024
| Host         : DESKTOP-TJMPVE6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_top_timing_summary_routed.rpt -pb vga_top_timing_summary_routed.pb -rpx vga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 98 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.999     -115.812                     32                  476        0.068        0.000                      0                  476        3.000        0.000                       0                   106  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0     {0.000 19.861}     39.722          25.175          
  clkfbout_clk_wiz_0      {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_100mhz_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_25mhz_clk_wiz_0_1   {0.000 19.861}     39.722          25.175          
  clkfbout_clk_wiz_0_1    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0          3.156        0.000                      0                  426        0.257        0.000                      0                  426        4.500        0.000                       0                    80  
  clk_25mhz_clk_wiz_0          35.635        0.000                      0                   30        0.166        0.000                      0                   30       19.361        0.000                       0                    22  
  clkfbout_clk_wiz_0                                                                                                                                                        7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100mhz_clk_wiz_0_1        3.156        0.000                      0                  426        0.257        0.000                      0                  426        4.500        0.000                       0                    80  
  clk_25mhz_clk_wiz_0_1        35.639        0.000                      0                   30        0.166        0.000                      0                   30       19.361        0.000                       0                    22  
  clkfbout_clk_wiz_0_1                                                                                                                                                      7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0         -4.999     -115.812                     32                   32        0.111        0.000                      0                   32  
clk_100mhz_clk_wiz_0_1  clk_100mhz_clk_wiz_0          3.156        0.000                      0                  426        0.179        0.000                      0                  426  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0         -4.995     -115.713                     32                   32        0.114        0.000                      0                   32  
clk_25mhz_clk_wiz_0_1   clk_25mhz_clk_wiz_0          35.635        0.000                      0                   30        0.068        0.000                      0                   30  
clk_100mhz_clk_wiz_0    clk_100mhz_clk_wiz_0_1        3.156        0.000                      0                  426        0.179        0.000                      0                  426  
clk_25mhz_clk_wiz_0     clk_100mhz_clk_wiz_0_1       -4.999     -115.812                     32                   32        0.111        0.000                      0                   32  
clk_25mhz_clk_wiz_0_1   clk_100mhz_clk_wiz_0_1       -4.995     -115.713                     32                   32        0.114        0.000                      0                   32  
clk_25mhz_clk_wiz_0     clk_25mhz_clk_wiz_0_1        35.635        0.000                      0                   30        0.068        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.669ns (24.890%)  route 5.037ns (75.110%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.287     2.265    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     2.389 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.389    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.241     2.630 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.067     4.697    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.298     4.995 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.683     5.677    vga_timing_unit/douta[7]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.801 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.801    vga_timing_unit_n_15
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.928    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.029     8.957    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.169ns (17.700%)  route 5.435ns (82.300%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.479     1.984    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y19          MUXF7 (Prop_muxf7_S_O)       0.292     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.041     4.317    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.614 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.916     5.530    vga_timing_unit/douta[10]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.654 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.654    vga_timing_unit_n_12
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.960    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.669ns (25.683%)  route 4.829ns (74.317%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.126     2.104    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[5]
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.228    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X8Y18          MUXF7 (Prop_muxf7_I0_O)      0.241     2.469 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.878     4.347    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.645 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.825     5.470    vga_timing_unit/douta[8]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.594 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.594    vga_timing_unit_n_14
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.960    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.305ns (20.436%)  route 5.081ns (79.564%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.447     2.009    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.133 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.133    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.241     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.994     4.368    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.640     5.306    vga_timing_unit/douta[9]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.430 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.430    vga_timing_unit_n_13
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.855    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.031     8.886    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.669ns (26.391%)  route 4.655ns (73.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.001     1.979    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.103 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.103    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241     2.344 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.721     4.065    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.298     4.363 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.933     5.296    vga_timing_unit/douta[4]
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.420 r  vga_timing_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.420    vga_timing_unit_n_18
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.440     8.445    clk_100mhz
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.077     8.931    
    SLICE_X55Y28         FDCE (Setup_fdce_C_D)        0.029     8.960    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.169ns (18.652%)  route 5.099ns (81.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.444     1.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y16          MUXF7 (Prop_muxf7_S_O)       0.292     2.241 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.911     4.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.297     4.449 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.744     5.193    vga_timing_unit/douta[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.317 r  vga_timing_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.317    vga_timing_unit_n_11
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.032     8.961    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.169ns (18.675%)  route 5.091ns (81.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.602     2.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y15          MUXF7 (Prop_muxf7_S_O)       0.292     2.400 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.826     4.225    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.297     4.522 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.663     5.185    vga_timing_unit/douta[3]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.309 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.309    vga_timing_unit_n_19
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.928    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.031     8.959    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.169ns (18.577%)  route 5.124ns (81.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.290     1.795    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y18          MUXF7 (Prop_muxf7_S_O)       0.292     2.087 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.852     3.939    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.236 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.982     5.218    vga_timing_unit/douta[6]
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.342 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.342    vga_timing_unit_n_16
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.441     8.446    clk_100mhz
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.077     8.932    
    SLICE_X56Y28         FDCE (Setup_fdce_C_D)        0.077     9.009    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.277ns (20.879%)  route 4.839ns (79.121%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.589     2.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.276    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     2.490 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.585     4.075    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.372 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.665     5.037    vga_timing_unit/douta[5]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.161 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.161    vga_timing_unit_n_17
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.855    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.029     8.884    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.558ns (10.160%)  route 4.934ns (89.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.643    -0.869    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.435 r  bram_addr0/P[14]
                         net (fo=28, routed)          4.200     3.765    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.889 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.734     4.623    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.462    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.108%)  route 0.194ns (57.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.562    -0.619    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.194    -0.285    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.828    -0.862    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.066    -0.541    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.557    -0.624    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.284    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.824    -0.866    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.059    -0.565    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.126ns (27.390%)  route 0.334ns (72.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.412 r  bram_addr0/P[3]
                         net (fo=27, routed)          0.334    -0.078    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.126ns (26.897%)  route 0.342ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.412 r  bram_addr0/P[2]
                         net (fo=27, routed)          0.342    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.126ns (26.877%)  route 0.343ns (73.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.343    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.866    -0.823    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.366    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.126ns (25.714%)  route 0.364ns (74.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.364    -0.048    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.126ns (25.280%)  route 0.372ns (74.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.412 r  bram_addr0/P[7]
                         net (fo=28, routed)          0.372    -0.039    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.126ns (25.219%)  route 0.374ns (74.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126    -0.412 r  bram_addr0/P[8]
                         net (fo=28, routed)          0.374    -0.038    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.104%)  route 0.376ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.412 r  bram_addr0/P[1]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.096%)  route 0.376ns (74.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  bram_addr0/P[0]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y33     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y34     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y33     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.098    38.631    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.425    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.098    38.631    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.425    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.754ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X55Y25         FDCE (Setup_fdce_C_CE)      -0.205    38.423    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.754    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.062    -0.402    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X55Y25         FDCE (Hold_fdce_C_D)         0.092    -0.523    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.043    -0.233 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[1]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.495    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.043    -0.233 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[3]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.495    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[7]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.131    -0.494    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT5 (Prop_lut5_I0_O)        0.043    -0.233 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.131    -0.496    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[2]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.121    -0.505    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.121    -0.506    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[0]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.120    -0.506    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[6]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.120    -0.505    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.204    -0.261    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.120    -0.494    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y1    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.669ns (24.890%)  route 5.037ns (75.110%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.287     2.265    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     2.389 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.389    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.241     2.630 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.067     4.697    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.298     4.995 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.683     5.677    vga_timing_unit/douta[7]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.801 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.801    vga_timing_unit_n_15
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.929    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.029     8.958    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.958    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.307ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.169ns (17.700%)  route 5.435ns (82.300%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.479     1.984    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y19          MUXF7 (Prop_muxf7_S_O)       0.292     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.041     4.317    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.614 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.916     5.530    vga_timing_unit/douta[10]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.654 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.654    vga_timing_unit_n_12
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.930    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.961    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  3.307    

Slack (MET) :             3.367ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.669ns (25.683%)  route 4.829ns (74.317%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.126     2.104    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[5]
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.228    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X8Y18          MUXF7 (Prop_muxf7_I0_O)      0.241     2.469 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.878     4.347    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.645 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.825     5.470    vga_timing_unit/douta[8]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.594 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.594    vga_timing_unit_n_14
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.930    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.961    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  3.367    

Slack (MET) :             3.457ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.305ns (20.436%)  route 5.081ns (79.564%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.447     2.009    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.133 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.133    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.241     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.994     4.368    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.640     5.306    vga_timing_unit/douta[9]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.430 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.430    vga_timing_unit_n_13
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.856    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.031     8.887    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.887    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.457    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.669ns (26.391%)  route 4.655ns (73.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.001     1.979    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.103 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.103    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241     2.344 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.721     4.065    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.298     4.363 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.933     5.296    vga_timing_unit/douta[4]
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.420 r  vga_timing_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.420    vga_timing_unit_n_18
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.440     8.445    clk_100mhz
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.077     8.932    
    SLICE_X55Y28         FDCE (Setup_fdce_C_D)        0.029     8.961    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.645ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.169ns (18.652%)  route 5.099ns (81.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.444     1.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y16          MUXF7 (Prop_muxf7_S_O)       0.292     2.241 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.911     4.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.297     4.449 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.744     5.193    vga_timing_unit/douta[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.317 r  vga_timing_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.317    vga_timing_unit_n_11
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.930    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.032     8.962    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.962    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  3.645    

Slack (MET) :             3.651ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.169ns (18.675%)  route 5.091ns (81.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.602     2.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y15          MUXF7 (Prop_muxf7_S_O)       0.292     2.400 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.826     4.225    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.297     4.522 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.663     5.185    vga_timing_unit/douta[3]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.309 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.309    vga_timing_unit_n_19
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.929    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.031     8.960    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  3.651    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.169ns (18.577%)  route 5.124ns (81.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.290     1.795    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y18          MUXF7 (Prop_muxf7_S_O)       0.292     2.087 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.852     3.939    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.236 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.982     5.218    vga_timing_unit/douta[6]
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.342 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.342    vga_timing_unit_n_16
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.441     8.446    clk_100mhz
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.077     8.933    
    SLICE_X56Y28         FDCE (Setup_fdce_C_D)        0.077     9.010    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.010    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.277ns (20.879%)  route 4.839ns (79.121%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.589     2.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.276    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     2.490 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.585     4.075    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.372 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.665     5.037    vga_timing_unit/douta[5]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.161 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.161    vga_timing_unit_n_17
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.856    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.029     8.885    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.885    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.558ns (10.160%)  route 4.934ns (89.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.643    -0.869    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.435 r  bram_addr0/P[14]
                         net (fo=28, routed)          4.200     3.765    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.889 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.734     4.623    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.906    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.463    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.463    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.108%)  route 0.194ns (57.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.562    -0.619    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.194    -0.285    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.828    -0.862    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.254    -0.607    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.066    -0.541    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.557    -0.624    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.284    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.824    -0.866    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.624    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.059    -0.565    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.565    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.126ns (27.390%)  route 0.334ns (72.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.412 r  bram_addr0/P[3]
                         net (fo=27, routed)          0.334    -0.078    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.126ns (26.897%)  route 0.342ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.412 r  bram_addr0/P[2]
                         net (fo=27, routed)          0.342    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.126ns (26.877%)  route 0.343ns (73.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.343    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.866    -0.823    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.366    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.126ns (25.714%)  route 0.364ns (74.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.364    -0.048    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.126ns (25.280%)  route 0.372ns (74.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.412 r  bram_addr0/P[7]
                         net (fo=28, routed)          0.372    -0.039    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.126ns (25.219%)  route 0.374ns (74.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126    -0.412 r  bram_addr0/P[8]
                         net (fo=28, routed)          0.374    -0.038    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.104%)  route 0.376ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.412 r  bram_addr0/P[1]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.096%)  route 0.376ns (74.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  bram_addr0/P[0]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.365    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y1      bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y33     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X57Y26     rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y27     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X48Y34     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y33     bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.361ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.095    38.634    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.429    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.639    

Slack (MET) :             35.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.095    38.634    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.429    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.429    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.639    

Slack (MET) :             35.757ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.095    38.631    
    SLICE_X55Y25         FDCE (Setup_fdce_C_CE)      -0.205    38.426    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.757    

Slack (MET) :             35.793ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.095    38.631    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.462    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.793    

Slack (MET) :             35.793ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.095    38.631    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.462    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.793    

Slack (MET) :             35.793ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.095    38.631    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.462    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.793    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.095    38.633    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.464    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.095    38.633    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.464    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.095    38.633    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.464    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.095    38.633    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.464    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.464    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.062    -0.402    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.253    -0.615    
    SLICE_X55Y25         FDCE (Hold_fdce_C_D)         0.092    -0.523    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.043    -0.233 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[1]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.495    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.043    -0.233 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[3]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.495    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[7]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.131    -0.494    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT5 (Prop_lut5_I0_O)        0.043    -0.233 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.131    -0.496    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[2]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.121    -0.505    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.240    -0.627    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.121    -0.506    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[0]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.120    -0.506    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[6]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.242    -0.625    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.120    -0.505    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.204    -0.261    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.614    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.120    -0.494    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.722
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.722      37.567     BUFGCTRL_X0Y1    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.722      38.473     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y25     vga_timing_unit/h_pos_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         39.722      38.722     SLICE_X56Y26     vga_timing_unit/h_pos_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.722      173.638    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y26     vga_timing_unit/v_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y25     vga_timing_unit/h_pos_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X56Y26     vga_timing_unit/h_pos_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.861      19.361     SLICE_X54Y27     vga_timing_unit/h_pos_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -4.999ns,  Total Violation     -115.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.047ns  (logic 0.478ns (45.640%)  route 0.569ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.478    39.242 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.569    39.811    y[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.812    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.812    
                         arrival time                         -39.811    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.797ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.566    39.787    y[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.787    
  -------------------------------------------------------------------
                         slack                                 -4.797    

Slack (VIOLATED) :        -4.711ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.939ns  (logic 0.518ns (55.166%)  route 0.421ns (44.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.421    39.701    y[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.701    
  -------------------------------------------------------------------
                         slack                                 -4.711    

Slack (VIOLATED) :        -4.693ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.919ns  (logic 0.518ns (56.369%)  route 0.401ns (43.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.401    39.683    y[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.683    
  -------------------------------------------------------------------
                         slack                                 -4.693    

Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.579%)  route 0.398ns (43.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.398    39.679    y[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.679    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.689ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.915ns  (logic 0.518ns (56.639%)  route 0.397ns (43.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.397    39.678    y[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.678    
  -------------------------------------------------------------------
                         slack                                 -4.689    

Slack (VIOLATED) :        -4.688ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.570%)  route 0.398ns (43.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.398    39.677    y[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.688    

Slack (VIOLATED) :        -4.688ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.581%)  route 0.398ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.398    39.677    y[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.688    

Slack (VIOLATED) :        -4.642ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.587%)  route 0.411ns (47.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.411    39.632    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.632    
  -------------------------------------------------------------------
                         slack                                 -4.642    

Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.853ns  (logic 0.456ns (53.489%)  route 0.397ns (46.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456    39.218 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.397    39.614    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.614    
  -------------------------------------------------------------------
                         slack                                 -4.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.148ns (28.290%)  route 0.375ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.478 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.375    -0.103    x[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.214    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.205%)  route 0.417ns (71.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.417    -0.044    x[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.148ns (27.190%)  route 0.396ns (72.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.396    -0.081    x[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.210    -0.215    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.148ns (27.044%)  route 0.399ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.399    -0.078    x[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.214    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.347%)  route 0.458ns (73.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X54Y27         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.458    -0.003    x[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.208    -0.280    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                     -0.455    -0.460    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.207    -0.277    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.455    -0.460    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.339%)  route 0.483ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.483     0.022    x[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.145%)  route 0.488ns (74.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.488     0.026    x[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.164ns (24.663%)  route 0.501ns (75.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.501     0.039    x[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.669ns (24.890%)  route 5.037ns (75.110%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.287     2.265    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     2.389 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.389    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.241     2.630 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.067     4.697    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.298     4.995 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.683     5.677    vga_timing_unit/douta[7]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.801 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.801    vga_timing_unit_n_15
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.928    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.029     8.957    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.169ns (17.700%)  route 5.435ns (82.300%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.479     1.984    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y19          MUXF7 (Prop_muxf7_S_O)       0.292     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.041     4.317    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.614 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.916     5.530    vga_timing_unit/douta[10]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.654 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.654    vga_timing_unit_n_12
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.960    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.669ns (25.683%)  route 4.829ns (74.317%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.126     2.104    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[5]
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.228    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X8Y18          MUXF7 (Prop_muxf7_I0_O)      0.241     2.469 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.878     4.347    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.645 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.825     5.470    vga_timing_unit/douta[8]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.594 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.594    vga_timing_unit_n_14
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.960    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.305ns (20.436%)  route 5.081ns (79.564%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.447     2.009    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.133 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.133    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.241     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.994     4.368    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.640     5.306    vga_timing_unit/douta[9]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.430 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.430    vga_timing_unit_n_13
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.855    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.031     8.886    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.669ns (26.391%)  route 4.655ns (73.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.001     1.979    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.103 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.103    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241     2.344 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.721     4.065    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.298     4.363 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.933     5.296    vga_timing_unit/douta[4]
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.420 r  vga_timing_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.420    vga_timing_unit_n_18
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.440     8.445    clk_100mhz
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.077     8.931    
    SLICE_X55Y28         FDCE (Setup_fdce_C_D)        0.029     8.960    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.169ns (18.652%)  route 5.099ns (81.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.444     1.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y16          MUXF7 (Prop_muxf7_S_O)       0.292     2.241 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.911     4.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.297     4.449 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.744     5.193    vga_timing_unit/douta[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.317 r  vga_timing_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.317    vga_timing_unit_n_11
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.032     8.961    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.169ns (18.675%)  route 5.091ns (81.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.602     2.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y15          MUXF7 (Prop_muxf7_S_O)       0.292     2.400 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.826     4.225    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.297     4.522 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.663     5.185    vga_timing_unit/douta[3]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.309 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.309    vga_timing_unit_n_19
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.928    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.031     8.959    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.169ns (18.577%)  route 5.124ns (81.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.290     1.795    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y18          MUXF7 (Prop_muxf7_S_O)       0.292     2.087 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.852     3.939    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.236 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.982     5.218    vga_timing_unit/douta[6]
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.342 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.342    vga_timing_unit_n_16
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.441     8.446    clk_100mhz
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.077     8.932    
    SLICE_X56Y28         FDCE (Setup_fdce_C_D)        0.077     9.009    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.277ns (20.879%)  route 4.839ns (79.121%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.589     2.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.276    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     2.490 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.585     4.075    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.372 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.665     5.037    vga_timing_unit/douta[5]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.161 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.161    vga_timing_unit_n_17
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.855    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.029     8.884    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0 rise@10.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.558ns (10.160%)  route 4.934ns (89.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.643    -0.869    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.435 r  bram_addr0/P[14]
                         net (fo=28, routed)          4.200     3.765    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.889 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.734     4.623    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.462    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.108%)  route 0.194ns (57.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.562    -0.619    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.194    -0.285    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.828    -0.862    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.077    -0.530    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.066    -0.464    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.557    -0.624    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.284    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.824    -0.866    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.077    -0.547    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.059    -0.488    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.126ns (27.390%)  route 0.334ns (72.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.412 r  bram_addr0/P[3]
                         net (fo=27, routed)          0.334    -0.078    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.126ns (26.897%)  route 0.342ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.412 r  bram_addr0/P[2]
                         net (fo=27, routed)          0.342    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.126ns (26.877%)  route 0.343ns (73.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.343    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.866    -0.823    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.077    -0.472    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.289    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.126ns (25.714%)  route 0.364ns (74.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.364    -0.048    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.126ns (25.280%)  route 0.372ns (74.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.412 r  bram_addr0/P[7]
                         net (fo=28, routed)          0.372    -0.039    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.126ns (25.219%)  route 0.374ns (74.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126    -0.412 r  bram_addr0/P[8]
                         net (fo=28, routed)          0.374    -0.038    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.104%)  route 0.376ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.412 r  bram_addr0/P[1]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_100mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.096%)  route 0.376ns (74.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  bram_addr0/P[0]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0

Setup :           32  Failing Endpoints,  Worst Slack       -4.995ns,  Total Violation     -115.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.995ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.047ns  (logic 0.478ns (45.640%)  route 0.569ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.478    39.242 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.569    39.811    y[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.816    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.816    
                         arrival time                         -39.811    
  -------------------------------------------------------------------
                         slack                                 -4.995    

Slack (VIOLATED) :        -4.794ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.566    39.787    y[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.787    
  -------------------------------------------------------------------
                         slack                                 -4.794    

Slack (VIOLATED) :        -4.708ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.939ns  (logic 0.518ns (55.166%)  route 0.421ns (44.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.421    39.701    y[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.701    
  -------------------------------------------------------------------
                         slack                                 -4.708    

Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.919ns  (logic 0.518ns (56.369%)  route 0.401ns (43.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.401    39.683    y[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.683    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.579%)  route 0.398ns (43.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.398    39.679    y[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.679    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.686ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.915ns  (logic 0.518ns (56.639%)  route 0.397ns (43.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.397    39.678    y[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.678    
  -------------------------------------------------------------------
                         slack                                 -4.686    

Slack (VIOLATED) :        -4.685ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.570%)  route 0.398ns (43.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.398    39.677    y[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.685    

Slack (VIOLATED) :        -4.685ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.581%)  route 0.398ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.398    39.677    y[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.685    

Slack (VIOLATED) :        -4.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.587%)  route 0.411ns (47.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.411    39.632    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.632    
  -------------------------------------------------------------------
                         slack                                 -4.639    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.853ns  (logic 0.456ns (53.489%)  route 0.397ns (46.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456    39.218 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.397    39.614    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.614    
  -------------------------------------------------------------------
                         slack                                 -4.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.148ns (28.290%)  route 0.375ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.478 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.375    -0.103    x[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.217    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.205%)  route 0.417ns (71.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.417    -0.044    x[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.148ns (27.190%)  route 0.396ns (72.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.396    -0.081    x[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.210    -0.218    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.148ns (27.044%)  route 0.399ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.399    -0.078    x[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.217    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.347%)  route 0.458ns (73.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X54Y27         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.458    -0.003    x[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.208    -0.280    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                     -0.455    -0.463    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.207    -0.277    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.455    -0.463    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.339%)  route 0.483ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.483     0.022    x[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.145%)  route 0.488ns (74.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.488     0.026    x[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.164ns (24.663%)  route 0.501ns (75.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.501     0.039    x[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_25mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.098    38.631    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.425    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.098    38.631    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.425    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.754ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X55Y25         FDCE (Setup_fdce_C_CE)      -0.205    38.423    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.754    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0 rise@39.722ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.062    -0.402    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X55Y25         FDCE (Hold_fdce_C_D)         0.092    -0.425    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.043    -0.233 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[1]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.397    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.043    -0.233 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[3]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.397    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[7]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.098    -0.527    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.131    -0.396    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT5 (Prop_lut5_I0_O)        0.043    -0.233 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.131    -0.398    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[2]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.121    -0.408    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[0]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.120    -0.408    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[6]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.098    -0.527    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.120    -0.407    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.204    -0.261    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.120    -0.396    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.180    





---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.706ns  (logic 1.669ns (24.890%)  route 5.037ns (75.110%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.287     2.265    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[4]
    SLICE_X8Y15          LUT6 (Prop_lut6_I1_O)        0.124     2.389 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.389    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_6_n_0
    SLICE_X8Y15          MUXF7 (Prop_muxf7_I0_O)      0.241     2.630 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.067     4.697    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.298     4.995 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.683     5.677    vga_timing_unit/douta[7]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.801 r  vga_timing_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     5.801    vga_timing_unit_n_15
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.928    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.029     8.957    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          8.957    
                         arrival time                          -5.801    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 1.169ns (17.700%)  route 5.435ns (82.300%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.479     1.984    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y19          MUXF7 (Prop_muxf7_S_O)       0.292     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           2.041     4.317    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.614 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           0.916     5.530    vga_timing_unit/douta[10]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.654 r  vga_timing_unit/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     5.654    vga_timing_unit_n_12
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.960    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.654    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.366ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.669ns (25.683%)  route 4.829ns (74.317%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.126     2.104    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[5]
    SLICE_X8Y18          LUT6 (Prop_lut6_I1_O)        0.124     2.228 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.228    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_6_n_0
    SLICE_X8Y18          MUXF7 (Prop_muxf7_I0_O)      0.241     2.469 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3/O
                         net (fo=1, routed)           1.878     4.347    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0_i_3_n_0
    SLICE_X49Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.645 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[8]_INST_0/O
                         net (fo=1, routed)           0.825     5.470    vga_timing_unit/douta[8]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.594 r  vga_timing_unit/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     5.594    vga_timing_unit_n_14
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.031     8.960    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                  3.366    

Slack (MET) :             3.456ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.386ns  (logic 1.305ns (20.436%)  route 5.081ns (79.564%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.447     2.009    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.133 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.133    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_6_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I0_O)      0.241     2.374 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3/O
                         net (fo=1, routed)           1.994     4.368    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.298     4.666 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[9]_INST_0/O
                         net (fo=1, routed)           0.640     5.306    vga_timing_unit/douta[9]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.430 r  vga_timing_unit/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     5.430    vga_timing_unit_n_13
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.855    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.031     8.886    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          8.886    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                  3.456    

Slack (MET) :             3.540ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 1.669ns (26.391%)  route 4.655ns (73.609%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 8.445 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.904ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.608    -0.904    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.882    -0.022 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.001     1.979    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_1[1]
    SLICE_X8Y16          LUT6 (Prop_lut6_I1_O)        0.124     2.103 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     2.103    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_6_n_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I0_O)      0.241     2.344 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3/O
                         net (fo=1, routed)           1.721     4.065    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.298     4.363 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.933     5.296    vga_timing_unit/douta[4]
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.420 r  vga_timing_unit/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     5.420    vga_timing_unit_n_18
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.440     8.445    clk_100mhz
    SLICE_X55Y28         FDCE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.564     9.008    
                         clock uncertainty           -0.077     8.931    
    SLICE_X55Y28         FDCE (Setup_fdce_C_D)        0.029     8.960    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          8.960    
                         arrival time                          -5.420    
  -------------------------------------------------------------------
                         slack                                  3.540    

Slack (MET) :             3.644ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.169ns (18.652%)  route 5.099ns (81.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 8.443 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.444     1.949    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y16          MUXF7 (Prop_muxf7_S_O)       0.292     2.241 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3/O
                         net (fo=1, routed)           1.911     4.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0_i_3_n_0
    SLICE_X48Y25         LUT5 (Prop_lut5_I4_O)        0.297     4.449 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[11]_INST_0/O
                         net (fo=1, routed)           0.744     5.193    vga_timing_unit/douta[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.317 r  vga_timing_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     5.317    vga_timing_unit_n_11
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.438     8.443    clk_100mhz
    SLICE_X57Y26         FDCE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.564     9.006    
                         clock uncertainty           -0.077     8.929    
    SLICE_X57Y26         FDCE (Setup_fdce_C_D)        0.032     8.961    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          8.961    
                         arrival time                          -5.317    
  -------------------------------------------------------------------
                         slack                                  3.644    

Slack (MET) :             3.650ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.260ns  (logic 1.169ns (18.675%)  route 5.091ns (81.325%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 8.442 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.602     2.108    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y15          MUXF7 (Prop_muxf7_S_O)       0.292     2.400 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           1.826     4.225    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X48Y23         LUT5 (Prop_lut5_I4_O)        0.297     4.522 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.663     5.185    vga_timing_unit/douta[3]
    SLICE_X55Y26         LUT4 (Prop_lut4_I3_O)        0.124     5.309 r  vga_timing_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.309    vga_timing_unit_n_19
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.437     8.442    clk_100mhz
    SLICE_X55Y26         FDCE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.564     9.005    
                         clock uncertainty           -0.077     8.928    
    SLICE_X55Y26         FDCE (Setup_fdce_C_D)        0.031     8.959    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          8.959    
                         arrival time                          -5.309    
  -------------------------------------------------------------------
                         slack                                  3.650    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 1.169ns (18.577%)  route 5.124ns (81.423%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.554ns = ( 8.446 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.561    -0.951    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=30, routed)          2.290     1.795    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[2]
    SLICE_X8Y18          MUXF7 (Prop_muxf7_S_O)       0.292     2.087 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3/O
                         net (fo=1, routed)           1.852     3.939    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.236 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.982     5.218    vga_timing_unit/douta[6]
    SLICE_X56Y28         LUT4 (Prop_lut4_I3_O)        0.124     5.342 r  vga_timing_unit/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     5.342    vga_timing_unit_n_16
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.441     8.446    clk_100mhz
    SLICE_X56Y28         FDCE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.564     9.009    
                         clock uncertainty           -0.077     8.932    
    SLICE_X56Y28         FDCE (Setup_fdce_C_D)        0.077     9.009    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          9.009    
                         arrival time                          -5.342    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.724ns  (required time - arrival time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.116ns  (logic 1.277ns (20.879%)  route 4.839ns (79.121%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.556    -0.956    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.518    -0.438 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=45, routed)          2.589     2.152    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     2.276 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     2.276    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_7_n_0
    SLICE_X8Y14          MUXF7 (Prop_muxf7_I1_O)      0.214     2.490 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           1.585     4.075    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.297     4.372 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.665     5.037    vga_timing_unit/douta[5]
    SLICE_X57Y25         LUT4 (Prop_lut4_I3_O)        0.124     5.161 r  vga_timing_unit/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     5.161    vga_timing_unit_n_17
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.436     8.441    clk_100mhz
    SLICE_X57Y25         FDCE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.492     8.932    
                         clock uncertainty           -0.077     8.855    
    SLICE_X57Y25         FDCE (Setup_fdce_C_D)        0.029     8.884    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          8.884    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  3.724    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100mhz_clk_wiz_0_1 rise@10.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.492ns  (logic 0.558ns (10.160%)  route 4.934ns (89.840%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.869ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.643    -0.869    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.434    -0.435 r  bram_addr0/P[14]
                         net (fo=28, routed)          4.200     3.765    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I3_O)        0.124     3.889 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__5/O
                         net (fo=1, routed)           0.734     4.623    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217     5.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     6.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.487     8.491    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.492     8.983    
                         clock uncertainty           -0.077     8.905    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     8.462    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.462    
                         arrival time                          -4.623    
  -------------------------------------------------------------------
                         slack                                  3.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.108%)  route 0.194ns (57.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.562    -0.619    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y34         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=22, routed)          0.194    -0.285    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.828    -0.862    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.254    -0.607    
                         clock uncertainty            0.077    -0.530    
    SLICE_X48Y32         FDRE (Hold_fdre_C_D)         0.066    -0.464    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.557    -0.624    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176    -0.284    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.824    -0.866    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X30Y32         FDRE                                         r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.241    -0.624    
                         clock uncertainty            0.077    -0.547    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.059    -0.488    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.126ns (27.390%)  route 0.334ns (72.610%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126    -0.412 r  bram_addr0/P[3]
                         net (fo=27, routed)          0.334    -0.078    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[3]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.126ns (26.897%)  route 0.342ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.126    -0.412 r  bram_addr0/P[2]
                         net (fo=27, routed)          0.342    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[2]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.126ns (26.877%)  route 0.343ns (73.124%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.343    -0.069    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.866    -0.823    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.549    
                         clock uncertainty            0.077    -0.472    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.289    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.126ns (25.714%)  route 0.364ns (74.286%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[5])
                                                      0.126    -0.412 r  bram_addr0/P[5]
                         net (fo=27, routed)          0.364    -0.048    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.126ns (25.280%)  route 0.372ns (74.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      0.126    -0.412 r  bram_addr0/P[7]
                         net (fo=28, routed)          0.372    -0.039    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[7]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.126ns (25.219%)  route 0.374ns (74.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[8])
                                                      0.126    -0.412 r  bram_addr0/P[8]
                         net (fo=28, routed)          0.374    -0.038    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.104%)  route 0.376ns (74.896%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.126    -0.412 r  bram_addr0/P[1]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[1]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 bram_addr0/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_100mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.126ns (25.096%)  route 0.376ns (74.904%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.643    -0.538    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.126    -0.412 r  bram_addr0/P[0]
                         net (fo=27, routed)          0.376    -0.036    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.867    -0.822    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.077    -0.471    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.288    bram_instance/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.252    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -4.999ns,  Total Violation     -115.812ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.111ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.999ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.047ns  (logic 0.478ns (45.640%)  route 0.569ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.478    39.242 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.569    39.811    y[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.812    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.812    
                         arrival time                         -39.811    
  -------------------------------------------------------------------
                         slack                                 -4.999    

Slack (VIOLATED) :        -4.797ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.566    39.787    y[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.787    
  -------------------------------------------------------------------
                         slack                                 -4.797    

Slack (VIOLATED) :        -4.711ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.939ns  (logic 0.518ns (55.166%)  route 0.421ns (44.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.421    39.701    y[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.701    
  -------------------------------------------------------------------
                         slack                                 -4.711    

Slack (VIOLATED) :        -4.693ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.919ns  (logic 0.518ns (56.369%)  route 0.401ns (43.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.401    39.683    y[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.683    
  -------------------------------------------------------------------
                         slack                                 -4.693    

Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.579%)  route 0.398ns (43.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.398    39.679    y[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.679    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.689ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.915ns  (logic 0.518ns (56.639%)  route 0.397ns (43.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.397    39.678    y[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.678    
  -------------------------------------------------------------------
                         slack                                 -4.689    

Slack (VIOLATED) :        -4.688ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.570%)  route 0.398ns (43.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.398    39.677    y[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.688    

Slack (VIOLATED) :        -4.688ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.581%)  route 0.398ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.398    39.677    y[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.688    

Slack (VIOLATED) :        -4.642ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.587%)  route 0.411ns (47.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.411    39.632    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.632    
  -------------------------------------------------------------------
                         slack                                 -4.642    

Slack (VIOLATED) :        -4.625ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0 rise@39.722ns)
  Data Path Delay:        0.853ns  (logic 0.456ns (53.489%)  route 0.397ns (46.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456    39.218 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.397    39.614    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.218    38.711    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.989    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.989    
                         arrival time                         -39.614    
  -------------------------------------------------------------------
                         slack                                 -4.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.148ns (28.290%)  route 0.375ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.478 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.375    -0.103    x[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.214    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.205%)  route 0.417ns (71.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.417    -0.044    x[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.148ns (27.190%)  route 0.396ns (72.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.396    -0.081    x[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.210    -0.215    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.148ns (27.044%)  route 0.399ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.399    -0.078    x[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.214    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.214    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.347%)  route 0.458ns (73.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X54Y27         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.458    -0.003    x[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.208    -0.280    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                     -0.455    -0.460    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.207    -0.277    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.455    -0.460    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.339%)  route 0.483ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.483     0.022    x[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.145%)  route 0.488ns (74.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.488     0.026    x[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.164ns (24.663%)  route 0.501ns (75.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.501     0.039    x[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.218    -0.005    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.161    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.200    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0_1
  To Clock:  clk_100mhz_clk_wiz_0_1

Setup :           32  Failing Endpoints,  Worst Slack       -4.995ns,  Total Violation     -115.713ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.995ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.047ns  (logic 0.478ns (45.640%)  route 0.569ns (54.360%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.478    39.242 r  vga_timing_unit/v_pos_reg[7]/Q
                         net (fo=7, routed)           0.569    39.811    y[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.899    34.816    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.816    
                         arrival time                         -39.811    
  -------------------------------------------------------------------
                         slack                                 -4.995    

Slack (VIOLATED) :        -4.794ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        1.022ns  (logic 0.456ns (44.612%)  route 0.566ns (55.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[9]/Q
                         net (fo=19, routed)          0.566    39.787    y[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.787    
  -------------------------------------------------------------------
                         slack                                 -4.794    

Slack (VIOLATED) :        -4.708ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.939ns  (logic 0.518ns (55.166%)  route 0.421ns (44.833%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.421    39.701    y[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.701    
  -------------------------------------------------------------------
                         slack                                 -4.708    

Slack (VIOLATED) :        -4.690ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.919ns  (logic 0.518ns (56.369%)  route 0.401ns (43.631%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.401    39.683    y[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[5])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.683    
  -------------------------------------------------------------------
                         slack                                 -4.690    

Slack (VIOLATED) :        -4.687ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.579%)  route 0.398ns (43.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[4]/Q
                         net (fo=10, routed)          0.398    39.679    y[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.679    
  -------------------------------------------------------------------
                         slack                                 -4.687    

Slack (VIOLATED) :        -4.686ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.915ns  (logic 0.518ns (56.639%)  route 0.397ns (43.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.959ns = ( 38.764 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.553    38.764    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.518    39.282 r  vga_timing_unit/v_pos_reg[6]/Q
                         net (fo=8, routed)           0.397    39.678    y[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.678    
  -------------------------------------------------------------------
                         slack                                 -4.686    

Slack (VIOLATED) :        -4.685ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.570%)  route 0.398ns (43.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.398    39.677    y[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.685    

Slack (VIOLATED) :        -4.685ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.916ns  (logic 0.518ns (56.581%)  route 0.398ns (43.419%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.518    39.280 r  vga_timing_unit/v_pos_reg[1]/Q
                         net (fo=10, routed)          0.398    39.677    y[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.677    
  -------------------------------------------------------------------
                         slack                                 -4.685    

Slack (VIOLATED) :        -4.639ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.867ns  (logic 0.456ns (52.587%)  route 0.411ns (47.413%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns = ( 38.765 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.554    38.765    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.456    39.221 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.411    39.632    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.632    
  -------------------------------------------------------------------
                         slack                                 -4.639    

Slack (VIOLATED) :        -4.622ns  (required time - arrival time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.278ns  (clk_100mhz_clk_wiz_0_1 rise@40.000ns - clk_25mhz_clk_wiz_0_1 rise@39.722ns)
  Data Path Delay:        0.853ns  (logic 0.456ns (53.489%)  route 0.397ns (46.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.469ns = ( 38.531 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 38.762 - 39.722 ) 
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    42.414    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    35.453 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    37.114    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    37.210 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    38.762    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.456    39.218 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.397    39.614    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    35.332 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    36.914    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          1.527    38.531    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.398    38.930    
                         clock uncertainty           -0.215    38.715    
    DSP48_X1Y10          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722    34.993    bram_addr0
  -------------------------------------------------------------------
                         required time                         34.993    
                         arrival time                         -39.614    
  -------------------------------------------------------------------
                         slack                                 -4.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.148ns (28.290%)  route 0.375ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.148    -0.478 r  vga_timing_unit/h_pos_reg[1]/Q
                         net (fo=6, routed)           0.375    -0.103    x[1]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[1])
                                                     -0.209    -0.217    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.164ns (28.205%)  route 0.417ns (71.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[5]/Q
                         net (fo=8, routed)           0.417    -0.044    x[5]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.148ns (27.190%)  route 0.396ns (72.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[4]/Q
                         net (fo=4, routed)           0.396    -0.081    x[4]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[4])
                                                     -0.210    -0.218    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.148ns (27.044%)  route 0.399ns (72.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.148    -0.477 r  vga_timing_unit/h_pos_reg[7]/Q
                         net (fo=20, routed)          0.399    -0.078    x[7]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.209    -0.217    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.164ns (26.347%)  route 0.458ns (73.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X54Y27         FDCE                                         r  vga_timing_unit/h_pos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y27         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[9]/Q
                         net (fo=19, routed)          0.458    -0.003    x[9]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.458%)  route 0.208ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.405ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.487 r  vga_timing_unit/v_pos_reg[3]/Q
                         net (fo=9, routed)           0.208    -0.280    y[3]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[3])
                                                     -0.455    -0.463    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.501%)  route 0.207ns (59.499%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.484 r  vga_timing_unit/v_pos_reg[8]/Q
                         net (fo=6, routed)           0.207    -0.277    y[8]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_A[8])
                                                     -0.455    -0.463    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.164ns (25.339%)  route 0.483ns (74.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.483     0.022    x[6]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.164ns (25.145%)  route 0.488ns (74.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[2]/Q
                         net (fo=5, routed)           0.488     0.026    x[2]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            bram_addr0/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100mhz_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.164ns (24.663%)  route 0.501ns (75.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.778ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.177ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.501     0.039    x[0]
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_100mhz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout2_buf/O
                         net (fo=78, routed)          0.911    -0.778    clk_100mhz
    DSP48_X1Y10          DSP48E1                                      r  bram_addr0/CLK
                         clock pessimism              0.555    -0.223    
                         clock uncertainty            0.215    -0.008    
    DSP48_X1Y10          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156    -0.164    bram_addr0
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                           0.039    
  -------------------------------------------------------------------
                         slack                                  0.203    





---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz_clk_wiz_0
  To Clock:  clk_25mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.635ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[8]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.098    38.631    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.425    vga_timing_unit/v_pos_reg[8]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.635ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 0.996ns (26.556%)  route 2.755ns (73.444%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.165 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.729     2.790    vga_timing_unit/v_pos
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.438    38.165    vga_timing_unit/CLK
    SLICE_X55Y27         FDCE                                         r  vga_timing_unit/v_pos_reg[9]/C
                         clock pessimism              0.564    38.729    
                         clock uncertainty           -0.098    38.631    
    SLICE_X55Y27         FDCE (Setup_fdce_C_CE)      -0.205    38.425    vga_timing_unit/v_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         38.426    
                         arrival time                          -2.790    
  -------------------------------------------------------------------
                         slack                                 35.635    

Slack (MET) :             35.754ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X55Y25         FDCE (Setup_fdce_C_CE)      -0.205    38.423    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         38.423    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.754    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[1]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.790ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.629ns  (logic 0.996ns (27.443%)  route 2.633ns (72.557%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.560ns = ( 38.162 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.607     2.669    vga_timing_unit/v_pos
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.435    38.162    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
                         clock pessimism              0.564    38.726    
                         clock uncertainty           -0.098    38.628    
    SLICE_X54Y25         FDCE (Setup_fdce_C_CE)      -0.169    38.459    vga_timing_unit/v_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         38.458    
                         arrival time                          -2.669    
  -------------------------------------------------------------------
                         slack                                 35.790    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[4]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    

Slack (MET) :             35.811ns  (required time - arrival time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.722ns  (clk_25mhz_clk_wiz_0_1 rise@39.722ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 0.996ns (27.592%)  route 2.614ns (72.408%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.164 - 39.722 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.551    -0.961    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.518    -0.443 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           1.651     1.208    vga_timing_unit/Q[0]
    SLICE_X55Y25         LUT5 (Prop_lut5_I2_O)        0.152     1.360 f  vga_timing_unit/h_pos[9]_i_2/O
                         net (fo=6, routed)           0.375     1.735    vga_timing_unit/h_pos[9]_i_2_n_0
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.326     2.061 r  vga_timing_unit/v_pos[9]_i_1/O
                         net (fo=10, routed)          0.588     2.649    vga_timing_unit/v_pos
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                     39.722    39.722 r  
    W5                                                0.000    39.722 r  clk (IN)
                         net (fo=0)                   0.000    39.722    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.110 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.272    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.055 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.636    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    36.727 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          1.437    38.164    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.564    38.728    
                         clock uncertainty           -0.098    38.630    
    SLICE_X54Y26         FDCE (Setup_fdce_C_CE)      -0.169    38.461    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                         38.460    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 35.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.209ns (77.054%)  route 0.062ns (22.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[0]/Q
                         net (fo=9, routed)           0.062    -0.402    vga_timing_unit/v_pos_reg[9]_0[0]
    SLICE_X55Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.357 r  vga_timing_unit/v_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.357    vga_timing_unit/v_pos[3]_i_1_n_0
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X55Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[3]/C
                         clock pessimism              0.253    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X55Y25         FDCE (Hold_fdce_C_D)         0.092    -0.425    vga_timing_unit/v_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I0_O)        0.043    -0.233 r  vga_timing_unit/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[1]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[1]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.397    vga_timing_unit/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.617%)  route 0.186ns (47.383%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT4 (Prop_lut4_I1_O)        0.043    -0.233 r  vga_timing_unit/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/h_pos[3]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[3]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.131    -0.397    vga_timing_unit/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT4 (Prop_lut4_I2_O)        0.043    -0.231 r  vga_timing_unit/h_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[7]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[7]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.098    -0.527    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.131    -0.396    vga_timing_unit/h_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.207ns (52.488%)  route 0.187ns (47.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT5 (Prop_lut5_I0_O)        0.043    -0.233 r  vga_timing_unit/v_pos[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    vga_timing_unit/v_pos[7]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[7]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.131    -0.398    vga_timing_unit/v_pos_reg[7]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 r  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT3 (Prop_lut3_I1_O)        0.045    -0.231 r  vga_timing_unit/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[2]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[2]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.121    -0.407    vga_timing_unit/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.554    -0.627    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.463 r  vga_timing_unit/v_pos_reg[5]/Q
                         net (fo=9, routed)           0.187    -0.276    vga_timing_unit/v_pos_reg[9]_0[5]
    SLICE_X54Y26         LUT4 (Prop_lut4_I0_O)        0.045    -0.231 r  vga_timing_unit/v_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/v_pos[6]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[6]/C
                         clock pessimism              0.240    -0.627    
                         clock uncertainty            0.098    -0.529    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.121    -0.408    vga_timing_unit/v_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.857%)  route 0.186ns (47.143%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.555    -0.626    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.462 f  vga_timing_unit/h_pos_reg[0]/Q
                         net (fo=7, routed)           0.186    -0.276    vga_timing_unit/Q[0]
    SLICE_X56Y25         LUT1 (Prop_lut1_I0_O)        0.045    -0.231 r  vga_timing_unit/h_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    vga_timing_unit/h_pos[0]
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.821    -0.869    vga_timing_unit/CLK
    SLICE_X56Y25         FDCE                                         r  vga_timing_unit/h_pos_reg[0]/C
                         clock pessimism              0.242    -0.626    
                         clock uncertainty            0.098    -0.528    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.120    -0.408    vga_timing_unit/h_pos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 vga_timing_unit/h_pos_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/h_pos_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.556    -0.625    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y26         FDCE (Prop_fdce_C_Q)         0.164    -0.461 r  vga_timing_unit/h_pos_reg[6]/Q
                         net (fo=9, routed)           0.187    -0.274    vga_timing_unit/Q[6]
    SLICE_X56Y26         LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  vga_timing_unit/h_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    vga_timing_unit/h_pos[6]
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X56Y26         FDCE                                         r  vga_timing_unit/h_pos_reg[6]/C
                         clock pessimism              0.242    -0.625    
                         clock uncertainty            0.098    -0.527    
    SLICE_X56Y26         FDCE (Hold_fdce_C_D)         0.120    -0.407    vga_timing_unit/h_pos_reg[6]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_timing_unit/v_pos_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0  {rise@0.000ns fall@19.861ns period=39.722ns})
  Destination:            vga_timing_unit/v_pos_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25mhz_clk_wiz_0_1  {rise@0.000ns fall@19.861ns period=39.722ns})
  Path Group:             clk_25mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz_clk_wiz_0_1 rise@0.000ns - clk_25mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.209ns (50.664%)  route 0.204ns (49.336%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.553    -0.628    vga_timing_unit/CLK
    SLICE_X54Y25         FDCE                                         r  vga_timing_unit/v_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         FDCE (Prop_fdce_C_Q)         0.164    -0.464 r  vga_timing_unit/v_pos_reg[2]/Q
                         net (fo=9, routed)           0.204    -0.261    vga_timing_unit/v_pos_reg[9]_0[2]
    SLICE_X54Y26         LUT6 (Prop_lut6_I4_O)        0.045    -0.216 r  vga_timing_unit/v_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    vga_timing_unit/v_pos[5]_i_1_n_0
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clk_25mhz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clock_instance/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=20, routed)          0.822    -0.868    vga_timing_unit/CLK
    SLICE_X54Y26         FDCE                                         r  vga_timing_unit/v_pos_reg[5]/C
                         clock pessimism              0.253    -0.614    
                         clock uncertainty            0.098    -0.516    
    SLICE_X54Y26         FDCE (Hold_fdce_C_D)         0.120    -0.396    vga_timing_unit/v_pos_reg[5]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.180    





