\hypertarget{stm32h7xx__ll__rcc_8h_source}{}\doxysection{stm32h7xx\+\_\+ll\+\_\+rcc.\+h}
\label{stm32h7xx__ll__rcc_8h_source}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_rcc.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_ll\_rcc.h}}
\mbox{\hyperlink{stm32h7xx__ll__rcc_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{18 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{19 \textcolor{preprocessor}{\#ifndef STM32H7xx\_LL\_RCC\_H}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#define STM32H7xx\_LL\_RCC\_H}}
\DoxyCodeLine{21 }
\DoxyCodeLine{22 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{23 \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{24 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{25 }
\DoxyCodeLine{26 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{27 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx_8h}{stm32h7xx.h}}"{}}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include <math.h>}}
\DoxyCodeLine{29 }
\DoxyCodeLine{34 \textcolor{preprocessor}{\#if defined(RCC)}}
\DoxyCodeLine{35 }
\DoxyCodeLine{40 \textcolor{comment}{/* Private types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{41 \textcolor{comment}{/* Private variables -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{45 \textcolor{keyword}{extern} \textcolor{keyword}{const} uint8\_t LL\_RCC\_PrescTable[16];}
\DoxyCodeLine{46 }
\DoxyCodeLine{50 \textcolor{comment}{/* Private constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{51 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{52 \textcolor{preprocessor}{\#if !defined(UNUSED)}}
\DoxyCodeLine{53 \textcolor{preprocessor}{\#define UNUSED(x) ((void)(x))}}
\DoxyCodeLine{54 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{55 }
\DoxyCodeLine{56 \textcolor{comment}{/* 32            24           16            8             0}}
\DoxyCodeLine{57 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/}}
\DoxyCodeLine{58 \textcolor{comment}{   | Mask        | ClkSource   |  Bit       | Register    |}}
\DoxyCodeLine{59 \textcolor{comment}{   |             |  Config     | Position   | Offset      |}}
\DoxyCodeLine{60 \textcolor{comment}{   -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{61 }
\DoxyCodeLine{62 \textcolor{preprocessor}{\#if defined(RCC\_VER\_2\_0)}}
\DoxyCodeLine{63 \textcolor{comment}{/* Clock source register offset Vs CDCCIPR register */}}
\DoxyCodeLine{64 \textcolor{preprocessor}{\#define CDCCIP    0x0UL}}
\DoxyCodeLine{65 \textcolor{preprocessor}{\#define CDCCIP1   0x4UL}}
\DoxyCodeLine{66 \textcolor{preprocessor}{\#define CDCCIP2   0x8UL}}
\DoxyCodeLine{67 \textcolor{preprocessor}{\#define SRDCCIP   0xCUL}}
\DoxyCodeLine{68 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{69 \textcolor{comment}{/* Clock source register offset Vs D1CCIPR register */}}
\DoxyCodeLine{70 \textcolor{preprocessor}{\#define D1CCIP    0x0UL}}
\DoxyCodeLine{71 \textcolor{preprocessor}{\#define D2CCIP1   0x4UL}}
\DoxyCodeLine{72 \textcolor{preprocessor}{\#define D2CCIP2   0x8UL}}
\DoxyCodeLine{73 \textcolor{preprocessor}{\#define D3CCIP    0xCUL}}
\DoxyCodeLine{74 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_2\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{75 }
\DoxyCodeLine{76 \textcolor{preprocessor}{\#define LL\_RCC\_REG\_SHIFT     0U}}
\DoxyCodeLine{77 \textcolor{preprocessor}{\#define LL\_RCC\_POS\_SHIFT     8U}}
\DoxyCodeLine{78 \textcolor{preprocessor}{\#define LL\_RCC\_CONFIG\_SHIFT  16U}}
\DoxyCodeLine{79 \textcolor{preprocessor}{\#define LL\_RCC\_MASK\_SHIFT    24U}}
\DoxyCodeLine{80 }
\DoxyCodeLine{81 \textcolor{preprocessor}{\#define LL\_CLKSOURCE\_SHIFT(\_\_CLKSOURCE\_\_)   (((\_\_CLKSOURCE\_\_) >> LL\_RCC\_POS\_SHIFT   ) \& 0x1FUL)}}
\DoxyCodeLine{82 }
\DoxyCodeLine{83 \textcolor{preprocessor}{\#define LL\_CLKSOURCE\_MASK(\_\_CLKSOURCE\_\_)   ((((\_\_CLKSOURCE\_\_) >> LL\_RCC\_MASK\_SHIFT  ) \& 0xFFUL) << LL\_CLKSOURCE\_SHIFT(\_\_CLKSOURCE\_\_))}}
\DoxyCodeLine{84 }
\DoxyCodeLine{85 \textcolor{preprocessor}{\#define LL\_CLKSOURCE\_CONFIG(\_\_CLKSOURCE\_\_) ((((\_\_CLKSOURCE\_\_) >> LL\_RCC\_CONFIG\_SHIFT) \& 0xFFUL) << LL\_CLKSOURCE\_SHIFT(\_\_CLKSOURCE\_\_))}}
\DoxyCodeLine{86 }
\DoxyCodeLine{87 \textcolor{preprocessor}{\#define LL\_CLKSOURCE\_REG(\_\_CLKSOURCE\_\_)     (((\_\_CLKSOURCE\_\_) >> LL\_RCC\_REG\_SHIFT   ) \& 0xFFUL)}}
\DoxyCodeLine{88 }
\DoxyCodeLine{89 \textcolor{preprocessor}{\#define LL\_CLKSOURCE(\_\_REG\_\_, \_\_MSK\_\_, \_\_POS\_\_, \_\_CLK\_\_) ((uint32\_t)((((\_\_MSK\_\_) >> (\_\_POS\_\_)) << LL\_RCC\_MASK\_SHIFT) | \(\backslash\)}}
\DoxyCodeLine{90 \textcolor{preprocessor}{                                                                     (( \_\_POS\_\_              ) << LL\_RCC\_POS\_SHIFT)  | \(\backslash\)}}
\DoxyCodeLine{91 \textcolor{preprocessor}{                                                                     (( \_\_REG\_\_              ) << LL\_RCC\_REG\_SHIFT)  | \(\backslash\)}}
\DoxyCodeLine{92 \textcolor{preprocessor}{                                                                     (((\_\_CLK\_\_) >> (\_\_POS\_\_)) << LL\_RCC\_CONFIG\_SHIFT)))}}
\DoxyCodeLine{93 }
\DoxyCodeLine{94 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{101 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*USE\_FULL\_LL\_DRIVER*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{102 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{103 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{115 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{116 \{}
\DoxyCodeLine{117   uint32\_t SYSCLK\_Frequency;}
\DoxyCodeLine{118   uint32\_t CPUCLK\_Frequency;}
\DoxyCodeLine{119   uint32\_t HCLK\_Frequency;}
\DoxyCodeLine{120   uint32\_t PCLK1\_Frequency;}
\DoxyCodeLine{121   uint32\_t PCLK2\_Frequency;}
\DoxyCodeLine{122   uint32\_t PCLK3\_Frequency;}
\DoxyCodeLine{123   uint32\_t PCLK4\_Frequency;}
\DoxyCodeLine{124 \} LL\_RCC\_ClocksTypeDef;}
\DoxyCodeLine{125 }
\DoxyCodeLine{133 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{134 \{}
\DoxyCodeLine{135   uint32\_t PLL\_P\_Frequency;}
\DoxyCodeLine{136   uint32\_t PLL\_Q\_Frequency;}
\DoxyCodeLine{137   uint32\_t PLL\_R\_Frequency;}
\DoxyCodeLine{138 \} LL\_PLL\_ClocksTypeDef;}
\DoxyCodeLine{139 }
\DoxyCodeLine{144 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{145 }
\DoxyCodeLine{146 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#if !defined  (HSE\_VALUE)}}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X) || defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#define HSE\_VALUE    25000000U  }}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define HSE\_VALUE    24000000U  }}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_X || RCC\_VER\_3\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSE\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{164 }
\DoxyCodeLine{165 \textcolor{preprocessor}{\#if !defined  (HSI\_VALUE)}}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define HSI\_VALUE    64000000U  }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSI\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{168 }
\DoxyCodeLine{169 \textcolor{preprocessor}{\#if !defined  (CSI\_VALUE)}}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define CSI\_VALUE    4000000U   }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* CSI\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{172 }
\DoxyCodeLine{173 \textcolor{preprocessor}{\#if !defined  (LSE\_VALUE)}}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define LSE\_VALUE    32768U     }}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LSE\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{176 }
\DoxyCodeLine{177 \textcolor{preprocessor}{\#if !defined  (LSI\_VALUE)}}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define LSI\_VALUE    32000U     }}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LSI\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{180 }
\DoxyCodeLine{181 \textcolor{preprocessor}{\#if !defined  (EXTERNAL\_CLOCK\_VALUE)}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#define EXTERNAL\_CLOCK\_VALUE    12288000U }}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* EXTERNAL\_CLOCK\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{184 }
\DoxyCodeLine{185 \textcolor{preprocessor}{\#if !defined  (HSI48\_VALUE)}}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define HSI48\_VALUE  48000000U  }}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HSI48\_VALUE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{188 }
\DoxyCodeLine{196 \textcolor{preprocessor}{\#define LL\_RCC\_HSI\_DIV1                   RCC\_CR\_HSIDIV\_1}}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define LL\_RCC\_HSI\_DIV2                   RCC\_CR\_HSIDIV\_2}}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define LL\_RCC\_HSI\_DIV4                   RCC\_CR\_HSIDIV\_4}}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#define LL\_RCC\_HSI\_DIV8                   RCC\_CR\_HSIDIV\_8}}
\DoxyCodeLine{207 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_LOW                (uint32\_t)(0x00000000U)}}
\DoxyCodeLine{208 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_MEDIUMLOW          (uint32\_t)(RCC\_BDCR\_LSEDRV\_0)}}
\DoxyCodeLine{209 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_MEDIUMHIGH         (uint32\_t)(RCC\_BDCR\_LSEDRV\_1)}}
\DoxyCodeLine{210 \textcolor{preprocessor}{\#define LL\_RCC\_LSEDRIVE\_HIGH               (uint32\_t)(RCC\_BDCR\_LSEDRV)}}
\DoxyCodeLine{218 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_HSI           RCC\_CFGR\_SW\_HSI}}
\DoxyCodeLine{219 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_CSI           RCC\_CFGR\_SW\_CSI}}
\DoxyCodeLine{220 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_HSE           RCC\_CFGR\_SW\_HSE}}
\DoxyCodeLine{221 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_PLL1          RCC\_CFGR\_SW\_PLL1}}
\DoxyCodeLine{229 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSI    RCC\_CFGR\_SWS\_HSI   }}
\DoxyCodeLine{230 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_CSI    RCC\_CFGR\_SWS\_CSI   }}
\DoxyCodeLine{231 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_HSE    RCC\_CFGR\_SWS\_HSE   }}
\DoxyCodeLine{232 \textcolor{preprocessor}{\#define LL\_RCC\_SYS\_CLKSOURCE\_STATUS\_PLL1   RCC\_CFGR\_SWS\_PLL1  }}
\DoxyCodeLine{240 \textcolor{preprocessor}{\#define LL\_RCC\_SYSWAKEUP\_CLKSOURCE\_HSI     (uint32\_t)(0x00000000U)}}
\DoxyCodeLine{241 \textcolor{preprocessor}{\#define LL\_RCC\_SYSWAKEUP\_CLKSOURCE\_CSI     (uint32\_t)(RCC\_CFGR\_STOPWUCK)}}
\DoxyCodeLine{249 \textcolor{preprocessor}{\#define LL\_RCC\_KERWAKEUP\_CLKSOURCE\_HSI     (uint32\_t)(0x00000000U)}}
\DoxyCodeLine{250 \textcolor{preprocessor}{\#define LL\_RCC\_KERWAKEUP\_CLKSOURCE\_CSI     (uint32\_t)(RCC\_CFGR\_STOPKERWUCK)}}
\DoxyCodeLine{258 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1CPRE\_DIV1)}}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_1                RCC\_D1CFGR\_D1CPRE\_DIV1}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_2                RCC\_D1CFGR\_D1CPRE\_DIV2}}
\DoxyCodeLine{261 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_4                RCC\_D1CFGR\_D1CPRE\_DIV4}}
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_8                RCC\_D1CFGR\_D1CPRE\_DIV8}}
\DoxyCodeLine{263 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_16               RCC\_D1CFGR\_D1CPRE\_DIV16}}
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_64               RCC\_D1CFGR\_D1CPRE\_DIV64}}
\DoxyCodeLine{265 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_128              RCC\_D1CFGR\_D1CPRE\_DIV128}}
\DoxyCodeLine{266 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_256              RCC\_D1CFGR\_D1CPRE\_DIV256}}
\DoxyCodeLine{267 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_512              RCC\_D1CFGR\_D1CPRE\_DIV512}}
\DoxyCodeLine{268 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_1                RCC\_CDCFGR1\_CDCPRE\_DIV1}}
\DoxyCodeLine{270 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_2                RCC\_CDCFGR1\_CDCPRE\_DIV2}}
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_4                RCC\_CDCFGR1\_CDCPRE\_DIV4}}
\DoxyCodeLine{272 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_8                RCC\_CDCFGR1\_CDCPRE\_DIV8}}
\DoxyCodeLine{273 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_16               RCC\_CDCFGR1\_CDCPRE\_DIV16}}
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_64               RCC\_CDCFGR1\_CDCPRE\_DIV64}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_128              RCC\_CDCFGR1\_CDCPRE\_DIV128}}
\DoxyCodeLine{276 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_256              RCC\_CDCFGR1\_CDCPRE\_DIV256}}
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define LL\_RCC\_SYSCLK\_DIV\_512              RCC\_CDCFGR1\_CDCPRE\_DIV512}}
\DoxyCodeLine{278 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1CPRE\_DIV1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{286 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_HPRE\_DIV1)}}
\DoxyCodeLine{287 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_1                   RCC\_D1CFGR\_HPRE\_DIV1}}
\DoxyCodeLine{288 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_2                   RCC\_D1CFGR\_HPRE\_DIV2}}
\DoxyCodeLine{289 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_4                   RCC\_D1CFGR\_HPRE\_DIV4}}
\DoxyCodeLine{290 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_8                   RCC\_D1CFGR\_HPRE\_DIV8}}
\DoxyCodeLine{291 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_16                  RCC\_D1CFGR\_HPRE\_DIV16}}
\DoxyCodeLine{292 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_64                  RCC\_D1CFGR\_HPRE\_DIV64}}
\DoxyCodeLine{293 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_128                 RCC\_D1CFGR\_HPRE\_DIV128}}
\DoxyCodeLine{294 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_256                 RCC\_D1CFGR\_HPRE\_DIV256}}
\DoxyCodeLine{295 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_512                 RCC\_D1CFGR\_HPRE\_DIV512}}
\DoxyCodeLine{296 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{297 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_1                   RCC\_CDCFGR1\_HPRE\_DIV1}}
\DoxyCodeLine{298 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_2                   RCC\_CDCFGR1\_HPRE\_DIV2}}
\DoxyCodeLine{299 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_4                   RCC\_CDCFGR1\_HPRE\_DIV4}}
\DoxyCodeLine{300 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_8                   RCC\_CDCFGR1\_HPRE\_DIV8}}
\DoxyCodeLine{301 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_16                  RCC\_CDCFGR1\_HPRE\_DIV16}}
\DoxyCodeLine{302 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_64                  RCC\_CDCFGR1\_HPRE\_DIV64}}
\DoxyCodeLine{303 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_128                 RCC\_CDCFGR1\_HPRE\_DIV128}}
\DoxyCodeLine{304 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_256                 RCC\_CDCFGR1\_HPRE\_DIV256}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#define LL\_RCC\_AHB\_DIV\_512                 RCC\_CDCFGR1\_HPRE\_DIV512}}
\DoxyCodeLine{306 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_HPRE\_DIV1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{314 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE1\_DIV1)}}
\DoxyCodeLine{315 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_1                  RCC\_D2CFGR\_D2PPRE1\_DIV1}}
\DoxyCodeLine{316 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_2                  RCC\_D2CFGR\_D2PPRE1\_DIV2}}
\DoxyCodeLine{317 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_4                  RCC\_D2CFGR\_D2PPRE1\_DIV4}}
\DoxyCodeLine{318 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_8                  RCC\_D2CFGR\_D2PPRE1\_DIV8}}
\DoxyCodeLine{319 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_16                 RCC\_D2CFGR\_D2PPRE1\_DIV16}}
\DoxyCodeLine{320 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{321 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_1                  RCC\_CDCFGR2\_CDPPRE1\_DIV1}}
\DoxyCodeLine{322 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_2                  RCC\_CDCFGR2\_CDPPRE1\_DIV2}}
\DoxyCodeLine{323 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_4                  RCC\_CDCFGR2\_CDPPRE1\_DIV4}}
\DoxyCodeLine{324 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_8                  RCC\_CDCFGR2\_CDPPRE1\_DIV8}}
\DoxyCodeLine{325 \textcolor{preprocessor}{\#define LL\_RCC\_APB1\_DIV\_16                 RCC\_CDCFGR2\_CDPPRE1\_DIV16}}
\DoxyCodeLine{326 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE1\_DIV1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{334 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE2\_DIV1)}}
\DoxyCodeLine{335 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_1                  RCC\_D2CFGR\_D2PPRE2\_DIV1}}
\DoxyCodeLine{336 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_2                  RCC\_D2CFGR\_D2PPRE2\_DIV2}}
\DoxyCodeLine{337 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_4                  RCC\_D2CFGR\_D2PPRE2\_DIV4}}
\DoxyCodeLine{338 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_8                  RCC\_D2CFGR\_D2PPRE2\_DIV8}}
\DoxyCodeLine{339 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_16                 RCC\_D2CFGR\_D2PPRE2\_DIV16}}
\DoxyCodeLine{340 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{341 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_1                  RCC\_CDCFGR2\_CDPPRE2\_DIV1}}
\DoxyCodeLine{342 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_2                  RCC\_CDCFGR2\_CDPPRE2\_DIV2}}
\DoxyCodeLine{343 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_4                  RCC\_CDCFGR2\_CDPPRE2\_DIV4}}
\DoxyCodeLine{344 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_8                  RCC\_CDCFGR2\_CDPPRE2\_DIV8}}
\DoxyCodeLine{345 \textcolor{preprocessor}{\#define LL\_RCC\_APB2\_DIV\_16                 RCC\_CDCFGR2\_CDPPRE2\_DIV16}}
\DoxyCodeLine{346 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE2\_DIV1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{354 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1PPRE\_DIV1)}}
\DoxyCodeLine{355 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_1                  RCC\_D1CFGR\_D1PPRE\_DIV1}}
\DoxyCodeLine{356 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_2                  RCC\_D1CFGR\_D1PPRE\_DIV2}}
\DoxyCodeLine{357 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_4                  RCC\_D1CFGR\_D1PPRE\_DIV4}}
\DoxyCodeLine{358 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_8                  RCC\_D1CFGR\_D1PPRE\_DIV8}}
\DoxyCodeLine{359 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_16                 RCC\_D1CFGR\_D1PPRE\_DIV16}}
\DoxyCodeLine{360 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{361 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_1                  RCC\_CDCFGR1\_CDPPRE\_DIV1}}
\DoxyCodeLine{362 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_2                  RCC\_CDCFGR1\_CDPPRE\_DIV2}}
\DoxyCodeLine{363 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_4                  RCC\_CDCFGR1\_CDPPRE\_DIV4}}
\DoxyCodeLine{364 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_8                  RCC\_CDCFGR1\_CDPPRE\_DIV8}}
\DoxyCodeLine{365 \textcolor{preprocessor}{\#define LL\_RCC\_APB3\_DIV\_16                 RCC\_CDCFGR1\_CDPPRE\_DIV16}}
\DoxyCodeLine{366 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1PPRE\_DIV1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{374 \textcolor{preprocessor}{\#if defined(RCC\_D3CFGR\_D3PPRE\_DIV1)}}
\DoxyCodeLine{375 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_1                  RCC\_D3CFGR\_D3PPRE\_DIV1}}
\DoxyCodeLine{376 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_2                  RCC\_D3CFGR\_D3PPRE\_DIV2}}
\DoxyCodeLine{377 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_4                  RCC\_D3CFGR\_D3PPRE\_DIV4}}
\DoxyCodeLine{378 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_8                  RCC\_D3CFGR\_D3PPRE\_DIV8}}
\DoxyCodeLine{379 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_16                 RCC\_D3CFGR\_D3PPRE\_DIV16}}
\DoxyCodeLine{380 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{381 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_1                  RCC\_SRDCFGR\_SRDPPRE\_DIV1}}
\DoxyCodeLine{382 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_2                  RCC\_SRDCFGR\_SRDPPRE\_DIV2}}
\DoxyCodeLine{383 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_4                  RCC\_SRDCFGR\_SRDPPRE\_DIV4}}
\DoxyCodeLine{384 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_8                  RCC\_SRDCFGR\_SRDPPRE\_DIV8}}
\DoxyCodeLine{385 \textcolor{preprocessor}{\#define LL\_RCC\_APB4\_DIV\_16                 RCC\_SRDCFGR\_SRDPPRE\_DIV16}}
\DoxyCodeLine{386 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CFGR\_D3PPRE\_DIV1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{394 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_HSI              (uint32\_t)((RCC\_CFGR\_MCO1>>16U) | 0x00000000U)}}
\DoxyCodeLine{395 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_LSE              (uint32\_t)((RCC\_CFGR\_MCO1>>16U) | RCC\_CFGR\_MCO1\_0)}}
\DoxyCodeLine{396 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_HSE              (uint32\_t)((RCC\_CFGR\_MCO1>>16U) | RCC\_CFGR\_MCO1\_1)}}
\DoxyCodeLine{397 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_PLL1QCLK         (uint32\_t)((RCC\_CFGR\_MCO1>>16U) | RCC\_CFGR\_MCO1\_1|RCC\_CFGR\_MCO1\_0)}}
\DoxyCodeLine{398 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1SOURCE\_HSI48            (uint32\_t)((RCC\_CFGR\_MCO1>>16U) | RCC\_CFGR\_MCO1\_2)}}
\DoxyCodeLine{399 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2SOURCE\_SYSCLK           (uint32\_t)((RCC\_CFGR\_MCO2>>16U) | 0x00000000U)}}
\DoxyCodeLine{400 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2SOURCE\_PLL2PCLK         (uint32\_t)((RCC\_CFGR\_MCO2>>16U) | RCC\_CFGR\_MCO2\_0)}}
\DoxyCodeLine{401 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2SOURCE\_HSE              (uint32\_t)((RCC\_CFGR\_MCO2>>16U) | RCC\_CFGR\_MCO2\_1)}}
\DoxyCodeLine{402 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2SOURCE\_PLL1PCLK         (uint32\_t)((RCC\_CFGR\_MCO2>>16U) | RCC\_CFGR\_MCO2\_1|RCC\_CFGR\_MCO2\_0)}}
\DoxyCodeLine{403 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2SOURCE\_CSI              (uint32\_t)((RCC\_CFGR\_MCO2>>16U) | RCC\_CFGR\_MCO2\_2)}}
\DoxyCodeLine{404 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2SOURCE\_LSI              (uint32\_t)((RCC\_CFGR\_MCO2>>16U) | RCC\_CFGR\_MCO2\_2|RCC\_CFGR\_MCO2\_0)}}
\DoxyCodeLine{412 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_1                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_0)}}
\DoxyCodeLine{413 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_2                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_1)}}
\DoxyCodeLine{414 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_3                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_1)}}
\DoxyCodeLine{415 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_4                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{416 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_5                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{417 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_6                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{418 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_7                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2)}}
\DoxyCodeLine{419 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_8                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{420 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_9                  (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{421 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_10                 (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{422 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_11                 (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{423 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_12                 (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_2 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{424 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_13                 (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_0 | RCC\_CFGR\_MCO1PRE\_2 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{425 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_14                 (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE\_1 | RCC\_CFGR\_MCO1PRE\_2 | RCC\_CFGR\_MCO1PRE\_3)}}
\DoxyCodeLine{426 \textcolor{preprocessor}{\#define LL\_RCC\_MCO1\_DIV\_15                 (uint32\_t)((RCC\_CFGR\_MCO1PRE>>16U) | RCC\_CFGR\_MCO1PRE)}}
\DoxyCodeLine{427 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_1                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_0)}}
\DoxyCodeLine{428 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_2                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_1)}}
\DoxyCodeLine{429 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_3                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_0 | RCC\_CFGR\_MCO2PRE\_1)}}
\DoxyCodeLine{430 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_4                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_2)}}
\DoxyCodeLine{431 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_5                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_0 | RCC\_CFGR\_MCO2PRE\_2)}}
\DoxyCodeLine{432 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_6                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_1 | RCC\_CFGR\_MCO2PRE\_2)}}
\DoxyCodeLine{433 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_7                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_0 | RCC\_CFGR\_MCO2PRE\_1 | RCC\_CFGR\_MCO2PRE\_2)}}
\DoxyCodeLine{434 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_8                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_3)}}
\DoxyCodeLine{435 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_9                  (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_0 | RCC\_CFGR\_MCO2PRE\_3)}}
\DoxyCodeLine{436 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_10                 (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_1 | RCC\_CFGR\_MCO2PRE\_3)}}
\DoxyCodeLine{437 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_11                 (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_0 | RCC\_CFGR\_MCO2PRE\_1 | RCC\_CFGR\_MCO2PRE\_3)}}
\DoxyCodeLine{438 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_12                 (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_2 | RCC\_CFGR\_MCO2PRE\_3)}}
\DoxyCodeLine{439 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_13                 (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_0 | RCC\_CFGR\_MCO2PRE\_2 | RCC\_CFGR\_MCO2PRE\_3)}}
\DoxyCodeLine{440 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_14                 (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE\_1 | RCC\_CFGR\_MCO2PRE\_2 | RCC\_CFGR\_MCO2PRE\_3)}}
\DoxyCodeLine{441 \textcolor{preprocessor}{\#define LL\_RCC\_MCO2\_DIV\_15                 (uint32\_t)((RCC\_CFGR\_MCO2PRE>>16U) | RCC\_CFGR\_MCO2PRE)}}
\DoxyCodeLine{442 }
\DoxyCodeLine{450 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_NOCLOCK                  (uint32\_t)(0x00000000U)}}
\DoxyCodeLine{451 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_2                (uint32\_t)(RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{452 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_3                (uint32\_t)(RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{453 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_4                (uint32\_t)(RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{454 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_5                (uint32\_t)(RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{455 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_6                (uint32\_t)(RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{456 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_7                (uint32\_t)(RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{457 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_8                (uint32\_t)(RCC\_CFGR\_RTCPRE\_3)}}
\DoxyCodeLine{458 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_9                (uint32\_t)(RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{459 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_10               (uint32\_t)(RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{460 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_11               (uint32\_t)(RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{461 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_12               (uint32\_t)(RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{462 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_13               (uint32\_t)(RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{463 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_14               (uint32\_t)(RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{464 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_15               (uint32\_t)(RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{465 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_16               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4)}}
\DoxyCodeLine{466 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_17               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{467 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_18               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{468 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_19               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{469 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_20               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{470 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_21               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{471 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_22               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{472 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_23               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{473 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_24               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3)}}
\DoxyCodeLine{474 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_25               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{475 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_26               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{476 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_27               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{477 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_28               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{478 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_29               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{479 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_30               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{480 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_31               (uint32\_t)(RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{481 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_32               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5)}}
\DoxyCodeLine{482 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_33               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{483 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_34               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{484 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_35               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{485 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_36               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{486 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_37               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{487 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_38               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{488 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_39               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{489 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_40               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3)}}
\DoxyCodeLine{490 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_41               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{491 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_42               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{492 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_43               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{493 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_44               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{494 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_45               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{495 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_46               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{496 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_47               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{497 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_48               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4)}}
\DoxyCodeLine{498 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_49               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{499 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_50               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{500 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_51               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{501 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_52               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{502 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_53               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{503 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_54               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{504 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_55               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{505 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_56               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3)}}
\DoxyCodeLine{506 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_57               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{507 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_58               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{508 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_59               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{509 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_60               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2)}}
\DoxyCodeLine{510 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_61               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{511 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_62               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1)}}
\DoxyCodeLine{512 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_HSE\_DIV\_63               (uint32\_t)(RCC\_CFGR\_RTCPRE\_5|RCC\_CFGR\_RTCPRE\_4|RCC\_CFGR\_RTCPRE\_3|RCC\_CFGR\_RTCPRE\_2|RCC\_CFGR\_RTCPRE\_1|RCC\_CFGR\_RTCPRE\_0)}}
\DoxyCodeLine{520 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{521 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PCLK2         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16SEL, RCC\_D2CCIP2R\_USART16SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{522 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PLL2Q         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16SEL, RCC\_D2CCIP2R\_USART16SEL\_Pos, RCC\_D2CCIP2R\_USART16SEL\_0)}}
\DoxyCodeLine{523 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PLL3Q         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16SEL, RCC\_D2CCIP2R\_USART16SEL\_Pos, RCC\_D2CCIP2R\_USART16SEL\_1)}}
\DoxyCodeLine{524 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_HSI           LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16SEL, RCC\_D2CCIP2R\_USART16SEL\_Pos, RCC\_D2CCIP2R\_USART16SEL\_0 | RCC\_D2CCIP2R\_USART16SEL\_1)}}
\DoxyCodeLine{525 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_CSI           LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16SEL, RCC\_D2CCIP2R\_USART16SEL\_Pos, RCC\_D2CCIP2R\_USART16SEL\_2)}}
\DoxyCodeLine{526 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_LSE           LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16SEL, RCC\_D2CCIP2R\_USART16SEL\_Pos, RCC\_D2CCIP2R\_USART16SEL\_0 | RCC\_D2CCIP2R\_USART16SEL\_2)}}
\DoxyCodeLine{527 \textcolor{comment}{/*  Aliases */}}
\DoxyCodeLine{528 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PCLK2      LL\_RCC\_USART16\_CLKSOURCE\_PCLK2}}
\DoxyCodeLine{529 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PLL2Q      LL\_RCC\_USART16\_CLKSOURCE\_PLL2Q}}
\DoxyCodeLine{530 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PLL3Q      LL\_RCC\_USART16\_CLKSOURCE\_PLL3Q}}
\DoxyCodeLine{531 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_HSI        LL\_RCC\_USART16\_CLKSOURCE\_HSI}}
\DoxyCodeLine{532 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_CSI        LL\_RCC\_USART16\_CLKSOURCE\_CSI}}
\DoxyCodeLine{533 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_LSE        LL\_RCC\_USART16\_CLKSOURCE\_LSE}}
\DoxyCodeLine{534 }
\DoxyCodeLine{535 \textcolor{preprocessor}{\#elif defined(RCC\_D2CCIP2R\_USART16910SEL)}}
\DoxyCodeLine{536 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PCLK2      LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16910SEL, RCC\_D2CCIP2R\_USART16910SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{537 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PLL2Q      LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16910SEL, RCC\_D2CCIP2R\_USART16910SEL\_Pos, RCC\_D2CCIP2R\_USART16910SEL\_0)}}
\DoxyCodeLine{538 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PLL3Q      LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16910SEL, RCC\_D2CCIP2R\_USART16910SEL\_Pos, RCC\_D2CCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{539 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_HSI        LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16910SEL, RCC\_D2CCIP2R\_USART16910SEL\_Pos, RCC\_D2CCIP2R\_USART16910SEL\_0 | RCC\_D2CCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{540 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_CSI        LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16910SEL, RCC\_D2CCIP2R\_USART16910SEL\_Pos, RCC\_D2CCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{541 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_LSE        LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16910SEL, RCC\_D2CCIP2R\_USART16910SEL\_Pos, RCC\_D2CCIP2R\_USART16910SEL\_0 | RCC\_D2CCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{542 \textcolor{comment}{/*  Aliases */}}
\DoxyCodeLine{543 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PCLK2         LL\_RCC\_USART16910\_CLKSOURCE\_PCLK2}}
\DoxyCodeLine{544 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PLL2Q         LL\_RCC\_USART16910\_CLKSOURCE\_PLL2Q}}
\DoxyCodeLine{545 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PLL3Q         LL\_RCC\_USART16910\_CLKSOURCE\_PLL3Q}}
\DoxyCodeLine{546 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_HSI           LL\_RCC\_USART16910\_CLKSOURCE\_HSI}}
\DoxyCodeLine{547 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_CSI           LL\_RCC\_USART16910\_CLKSOURCE\_CSI}}
\DoxyCodeLine{548 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_LSE           LL\_RCC\_USART16910\_CLKSOURCE\_LSE}}
\DoxyCodeLine{549 }
\DoxyCodeLine{550 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{551 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PCLK2      LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART16910SEL, RCC\_CDCCIP2R\_USART16910SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{552 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PLL2Q      LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART16910SEL, RCC\_CDCCIP2R\_USART16910SEL\_Pos, RCC\_CDCCIP2R\_USART16910SEL\_0)}}
\DoxyCodeLine{553 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_PLL3Q      LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART16910SEL, RCC\_CDCCIP2R\_USART16910SEL\_Pos, RCC\_CDCCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{554 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_HSI        LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART16910SEL, RCC\_CDCCIP2R\_USART16910SEL\_Pos, RCC\_CDCCIP2R\_USART16910SEL\_0 | RCC\_CDCCIP2R\_USART16910SEL\_1)}}
\DoxyCodeLine{555 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_CSI        LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART16910SEL, RCC\_CDCCIP2R\_USART16910SEL\_Pos, RCC\_CDCCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{556 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE\_LSE        LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART16910SEL, RCC\_CDCCIP2R\_USART16910SEL\_Pos, RCC\_CDCCIP2R\_USART16910SEL\_0 | RCC\_CDCCIP2R\_USART16910SEL\_2)}}
\DoxyCodeLine{557 \textcolor{comment}{/*  Aliases */}}
\DoxyCodeLine{558 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PCLK2         LL\_RCC\_USART16910\_CLKSOURCE\_PCLK2}}
\DoxyCodeLine{559 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PLL2Q         LL\_RCC\_USART16910\_CLKSOURCE\_PLL2Q}}
\DoxyCodeLine{560 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_PLL3Q         LL\_RCC\_USART16910\_CLKSOURCE\_PLL3Q}}
\DoxyCodeLine{561 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_HSI           LL\_RCC\_USART16910\_CLKSOURCE\_HSI}}
\DoxyCodeLine{562 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_CSI           LL\_RCC\_USART16910\_CLKSOURCE\_CSI}}
\DoxyCodeLine{563 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE\_LSE           LL\_RCC\_USART16910\_CLKSOURCE\_LSE}}
\DoxyCodeLine{564 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{565 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{566 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_PCLK1     LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART28SEL, RCC\_D2CCIP2R\_USART28SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{567 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_PLL2Q     LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART28SEL, RCC\_D2CCIP2R\_USART28SEL\_Pos, RCC\_D2CCIP2R\_USART28SEL\_0)}}
\DoxyCodeLine{568 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_PLL3Q     LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART28SEL, RCC\_D2CCIP2R\_USART28SEL\_Pos, RCC\_D2CCIP2R\_USART28SEL\_1)}}
\DoxyCodeLine{569 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_HSI       LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART28SEL, RCC\_D2CCIP2R\_USART28SEL\_Pos, RCC\_D2CCIP2R\_USART28SEL\_0 | RCC\_D2CCIP2R\_USART28SEL\_1)}}
\DoxyCodeLine{570 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_CSI       LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART28SEL, RCC\_D2CCIP2R\_USART28SEL\_Pos, RCC\_D2CCIP2R\_USART28SEL\_2)}}
\DoxyCodeLine{571 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_LSE       LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART28SEL, RCC\_D2CCIP2R\_USART28SEL\_Pos, RCC\_D2CCIP2R\_USART28SEL\_0 | RCC\_D2CCIP2R\_USART28SEL\_2)}}
\DoxyCodeLine{572 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{573 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_PCLK1     LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART234578SEL, RCC\_CDCCIP2R\_USART234578SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{574 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_PLL2Q     LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART234578SEL, RCC\_CDCCIP2R\_USART234578SEL\_Pos, RCC\_CDCCIP2R\_USART234578SEL\_0)}}
\DoxyCodeLine{575 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_PLL3Q     LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART234578SEL, RCC\_CDCCIP2R\_USART234578SEL\_Pos, RCC\_CDCCIP2R\_USART234578SEL\_1)}}
\DoxyCodeLine{576 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_HSI       LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART234578SEL, RCC\_CDCCIP2R\_USART234578SEL\_Pos, RCC\_CDCCIP2R\_USART234578SEL\_0 | RCC\_CDCCIP2R\_USART234578SEL\_1)}}
\DoxyCodeLine{577 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_CSI       LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART234578SEL, RCC\_CDCCIP2R\_USART234578SEL\_Pos, RCC\_CDCCIP2R\_USART234578SEL\_2)}}
\DoxyCodeLine{578 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE\_LSE       LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART234578SEL, RCC\_CDCCIP2R\_USART234578SEL\_Pos, RCC\_CDCCIP2R\_USART234578SEL\_0 | RCC\_CDCCIP2R\_USART234578SEL\_2)}}
\DoxyCodeLine{579 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART28SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{587 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{588 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK4         (0x00000000U)}}
\DoxyCodeLine{589 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_PLL2Q         (RCC\_D3CCIPR\_LPUART1SEL\_0)}}
\DoxyCodeLine{590 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_PLL3Q         (RCC\_D3CCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{591 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_HSI           (RCC\_D3CCIPR\_LPUART1SEL\_0 | RCC\_D3CCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{592 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_CSI           (RCC\_D3CCIPR\_LPUART1SEL\_2)}}
\DoxyCodeLine{593 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_LSE           (RCC\_D3CCIPR\_LPUART1SEL\_0 | RCC\_D3CCIPR\_LPUART1SEL\_2)}}
\DoxyCodeLine{594 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{595 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_PCLK4         (0x00000000U)}}
\DoxyCodeLine{596 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_PLL2Q         (RCC\_SRDCCIPR\_LPUART1SEL\_0)}}
\DoxyCodeLine{597 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_PLL3Q         (RCC\_SRDCCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{598 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_HSI           (RCC\_SRDCCIPR\_LPUART1SEL\_0 | RCC\_SRDCCIPR\_LPUART1SEL\_1)}}
\DoxyCodeLine{599 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_CSI           (RCC\_SRDCCIPR\_LPUART1SEL\_2)}}
\DoxyCodeLine{600 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE\_LSE           (RCC\_SRDCCIPR\_LPUART1SEL\_0 | RCC\_SRDCCIPR\_LPUART1SEL\_2)}}
\DoxyCodeLine{601 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPUART1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{609 \textcolor{preprocessor}{\#if defined (RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{610 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_PCLK1          LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C123SEL, RCC\_D2CCIP2R\_I2C123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{611 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_PLL3R          LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C123SEL, RCC\_D2CCIP2R\_I2C123SEL\_Pos, RCC\_D2CCIP2R\_I2C123SEL\_0)}}
\DoxyCodeLine{612 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_HSI            LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C123SEL, RCC\_D2CCIP2R\_I2C123SEL\_Pos, RCC\_D2CCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{613 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_CSI            LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C123SEL, RCC\_D2CCIP2R\_I2C123SEL\_Pos, RCC\_D2CCIP2R\_I2C123SEL\_0 | RCC\_D2CCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{614 \textcolor{comment}{/*  Aliases */}}
\DoxyCodeLine{615 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_PCLK1         LL\_RCC\_I2C123\_CLKSOURCE\_PCLK1}}
\DoxyCodeLine{616 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_PLL3R         LL\_RCC\_I2C123\_CLKSOURCE\_PLL3R}}
\DoxyCodeLine{617 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_HSI           LL\_RCC\_I2C123\_CLKSOURCE\_HSI}}
\DoxyCodeLine{618 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_CSI           LL\_RCC\_I2C123\_CLKSOURCE\_CSI}}
\DoxyCodeLine{619 }
\DoxyCodeLine{620 \textcolor{preprocessor}{\#elif defined (RCC\_D2CCIP2R\_I2C1235SEL)}}
\DoxyCodeLine{621 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_PCLK1         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C1235SEL, RCC\_D2CCIP2R\_I2C1235SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{622 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_PLL3R         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C1235SEL, RCC\_D2CCIP2R\_I2C1235SEL\_Pos, RCC\_D2CCIP2R\_I2C1235SEL\_0)}}
\DoxyCodeLine{623 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_HSI           LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C1235SEL, RCC\_D2CCIP2R\_I2C1235SEL\_Pos, RCC\_D2CCIP2R\_I2C1235SEL\_1)}}
\DoxyCodeLine{624 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE\_CSI           LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C1235SEL, RCC\_D2CCIP2R\_I2C1235SEL\_Pos, RCC\_D2CCIP2R\_I2C1235SEL\_0 | RCC\_D2CCIP2R\_I2C1235SEL\_1)}}
\DoxyCodeLine{625 \textcolor{comment}{/*  Aliases */}}
\DoxyCodeLine{626 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_PCLK1          LL\_RCC\_I2C1235\_CLKSOURCE\_PCLK1}}
\DoxyCodeLine{627 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_PLL3R          LL\_RCC\_I2C1235\_CLKSOURCE\_PLL3R}}
\DoxyCodeLine{628 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_HSI            LL\_RCC\_I2C1235\_CLKSOURCE\_HSI}}
\DoxyCodeLine{629 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_CSI            LL\_RCC\_I2C1235\_CLKSOURCE\_CSI}}
\DoxyCodeLine{630 }
\DoxyCodeLine{631 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{632 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_PCLK1          LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_I2C123SEL, RCC\_CDCCIP2R\_I2C123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{633 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_PLL3R          LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_I2C123SEL, RCC\_CDCCIP2R\_I2C123SEL\_Pos, RCC\_CDCCIP2R\_I2C123SEL\_0)}}
\DoxyCodeLine{634 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_HSI            LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_I2C123SEL, RCC\_CDCCIP2R\_I2C123SEL\_Pos, RCC\_CDCCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{635 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE\_CSI            LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_I2C123SEL, RCC\_CDCCIP2R\_I2C123SEL\_Pos, RCC\_CDCCIP2R\_I2C123SEL\_0 | RCC\_CDCCIP2R\_I2C123SEL\_1)}}
\DoxyCodeLine{636 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_I2C123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{637 \textcolor{preprocessor}{\#if defined (RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{638 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_PCLK4            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_I2C4SEL,    RCC\_D3CCIPR\_I2C4SEL\_Pos,    0x00000000U)}}
\DoxyCodeLine{639 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_PLL3R            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_I2C4SEL,    RCC\_D3CCIPR\_I2C4SEL\_Pos,    RCC\_D3CCIPR\_I2C4SEL\_0)}}
\DoxyCodeLine{640 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_HSI              LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_I2C4SEL,    RCC\_D3CCIPR\_I2C4SEL\_Pos,    RCC\_D3CCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{641 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_CSI              LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_I2C4SEL,    RCC\_D3CCIPR\_I2C4SEL\_Pos,    RCC\_D3CCIPR\_I2C4SEL\_0 | RCC\_D3CCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{642 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{643 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_PCLK4            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_I2C4SEL,    RCC\_SRDCCIPR\_I2C4SEL\_Pos,    0x00000000U)}}
\DoxyCodeLine{644 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_PLL3R            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_I2C4SEL,    RCC\_SRDCCIPR\_I2C4SEL\_Pos,    RCC\_SRDCCIPR\_I2C4SEL\_0)}}
\DoxyCodeLine{645 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_HSI              LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_I2C4SEL,    RCC\_SRDCCIPR\_I2C4SEL\_Pos,    RCC\_SRDCCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{646 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE\_CSI              LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_I2C4SEL,    RCC\_SRDCCIPR\_I2C4SEL\_Pos,    RCC\_SRDCCIPR\_I2C4SEL\_0 | RCC\_SRDCCIPR\_I2C4SEL\_1)}}
\DoxyCodeLine{647 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_I2C4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{655 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{656 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1          LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_LPTIM1SEL,  RCC\_D2CCIP2R\_LPTIM1SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{657 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_PLL2P          LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_LPTIM1SEL,  RCC\_D2CCIP2R\_LPTIM1SEL\_Pos,  RCC\_D2CCIP2R\_LPTIM1SEL\_0)}}
\DoxyCodeLine{658 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_PLL3R          LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_LPTIM1SEL,  RCC\_D2CCIP2R\_LPTIM1SEL\_Pos,  RCC\_D2CCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{659 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE            LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_LPTIM1SEL,  RCC\_D2CCIP2R\_LPTIM1SEL\_Pos,  RCC\_D2CCIP2R\_LPTIM1SEL\_0 | RCC\_D2CCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{660 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI            LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_LPTIM1SEL,  RCC\_D2CCIP2R\_LPTIM1SEL\_Pos,  RCC\_D2CCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{661 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_CLKP           LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_LPTIM1SEL,  RCC\_D2CCIP2R\_LPTIM1SEL\_Pos,  RCC\_D2CCIP2R\_LPTIM1SEL\_0 | RCC\_D2CCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{662 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{663 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_PCLK1          LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_LPTIM1SEL,  RCC\_CDCCIP2R\_LPTIM1SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{664 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_PLL2P          LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_LPTIM1SEL,  RCC\_CDCCIP2R\_LPTIM1SEL\_Pos,  RCC\_CDCCIP2R\_LPTIM1SEL\_0)}}
\DoxyCodeLine{665 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_PLL3R          LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_LPTIM1SEL,  RCC\_CDCCIP2R\_LPTIM1SEL\_Pos,  RCC\_CDCCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{666 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_LSE            LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_LPTIM1SEL,  RCC\_CDCCIP2R\_LPTIM1SEL\_Pos,  RCC\_CDCCIP2R\_LPTIM1SEL\_0 | RCC\_CDCCIP2R\_LPTIM1SEL\_1)}}
\DoxyCodeLine{667 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_LSI            LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_LPTIM1SEL,  RCC\_CDCCIP2R\_LPTIM1SEL\_Pos,  RCC\_CDCCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{668 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE\_CLKP           LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_LPTIM1SEL,  RCC\_CDCCIP2R\_LPTIM1SEL\_Pos,  RCC\_CDCCIP2R\_LPTIM1SEL\_0 | RCC\_CDCCIP2R\_LPTIM1SEL\_2)}}
\DoxyCodeLine{669 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_LPTIM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{670 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{671 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_PCLK4          LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM2SEL,   RCC\_D3CCIPR\_LPTIM2SEL\_Pos,   0x00000000U)}}
\DoxyCodeLine{672 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_PLL2P          LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM2SEL,   RCC\_D3CCIPR\_LPTIM2SEL\_Pos,   RCC\_D3CCIPR\_LPTIM2SEL\_0)}}
\DoxyCodeLine{673 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_PLL3R          LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM2SEL,   RCC\_D3CCIPR\_LPTIM2SEL\_Pos,   RCC\_D3CCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{674 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_LSE            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM2SEL,   RCC\_D3CCIPR\_LPTIM2SEL\_Pos,   RCC\_D3CCIPR\_LPTIM2SEL\_0 | RCC\_D3CCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{675 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_LSI            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM2SEL,   RCC\_D3CCIPR\_LPTIM2SEL\_Pos,   RCC\_D3CCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{676 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_CLKP           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM2SEL,   RCC\_D3CCIPR\_LPTIM2SEL\_Pos,   RCC\_D3CCIPR\_LPTIM2SEL\_0 | RCC\_D3CCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{677 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{678 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_PCLK4          LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM2SEL,   RCC\_SRDCCIPR\_LPTIM2SEL\_Pos,   0x00000000U)}}
\DoxyCodeLine{679 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_PLL2P          LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM2SEL,   RCC\_SRDCCIPR\_LPTIM2SEL\_Pos,   RCC\_SRDCCIPR\_LPTIM2SEL\_0)}}
\DoxyCodeLine{680 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_PLL3R          LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM2SEL,   RCC\_SRDCCIPR\_LPTIM2SEL\_Pos,   RCC\_SRDCCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{681 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_LSE            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM2SEL,   RCC\_SRDCCIPR\_LPTIM2SEL\_Pos,   RCC\_SRDCCIPR\_LPTIM2SEL\_0 | RCC\_SRDCCIPR\_LPTIM2SEL\_1)}}
\DoxyCodeLine{682 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_LSI            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM2SEL,   RCC\_SRDCCIPR\_LPTIM2SEL\_Pos,   RCC\_SRDCCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{683 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE\_CLKP           LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM2SEL,   RCC\_SRDCCIPR\_LPTIM2SEL\_Pos,   RCC\_SRDCCIPR\_LPTIM2SEL\_0 | RCC\_SRDCCIPR\_LPTIM2SEL\_2)}}
\DoxyCodeLine{684 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{685 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{686 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_PCLK4        LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM345SEL, RCC\_D3CCIPR\_LPTIM345SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{687 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_PLL2P        LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM345SEL, RCC\_D3CCIPR\_LPTIM345SEL\_Pos, RCC\_D3CCIPR\_LPTIM345SEL\_0)}}
\DoxyCodeLine{688 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_PLL3R        LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM345SEL, RCC\_D3CCIPR\_LPTIM345SEL\_Pos, RCC\_D3CCIPR\_LPTIM345SEL\_1)}}
\DoxyCodeLine{689 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_LSE          LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM345SEL, RCC\_D3CCIPR\_LPTIM345SEL\_Pos, RCC\_D3CCIPR\_LPTIM345SEL\_0 | RCC\_D3CCIPR\_LPTIM345SEL\_1)}}
\DoxyCodeLine{690 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_LSI          LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM345SEL, RCC\_D3CCIPR\_LPTIM345SEL\_Pos, RCC\_D3CCIPR\_LPTIM345SEL\_2)}}
\DoxyCodeLine{691 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_CLKP         LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM345SEL, RCC\_D3CCIPR\_LPTIM345SEL\_Pos, RCC\_D3CCIPR\_LPTIM345SEL\_0 | RCC\_D3CCIPR\_LPTIM345SEL\_2)}}
\DoxyCodeLine{692 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{693 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_PCLK4        LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM3SEL, RCC\_SRDCCIPR\_LPTIM3SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{694 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_PLL2P        LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM3SEL, RCC\_SRDCCIPR\_LPTIM3SEL\_Pos, RCC\_SRDCCIPR\_LPTIM3SEL\_0)}}
\DoxyCodeLine{695 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_PLL3R        LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM3SEL, RCC\_SRDCCIPR\_LPTIM3SEL\_Pos, RCC\_SRDCCIPR\_LPTIM3SEL\_1)}}
\DoxyCodeLine{696 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_LSE          LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM3SEL, RCC\_SRDCCIPR\_LPTIM3SEL\_Pos, RCC\_SRDCCIPR\_LPTIM3SEL\_0 | RCC\_SRDCCIPR\_LPTIM3SEL\_1)}}
\DoxyCodeLine{697 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_LSI          LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM3SEL, RCC\_SRDCCIPR\_LPTIM3SEL\_Pos, RCC\_SRDCCIPR\_LPTIM3SEL\_2)}}
\DoxyCodeLine{698 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE\_CLKP         LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM3SEL, RCC\_SRDCCIPR\_LPTIM3SEL\_Pos, RCC\_SRDCCIPR\_LPTIM3SEL\_0 | RCC\_SRDCCIPR\_LPTIM3SEL\_2)}}
\DoxyCodeLine{699 \textcolor{comment}{/* aliases*/}}
\DoxyCodeLine{700 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM3\_CLKSOURCE\_PCLK4          LL\_RCC\_LPTIM345\_CLKSOURCE\_PCLK4}}
\DoxyCodeLine{701 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM3\_CLKSOURCE\_PLL2P          LL\_RCC\_LPTIM345\_CLKSOURCE\_PLL2P}}
\DoxyCodeLine{702 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM3\_CLKSOURCE\_PLL3R          LL\_RCC\_LPTIM345\_CLKSOURCE\_PLL3R}}
\DoxyCodeLine{703 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM3\_CLKSOURCE\_LSE            LL\_RCC\_LPTIM345\_CLKSOURCE\_LSE}}
\DoxyCodeLine{704 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM3\_CLKSOURCE\_LSI            LL\_RCC\_LPTIM345\_CLKSOURCE\_LSI}}
\DoxyCodeLine{705 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM3\_CLKSOURCE\_CLKP           LL\_RCC\_LPTIM345\_CLKSOURCE\_CLKP}}
\DoxyCodeLine{706 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM345SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{714 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{715 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL1Q            LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI1SEL,  RCC\_D2CCIP1R\_SAI1SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{716 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL2P            LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI1SEL,  RCC\_D2CCIP1R\_SAI1SEL\_Pos,  RCC\_D2CCIP1R\_SAI1SEL\_0)}}
\DoxyCodeLine{717 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL3P            LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI1SEL,  RCC\_D2CCIP1R\_SAI1SEL\_Pos,  RCC\_D2CCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{718 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_I2S\_CKIN         LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI1SEL,  RCC\_D2CCIP1R\_SAI1SEL\_Pos,  RCC\_D2CCIP1R\_SAI1SEL\_0 | RCC\_D2CCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{719 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_CLKP             LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI1SEL,  RCC\_D2CCIP1R\_SAI1SEL\_Pos,  RCC\_D2CCIP1R\_SAI1SEL\_2)}}
\DoxyCodeLine{720 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{721 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL1Q            LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SAI1SEL,  RCC\_CDCCIP1R\_SAI1SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{722 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL2P            LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SAI1SEL,  RCC\_CDCCIP1R\_SAI1SEL\_Pos,  RCC\_CDCCIP1R\_SAI1SEL\_0)}}
\DoxyCodeLine{723 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_PLL3P            LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SAI1SEL,  RCC\_CDCCIP1R\_SAI1SEL\_Pos,  RCC\_CDCCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{724 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_I2S\_CKIN         LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SAI1SEL,  RCC\_CDCCIP1R\_SAI1SEL\_Pos,  RCC\_CDCCIP1R\_SAI1SEL\_0 | RCC\_CDCCIP1R\_SAI1SEL\_1)}}
\DoxyCodeLine{725 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE\_CLKP             LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SAI1SEL,  RCC\_CDCCIP1R\_SAI1SEL\_Pos,  RCC\_CDCCIP1R\_SAI1SEL\_2)}}
\DoxyCodeLine{726 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{727 \textcolor{preprocessor}{\#if defined(SAI3)}}
\DoxyCodeLine{728 \textcolor{preprocessor}{\#define LL\_RCC\_SAI23\_CLKSOURCE\_PLL1Q           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI23SEL, RCC\_D2CCIP1R\_SAI23SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{729 \textcolor{preprocessor}{\#define LL\_RCC\_SAI23\_CLKSOURCE\_PLL2P           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI23SEL, RCC\_D2CCIP1R\_SAI23SEL\_Pos, RCC\_D2CCIP1R\_SAI23SEL\_0)}}
\DoxyCodeLine{730 \textcolor{preprocessor}{\#define LL\_RCC\_SAI23\_CLKSOURCE\_PLL3P           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI23SEL, RCC\_D2CCIP1R\_SAI23SEL\_Pos, RCC\_D2CCIP1R\_SAI23SEL\_1)}}
\DoxyCodeLine{731 \textcolor{preprocessor}{\#define LL\_RCC\_SAI23\_CLKSOURCE\_I2S\_CKIN        LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI23SEL, RCC\_D2CCIP1R\_SAI23SEL\_Pos, RCC\_D2CCIP1R\_SAI23SEL\_0 | RCC\_D2CCIP1R\_SAI23SEL\_1)}}
\DoxyCodeLine{732 \textcolor{preprocessor}{\#define LL\_RCC\_SAI23\_CLKSOURCE\_CLKP            LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI23SEL, RCC\_D2CCIP1R\_SAI23SEL\_Pos, RCC\_D2CCIP1R\_SAI23SEL\_2)}}
\DoxyCodeLine{733 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{734 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{735 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2A\_CLKSOURCE\_PLL1Q           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2ASEL,  RCC\_CDCCIP1R\_SAI2ASEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{736 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2A\_CLKSOURCE\_PLL2P           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2ASEL,  RCC\_CDCCIP1R\_SAI2ASEL\_Pos,  RCC\_CDCCIP1R\_SAI2ASEL\_0)}}
\DoxyCodeLine{737 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2A\_CLKSOURCE\_PLL3P           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2ASEL,  RCC\_CDCCIP1R\_SAI2ASEL\_Pos,  RCC\_CDCCIP1R\_SAI2ASEL\_1)}}
\DoxyCodeLine{738 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2A\_CLKSOURCE\_I2S\_CKIN        LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2ASEL,  RCC\_CDCCIP1R\_SAI2ASEL\_Pos,  RCC\_CDCCIP1R\_SAI2ASEL\_0 | RCC\_CDCCIP1R\_SAI2ASEL\_1)}}
\DoxyCodeLine{739 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2A\_CLKSOURCE\_CLKP            LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2ASEL,  RCC\_CDCCIP1R\_SAI2ASEL\_Pos,  RCC\_CDCCIP1R\_SAI2ASEL\_2)}}
\DoxyCodeLine{740 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2A\_CLKSOURCE\_SPDIF           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2ASEL,  RCC\_CDCCIP1R\_SAI2ASEL\_Pos,  RCC\_CDCCIP1R\_SAI2ASEL\_0 | RCC\_CDCCIP1R\_SAI2ASEL\_2)}}
\DoxyCodeLine{741 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2ASEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{742 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{743 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2B\_CLKSOURCE\_PLL1Q           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2BSEL,  RCC\_CDCCIP1R\_SAI2BSEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{744 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2B\_CLKSOURCE\_PLL2P           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2BSEL,  RCC\_CDCCIP1R\_SAI2BSEL\_Pos,  RCC\_CDCCIP1R\_SAI2BSEL\_0)}}
\DoxyCodeLine{745 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2B\_CLKSOURCE\_PLL3P           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2BSEL,  RCC\_CDCCIP1R\_SAI2BSEL\_Pos,  RCC\_CDCCIP1R\_SAI2BSEL\_1)}}
\DoxyCodeLine{746 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2B\_CLKSOURCE\_I2S\_CKIN        LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2BSEL,  RCC\_CDCCIP1R\_SAI2BSEL\_Pos,  RCC\_CDCCIP1R\_SAI2BSEL\_0 | RCC\_CDCCIP1R\_SAI2BSEL\_1)}}
\DoxyCodeLine{747 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2B\_CLKSOURCE\_CLKP            LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2BSEL,  RCC\_CDCCIP1R\_SAI2BSEL\_Pos,  RCC\_CDCCIP1R\_SAI2BSEL\_2)}}
\DoxyCodeLine{748 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2B\_CLKSOURCE\_SPDIF           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2BSEL,  RCC\_CDCCIP1R\_SAI2BSEL\_Pos,  RCC\_CDCCIP1R\_SAI2BSEL\_0 | RCC\_CDCCIP1R\_SAI2BSEL\_2)}}
\DoxyCodeLine{749 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2BSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{750 \textcolor{preprocessor}{\#if defined(SAI4\_Block\_A)}}
\DoxyCodeLine{751 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4A\_CLKSOURCE\_PLL1Q           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4ASEL,  RCC\_D3CCIPR\_SAI4ASEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{752 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4A\_CLKSOURCE\_PLL2P           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4ASEL,  RCC\_D3CCIPR\_SAI4ASEL\_Pos,  RCC\_D3CCIPR\_SAI4ASEL\_0)}}
\DoxyCodeLine{753 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4A\_CLKSOURCE\_PLL3P           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4ASEL,  RCC\_D3CCIPR\_SAI4ASEL\_Pos,  RCC\_D3CCIPR\_SAI4ASEL\_1)}}
\DoxyCodeLine{754 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4A\_CLKSOURCE\_I2S\_CKIN        LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4ASEL,  RCC\_D3CCIPR\_SAI4ASEL\_Pos,  RCC\_D3CCIPR\_SAI4ASEL\_0 | RCC\_D3CCIPR\_SAI4ASEL\_1)}}
\DoxyCodeLine{755 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4A\_CLKSOURCE\_CLKP            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4ASEL,  RCC\_D3CCIPR\_SAI4ASEL\_Pos,  RCC\_D3CCIPR\_SAI4ASEL\_2)}}
\DoxyCodeLine{756 \textcolor{preprocessor}{\#if defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{757 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4A\_CLKSOURCE\_SPDIF           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4ASEL,  RCC\_D3CCIPR\_SAI4ASEL\_Pos,  RCC\_D3CCIPR\_SAI4ASEL\_2 | RCC\_D3CCIPR\_SAI4ASEL\_0)}}
\DoxyCodeLine{758 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_3\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{759 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4\_Block\_A */}\textcolor{preprocessor}{}}
\DoxyCodeLine{760 \textcolor{preprocessor}{\#if defined(SAI4\_Block\_B)}}
\DoxyCodeLine{761 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4B\_CLKSOURCE\_PLL1Q           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4BSEL,  RCC\_D3CCIPR\_SAI4BSEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{762 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4B\_CLKSOURCE\_PLL2P           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4BSEL,  RCC\_D3CCIPR\_SAI4BSEL\_Pos,  RCC\_D3CCIPR\_SAI4BSEL\_0)}}
\DoxyCodeLine{763 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4B\_CLKSOURCE\_PLL3P           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4BSEL,  RCC\_D3CCIPR\_SAI4BSEL\_Pos,  RCC\_D3CCIPR\_SAI4BSEL\_1)}}
\DoxyCodeLine{764 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4B\_CLKSOURCE\_I2S\_CKIN        LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4BSEL,  RCC\_D3CCIPR\_SAI4BSEL\_Pos,  RCC\_D3CCIPR\_SAI4BSEL\_0 | RCC\_D3CCIPR\_SAI4BSEL\_1)}}
\DoxyCodeLine{765 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4B\_CLKSOURCE\_CLKP            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4BSEL,  RCC\_D3CCIPR\_SAI4BSEL\_Pos,  RCC\_D3CCIPR\_SAI4BSEL\_2)}}
\DoxyCodeLine{766 \textcolor{preprocessor}{\#if defined(RCC\_VER\_3\_0)}}
\DoxyCodeLine{767 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4B\_CLKSOURCE\_SPDIF           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4BSEL,  RCC\_D3CCIPR\_SAI4BSEL\_Pos,  RCC\_D3CCIPR\_SAI4BSEL\_2 | RCC\_D3CCIPR\_SAI4BSEL\_0)}}
\DoxyCodeLine{768 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_3\_0 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{769 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* SAI4\_Block\_B */}\textcolor{preprocessor}{}}
\DoxyCodeLine{777 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{778 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC\_CLKSOURCE\_PLL1Q           (0x00000000U)}}
\DoxyCodeLine{779 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC\_CLKSOURCE\_PLL2R           (RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{780 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{781 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC\_CLKSOURCE\_PLL1Q           (0x00000000U)}}
\DoxyCodeLine{782 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC\_CLKSOURCE\_PLL2R           (RCC\_CDCCIPR\_SDMMCSEL)}}
\DoxyCodeLine{783 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{791 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{792 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_HSI48             (0x00000000U)}}
\DoxyCodeLine{793 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_PLL1Q             (RCC\_D2CCIP2R\_RNGSEL\_0)}}
\DoxyCodeLine{794 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_LSE               (RCC\_D2CCIP2R\_RNGSEL\_1)}}
\DoxyCodeLine{795 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_LSI               (RCC\_D2CCIP2R\_RNGSEL\_1 | RCC\_D2CCIP2R\_RNGSEL\_0)}}
\DoxyCodeLine{796 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{797 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_HSI48             (0x00000000U)}}
\DoxyCodeLine{798 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_PLL1Q             (RCC\_CDCCIP2R\_RNGSEL\_0)}}
\DoxyCodeLine{799 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_LSE               (RCC\_CDCCIP2R\_RNGSEL\_1)}}
\DoxyCodeLine{800 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE\_LSI               (RCC\_CDCCIP2R\_RNGSEL\_1 | RCC\_CDCCIP2R\_RNGSEL\_0)}}
\DoxyCodeLine{801 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_RNGSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{809 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{810 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_DISABLE           (0x00000000U)}}
\DoxyCodeLine{811 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_PLL1Q             (RCC\_D2CCIP2R\_USBSEL\_0)}}
\DoxyCodeLine{812 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_PLL3Q             (RCC\_D2CCIP2R\_USBSEL\_1)}}
\DoxyCodeLine{813 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_HSI48             (RCC\_D2CCIP2R\_USBSEL\_1 | RCC\_D2CCIP2R\_USBSEL\_0)}}
\DoxyCodeLine{814 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{815 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_DISABLE           (0x00000000U)}}
\DoxyCodeLine{816 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_PLL1Q             (RCC\_CDCCIP2R\_USBSEL\_0)}}
\DoxyCodeLine{817 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_PLL3Q             (RCC\_CDCCIP2R\_USBSEL\_1)}}
\DoxyCodeLine{818 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE\_HSI48             (RCC\_CDCCIP2R\_USBSEL\_1 | RCC\_CDCCIP2R\_USBSEL\_0)}}
\DoxyCodeLine{819 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USBSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{827 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{828 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE\_LSE               (0x00000000U)}}
\DoxyCodeLine{829 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE\_LSI               (RCC\_D2CCIP2R\_CECSEL\_0)}}
\DoxyCodeLine{830 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE\_CSI\_DIV122        (RCC\_D2CCIP2R\_CECSEL\_1)}}
\DoxyCodeLine{831 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{832 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE\_LSE               (0x00000000U)}}
\DoxyCodeLine{833 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE\_LSI               (RCC\_CDCCIP2R\_CECSEL\_0)}}
\DoxyCodeLine{834 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE\_CSI\_DIV122        (RCC\_CDCCIP2R\_CECSEL\_1)}}
\DoxyCodeLine{835 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{840 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{844 \textcolor{preprocessor}{\#define LL\_RCC\_DSI\_CLKSOURCE\_PHY               (0x00000000U)}}
\DoxyCodeLine{845 \textcolor{preprocessor}{\#define LL\_RCC\_DSI\_CLKSOURCE\_PLL2Q             (RCC\_D1CCIPR\_DSISEL)}}
\DoxyCodeLine{849 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{850 }
\DoxyCodeLine{854 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{855 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2          (0x00000000U)}}
\DoxyCodeLine{856 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK         (RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{857 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{858 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_PCLK2          (0x00000000U)}}
\DoxyCodeLine{859 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE\_SYSCLK         (RCC\_CDCCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{860 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{865 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{869 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM2\_CLKSOURCE\_PCLK4          (0x00000000U)}}
\DoxyCodeLine{870 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM2\_CLKSOURCE\_SYSCLK         (RCC\_SRDCCIPR\_DFSDM2SEL)}}
\DoxyCodeLine{874 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2\_BASE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{875 }
\DoxyCodeLine{879 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{880 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_HCLK              (0x00000000U)}}
\DoxyCodeLine{881 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_PLL1Q             (RCC\_D1CCIPR\_FMCSEL\_0)}}
\DoxyCodeLine{882 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_PLL2R             (RCC\_D1CCIPR\_FMCSEL\_1)}}
\DoxyCodeLine{883 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_CLKP              (RCC\_D1CCIPR\_FMCSEL\_0 | RCC\_D1CCIPR\_FMCSEL\_1)}}
\DoxyCodeLine{884 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{885 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_HCLK              (0x00000000U)}}
\DoxyCodeLine{886 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_PLL1Q             (RCC\_CDCCIPR\_FMCSEL\_0)}}
\DoxyCodeLine{887 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_PLL2R             (RCC\_CDCCIPR\_FMCSEL\_1)}}
\DoxyCodeLine{888 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE\_CLKP              (RCC\_CDCCIPR\_FMCSEL\_0 | RCC\_CDCCIPR\_FMCSEL\_1)}}
\DoxyCodeLine{889 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_FMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{894 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{898 \textcolor{preprocessor}{\#define LL\_RCC\_QSPI\_CLKSOURCE\_HCLK             (0x00000000U)}}
\DoxyCodeLine{899 \textcolor{preprocessor}{\#define LL\_RCC\_QSPI\_CLKSOURCE\_PLL1Q            (RCC\_D1CCIPR\_QSPISEL\_0)}}
\DoxyCodeLine{900 \textcolor{preprocessor}{\#define LL\_RCC\_QSPI\_CLKSOURCE\_PLL2R            (RCC\_D1CCIPR\_QSPISEL\_1)}}
\DoxyCodeLine{901 \textcolor{preprocessor}{\#define LL\_RCC\_QSPI\_CLKSOURCE\_CLKP             (RCC\_D1CCIPR\_QSPISEL\_0 | RCC\_D1CCIPR\_QSPISEL\_1)}}
\DoxyCodeLine{905 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{906 }
\DoxyCodeLine{907 }
\DoxyCodeLine{908 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{912 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{913 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_HCLK             (0x00000000U)}}
\DoxyCodeLine{914 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_PLL1Q            (RCC\_D1CCIPR\_OCTOSPISEL\_0)}}
\DoxyCodeLine{915 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_PLL2R            (RCC\_D1CCIPR\_OCTOSPISEL\_1)}}
\DoxyCodeLine{916 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_CLKP             (RCC\_D1CCIPR\_OCTOSPISEL\_0 | RCC\_D1CCIPR\_OCTOSPISEL\_1)}}
\DoxyCodeLine{917 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{918 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_HCLK             (0x00000000U)}}
\DoxyCodeLine{919 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_PLL1Q            (RCC\_CDCCIPR\_OCTOSPISEL\_0)}}
\DoxyCodeLine{920 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_PLL2R            (RCC\_CDCCIPR\_OCTOSPISEL\_1)}}
\DoxyCodeLine{921 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE\_CLKP             (RCC\_CDCCIPR\_OCTOSPISEL\_0 | RCC\_CDCCIPR\_OCTOSPISEL\_1)}}
\DoxyCodeLine{922 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_OCTOSPISEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{926 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(OCTOSPI1) || defined(OCTOSPI2) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{927 }
\DoxyCodeLine{928 }
\DoxyCodeLine{932 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{933 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE\_HSI              (0x00000000U)}}
\DoxyCodeLine{934 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE\_CSI              (RCC\_D1CCIPR\_CKPERSEL\_0)}}
\DoxyCodeLine{935 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE\_HSE              (RCC\_D1CCIPR\_CKPERSEL\_1)}}
\DoxyCodeLine{936 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{937 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE\_HSI              (0x00000000U)}}
\DoxyCodeLine{938 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE\_CSI              (RCC\_CDCCIPR\_CKPERSEL\_0)}}
\DoxyCodeLine{939 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE\_HSE              (RCC\_CDCCIPR\_CKPERSEL\_1)}}
\DoxyCodeLine{940 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_CKPERSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{948 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{949 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_PLL1Q          LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI123SEL, RCC\_D2CCIP1R\_SPI123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{950 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_PLL2P          LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI123SEL, RCC\_D2CCIP1R\_SPI123SEL\_Pos, RCC\_D2CCIP1R\_SPI123SEL\_0)}}
\DoxyCodeLine{951 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_PLL3P          LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI123SEL, RCC\_D2CCIP1R\_SPI123SEL\_Pos, RCC\_D2CCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{952 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_I2S\_CKIN       LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI123SEL, RCC\_D2CCIP1R\_SPI123SEL\_Pos, RCC\_D2CCIP1R\_SPI123SEL\_0 | RCC\_D2CCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{953 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_CLKP           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI123SEL, RCC\_D2CCIP1R\_SPI123SEL\_Pos, RCC\_D2CCIP1R\_SPI123SEL\_2)}}
\DoxyCodeLine{954 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{955 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_PLL1Q          LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI123SEL, RCC\_CDCCIP1R\_SPI123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{956 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_PLL2P          LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI123SEL, RCC\_CDCCIP1R\_SPI123SEL\_Pos, RCC\_CDCCIP1R\_SPI123SEL\_0)}}
\DoxyCodeLine{957 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_PLL3P          LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI123SEL, RCC\_CDCCIP1R\_SPI123SEL\_Pos, RCC\_CDCCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{958 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_I2S\_CKIN       LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI123SEL, RCC\_CDCCIP1R\_SPI123SEL\_Pos, RCC\_CDCCIP1R\_SPI123SEL\_0 | RCC\_CDCCIP1R\_SPI123SEL\_1)}}
\DoxyCodeLine{959 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE\_CLKP           LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI123SEL, RCC\_CDCCIP1R\_SPI123SEL\_Pos, RCC\_CDCCIP1R\_SPI123SEL\_2)}}
\DoxyCodeLine{960 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{961 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{962 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_PCLK2           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI45SEL,  RCC\_D2CCIP1R\_SPI45SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{963 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_PLL2Q           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI45SEL,  RCC\_D2CCIP1R\_SPI45SEL\_Pos,  RCC\_D2CCIP1R\_SPI45SEL\_0)}}
\DoxyCodeLine{964 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_PLL3Q           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI45SEL,  RCC\_D2CCIP1R\_SPI45SEL\_Pos,  RCC\_D2CCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{965 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_HSI             LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI45SEL,  RCC\_D2CCIP1R\_SPI45SEL\_Pos,  RCC\_D2CCIP1R\_SPI45SEL\_0 | RCC\_D2CCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{966 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_CSI             LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI45SEL,  RCC\_D2CCIP1R\_SPI45SEL\_Pos,  RCC\_D2CCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{967 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_HSE             LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI45SEL,  RCC\_D2CCIP1R\_SPI45SEL\_Pos,  RCC\_D2CCIP1R\_SPI45SEL\_0 | RCC\_D2CCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{968 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{969 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_PCLK2           LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI45SEL,  RCC\_CDCCIP1R\_SPI45SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{970 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_PLL2Q           LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI45SEL,  RCC\_CDCCIP1R\_SPI45SEL\_Pos,  RCC\_CDCCIP1R\_SPI45SEL\_0)}}
\DoxyCodeLine{971 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_PLL3Q           LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI45SEL,  RCC\_CDCCIP1R\_SPI45SEL\_Pos,  RCC\_CDCCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{972 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_HSI             LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI45SEL,  RCC\_CDCCIP1R\_SPI45SEL\_Pos,  RCC\_CDCCIP1R\_SPI45SEL\_0 | RCC\_CDCCIP1R\_SPI45SEL\_1)}}
\DoxyCodeLine{973 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_CSI             LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI45SEL,  RCC\_CDCCIP1R\_SPI45SEL\_Pos,  RCC\_CDCCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{974 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE\_HSE             LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI45SEL,  RCC\_CDCCIP1R\_SPI45SEL\_Pos,  RCC\_CDCCIP1R\_SPI45SEL\_0 | RCC\_CDCCIP1R\_SPI45SEL\_2)}}
\DoxyCodeLine{975 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* (RCC\_D2CCIP1R\_SPI45SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{976 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{977 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_PCLK4            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SPI6SEL,    RCC\_D3CCIPR\_SPI6SEL\_Pos,    0x00000000U)}}
\DoxyCodeLine{978 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_PLL2Q            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SPI6SEL,    RCC\_D3CCIPR\_SPI6SEL\_Pos,    RCC\_D3CCIPR\_SPI6SEL\_0)}}
\DoxyCodeLine{979 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_PLL3Q            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SPI6SEL,    RCC\_D3CCIPR\_SPI6SEL\_Pos,    RCC\_D3CCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{980 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_HSI              LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SPI6SEL,    RCC\_D3CCIPR\_SPI6SEL\_Pos,    RCC\_D3CCIPR\_SPI6SEL\_0 | RCC\_D3CCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{981 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_CSI              LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SPI6SEL,    RCC\_D3CCIPR\_SPI6SEL\_Pos,    RCC\_D3CCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{982 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_HSE              LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SPI6SEL,    RCC\_D3CCIPR\_SPI6SEL\_Pos,    RCC\_D3CCIPR\_SPI6SEL\_0 | RCC\_D3CCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{983 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{984 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_PCLK4            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,    RCC\_SRDCCIPR\_SPI6SEL\_Pos,    0x00000000U)}}
\DoxyCodeLine{985 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_PLL2Q            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,    RCC\_SRDCCIPR\_SPI6SEL\_Pos,    RCC\_SRDCCIPR\_SPI6SEL\_0)}}
\DoxyCodeLine{986 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_PLL3Q            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,    RCC\_SRDCCIPR\_SPI6SEL\_Pos,    RCC\_SRDCCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{987 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_HSI              LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,    RCC\_SRDCCIPR\_SPI6SEL\_Pos,    RCC\_SRDCCIPR\_SPI6SEL\_0 | RCC\_SRDCCIPR\_SPI6SEL\_1)}}
\DoxyCodeLine{988 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_CSI              LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,    RCC\_SRDCCIPR\_SPI6SEL\_Pos,    RCC\_SRDCCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{989 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_HSE              LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,    RCC\_SRDCCIPR\_SPI6SEL\_Pos,    RCC\_SRDCCIPR\_SPI6SEL\_0 | RCC\_SRDCCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{990 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE\_I2S\_CKIN         LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,    RCC\_SRDCCIPR\_SPI6SEL\_Pos,    RCC\_SRDCCIPR\_SPI6SEL\_1 | RCC\_SRDCCIPR\_SPI6SEL\_2)}}
\DoxyCodeLine{991 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_SPI6SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{999 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{1000 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_PLL1Q           (0x00000000U)}}
\DoxyCodeLine{1001 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_PLL2R           (RCC\_D2CCIP1R\_SPDIFSEL\_0)}}
\DoxyCodeLine{1002 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_PLL3R           (RCC\_D2CCIP1R\_SPDIFSEL\_1)}}
\DoxyCodeLine{1003 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_HSI             (RCC\_D2CCIP1R\_SPDIFSEL\_0 | RCC\_D2CCIP1R\_SPDIFSEL\_1)}}
\DoxyCodeLine{1004 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1005 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_PLL1Q           (0x00000000U)}}
\DoxyCodeLine{1006 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_PLL2R           (RCC\_CDCCIP1R\_SPDIFSEL\_0)}}
\DoxyCodeLine{1007 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_PLL3R           (RCC\_CDCCIP1R\_SPDIFSEL\_1)}}
\DoxyCodeLine{1008 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE\_HSI             (RCC\_CDCCIP1R\_SPDIFSEL\_0 | RCC\_CDCCIP1R\_SPDIFSEL\_1)}}
\DoxyCodeLine{1009 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPDIFSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1014 \textcolor{preprocessor}{\#if defined(FDCAN1) || defined(FDCAN2)}}
\DoxyCodeLine{1018 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{1019 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE\_HSE             (0x00000000U)}}
\DoxyCodeLine{1020 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE\_PLL1Q           (RCC\_D2CCIP1R\_FDCANSEL\_0)}}
\DoxyCodeLine{1021 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE\_PLL2Q           (RCC\_D2CCIP1R\_FDCANSEL\_1)}}
\DoxyCodeLine{1022 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1023 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE\_HSE             (0x00000000U)}}
\DoxyCodeLine{1024 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE\_PLL1Q           (RCC\_CDCCIP1R\_FDCANSEL\_0)}}
\DoxyCodeLine{1025 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE\_PLL2Q           (RCC\_CDCCIP1R\_FDCANSEL\_1)}}
\DoxyCodeLine{1026 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_FDCANSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1030 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FDCAN1 || FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1031 }
\DoxyCodeLine{1035 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{1036 \textcolor{preprocessor}{\#define LL\_RCC\_SWP\_CLKSOURCE\_PCLK1             (0x00000000U)}}
\DoxyCodeLine{1037 \textcolor{preprocessor}{\#define LL\_RCC\_SWP\_CLKSOURCE\_HSI               (RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{1038 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1039 \textcolor{preprocessor}{\#define LL\_RCC\_SWP\_CLKSOURCE\_PCLK1             (0x00000000U)}}
\DoxyCodeLine{1040 \textcolor{preprocessor}{\#define LL\_RCC\_SWP\_CLKSOURCE\_HSI               (RCC\_CDCCIP1R\_SWPSEL)}}
\DoxyCodeLine{1041 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SWPSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1049 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{1050 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_PLL2P             (0x00000000U)}}
\DoxyCodeLine{1051 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_PLL3R             (RCC\_D3CCIPR\_ADCSEL\_0)}}
\DoxyCodeLine{1052 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_CLKP              (RCC\_D3CCIPR\_ADCSEL\_1)}}
\DoxyCodeLine{1053 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1054 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_PLL2P             (0x00000000U)}}
\DoxyCodeLine{1055 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_PLL3R             (RCC\_SRDCCIPR\_ADCSEL\_0)}}
\DoxyCodeLine{1056 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE\_CLKP              (RCC\_SRDCCIPR\_ADCSEL\_1)}}
\DoxyCodeLine{1057 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1065 \textcolor{preprocessor}{\#if defined (RCC\_D2CCIP2R\_USART16SEL)}}
\DoxyCodeLine{1066 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16SEL, RCC\_D2CCIP2R\_USART16SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1067 \textcolor{preprocessor}{\#elif defined (RCC\_D2CCIP2R\_USART16910SEL)}}
\DoxyCodeLine{1068 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART16910SEL, RCC\_D2CCIP2R\_USART16910SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1069 \textcolor{comment}{/* alias*/}}
\DoxyCodeLine{1070 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE      LL\_RCC\_USART16\_CLKSOURCE}}
\DoxyCodeLine{1071 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1072 \textcolor{preprocessor}{\#define LL\_RCC\_USART16\_CLKSOURCE         LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART16910SEL, RCC\_CDCCIP2R\_USART16910SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1073 \textcolor{comment}{/* alias*/}}
\DoxyCodeLine{1074 \textcolor{preprocessor}{\#define LL\_RCC\_USART16910\_CLKSOURCE      LL\_RCC\_USART16\_CLKSOURCE}}
\DoxyCodeLine{1075 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART16SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1076 \textcolor{preprocessor}{\#if defined (RCC\_D2CCIP2R\_USART28SEL)}}
\DoxyCodeLine{1077 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE     LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_USART28SEL, RCC\_D2CCIP2R\_USART28SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1078 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1079 \textcolor{preprocessor}{\#define LL\_RCC\_USART234578\_CLKSOURCE     LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_USART234578SEL, RCC\_CDCCIP2R\_USART234578SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1080 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USART28SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1088 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{1089 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE         RCC\_D3CCIPR\_LPUART1SEL}}
\DoxyCodeLine{1090 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1091 \textcolor{preprocessor}{\#define LL\_RCC\_LPUART1\_CLKSOURCE         RCC\_SRDCCIPR\_LPUART1SEL}}
\DoxyCodeLine{1092 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPUART1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1100 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_I2C123SEL)}}
\DoxyCodeLine{1101 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE          LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C123SEL, RCC\_D2CCIP2R\_I2C123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1102 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1103 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE         LL\_RCC\_I2C123\_CLKSOURCE}}
\DoxyCodeLine{1104 \textcolor{preprocessor}{\#elif defined(RCC\_D2CCIP2R\_I2C1235SEL)}}
\DoxyCodeLine{1105 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE         LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_I2C1235SEL, RCC\_D2CCIP2R\_I2C1235SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1106 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1107 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE          LL\_RCC\_I2C1235\_CLKSOURCE}}
\DoxyCodeLine{1108 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1109 \textcolor{preprocessor}{\#define LL\_RCC\_I2C123\_CLKSOURCE          LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_I2C123SEL, RCC\_CDCCIP2R\_I2C123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1110 \textcolor{comment}{/* alias */}}
\DoxyCodeLine{1111 \textcolor{preprocessor}{\#define LL\_RCC\_I2C1235\_CLKSOURCE         LL\_RCC\_I2C123\_CLKSOURCE}}
\DoxyCodeLine{1112 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_I2C123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1113 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_I2C4SEL)}}
\DoxyCodeLine{1114 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_I2C4SEL,    RCC\_D3CCIPR\_I2C4SEL\_Pos,    0x00000000U)}}
\DoxyCodeLine{1115 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1116 \textcolor{preprocessor}{\#define LL\_RCC\_I2C4\_CLKSOURCE            LL\_CLKSOURCE(SRDCCIP, RCC\_SRDCCIPR\_I2C4SEL,   RCC\_SRDCCIPR\_I2C4SEL\_Pos,   0x00000000U)}}
\DoxyCodeLine{1117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_I2C4SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1125 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_LPTIM1SEL)}}
\DoxyCodeLine{1126 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE          LL\_CLKSOURCE(D2CCIP2, RCC\_D2CCIP2R\_LPTIM1SEL,  RCC\_D2CCIP2R\_LPTIM1SEL\_Pos,      0x00000000U)}}
\DoxyCodeLine{1127 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1128 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM1\_CLKSOURCE          LL\_CLKSOURCE(CDCCIP2, RCC\_CDCCIP2R\_LPTIM1SEL,  RCC\_CDCCIP2R\_LPTIM1SEL\_Pos,      0x00000000U)}}
\DoxyCodeLine{1129 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_LPTIM1SEL) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1130 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM2SEL)}}
\DoxyCodeLine{1131 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE          LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM2SEL,   RCC\_D3CCIPR\_LPTIM2SEL\_Pos,       0x00000000U)}}
\DoxyCodeLine{1132 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1133 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM2\_CLKSOURCE          LL\_CLKSOURCE(SRDCCIP, RCC\_SRDCCIPR\_LPTIM2SEL,  RCC\_SRDCCIPR\_LPTIM2SEL\_Pos,      0x00000000U)}}
\DoxyCodeLine{1134 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM2SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1135 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPTIM345SEL)}}
\DoxyCodeLine{1136 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE        LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_LPTIM345SEL, RCC\_D3CCIPR\_LPTIM345SEL\_Pos,     0x00000000U)}}
\DoxyCodeLine{1137 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1138 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM345\_CLKSOURCE        LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_LPTIM3SEL, RCC\_SRDCCIPR\_LPTIM3SEL\_Pos,      0x00000000U)}}
\DoxyCodeLine{1139 \textcolor{preprocessor}{\#define LL\_RCC\_LPTIM3\_CLKSOURCE          LL\_RCC\_LPTIM345\_CLKSOURCE  }\textcolor{comment}{/* alias */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1140 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPTIM345SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1148 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SAI1SEL)}}
\DoxyCodeLine{1149 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE            LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI1SEL,  RCC\_D2CCIP1R\_SAI1SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1150 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1151 \textcolor{preprocessor}{\#define LL\_RCC\_SAI1\_CLKSOURCE            LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SAI1SEL,  RCC\_CDCCIP1R\_SAI1SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1152 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SAI1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1153 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SAI23SEL)}}
\DoxyCodeLine{1154 \textcolor{preprocessor}{\#define LL\_RCC\_SAI23\_CLKSOURCE           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SAI23SEL, RCC\_D2CCIP1R\_SAI23SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1155 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SAI23SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1156 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2ASEL)}}
\DoxyCodeLine{1157 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2A\_CLKSOURCE           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2ASEL,  RCC\_CDCCIP1R\_SAI2ASEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1158 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIP1R\_SAI2ASEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1159 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIP1R\_SAI2BSEL)}}
\DoxyCodeLine{1160 \textcolor{preprocessor}{\#define LL\_RCC\_SAI2B\_CLKSOURCE           LL\_CLKSOURCE(CDCCIP1,  RCC\_CDCCIP1R\_SAI2BSEL,  RCC\_CDCCIP1R\_SAI2BSEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1161 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  RCC\_CDCCIP1R\_SAI2BSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1162 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SAI4ASEL)}}
\DoxyCodeLine{1163 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4A\_CLKSOURCE           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4ASEL,  RCC\_D3CCIPR\_SAI4ASEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1164 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_SAI4ASEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1165 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SAI4BSEL)}}
\DoxyCodeLine{1166 \textcolor{preprocessor}{\#define LL\_RCC\_SAI4B\_CLKSOURCE           LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SAI4BSEL,  RCC\_D3CCIPR\_SAI4BSEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1167 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  RCC\_D3CCIPR\_SAI4BSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1175 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{1176 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC\_CLKSOURCE           RCC\_D1CCIPR\_SDMMCSEL}}
\DoxyCodeLine{1177 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1178 \textcolor{preprocessor}{\#define LL\_RCC\_SDMMC\_CLKSOURCE           RCC\_CDCCIPR\_SDMMCSEL}}
\DoxyCodeLine{1179 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1187 \textcolor{preprocessor}{\#if (RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{1188 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE             RCC\_D2CCIP2R\_RNGSEL}}
\DoxyCodeLine{1189 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1190 \textcolor{preprocessor}{\#define LL\_RCC\_RNG\_CLKSOURCE             RCC\_CDCCIP2R\_RNGSEL}}
\DoxyCodeLine{1191 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_RNGSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1199 \textcolor{preprocessor}{\#if (RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{1200 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE             RCC\_D2CCIP2R\_USBSEL}}
\DoxyCodeLine{1201 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1202 \textcolor{preprocessor}{\#define LL\_RCC\_USB\_CLKSOURCE             RCC\_CDCCIP2R\_USBSEL}}
\DoxyCodeLine{1203 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* RCC\_D2CCIP2R\_USBSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1211 \textcolor{preprocessor}{\#if (RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{1212 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE             RCC\_D2CCIP2R\_CECSEL}}
\DoxyCodeLine{1213 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1214 \textcolor{preprocessor}{\#define LL\_RCC\_CEC\_CLKSOURCE             RCC\_CDCCIP2R\_CECSEL}}
\DoxyCodeLine{1215 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_CECSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1220 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{1224 \textcolor{preprocessor}{\#define LL\_RCC\_DSI\_CLKSOURCE             RCC\_D1CCIPR\_DSISEL}}
\DoxyCodeLine{1228 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1229 }
\DoxyCodeLine{1233 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{1234 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE          RCC\_D2CCIP1R\_DFSDM1SEL}}
\DoxyCodeLine{1235 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1236 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM1\_CLKSOURCE          RCC\_CDCCIP1R\_DFSDM1SEL}}
\DoxyCodeLine{1237 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1242 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{1246 \textcolor{preprocessor}{\#define LL\_RCC\_DFSDM2\_CLKSOURCE          RCC\_SRDCCIPR\_DFSDM2SEL}}
\DoxyCodeLine{1250 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2\_BASE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1251 }
\DoxyCodeLine{1252 }
\DoxyCodeLine{1253 }
\DoxyCodeLine{1257 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{1258 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE             RCC\_D1CCIPR\_FMCSEL}}
\DoxyCodeLine{1259 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1260 \textcolor{preprocessor}{\#define LL\_RCC\_FMC\_CLKSOURCE             RCC\_CDCCIPR\_FMCSEL}}
\DoxyCodeLine{1261 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1266 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{1270 \textcolor{preprocessor}{\#define LL\_RCC\_QSPI\_CLKSOURCE            RCC\_D1CCIPR\_QSPISEL}}
\DoxyCodeLine{1274 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1275 }
\DoxyCodeLine{1276 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{1280 \textcolor{preprocessor}{\#if defined(RCC\_CDCCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{1281 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE            RCC\_CDCCIPR\_OCTOSPISEL}}
\DoxyCodeLine{1282 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1283 \textcolor{preprocessor}{\#define LL\_RCC\_OSPI\_CLKSOURCE            RCC\_D1CCIPR\_OCTOSPISEL}}
\DoxyCodeLine{1284 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CDCCIPR\_OCTOSPISEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1288 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 || OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1289 }
\DoxyCodeLine{1293 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{1294 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE            RCC\_D1CCIPR\_CKPERSEL}}
\DoxyCodeLine{1295 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1296 \textcolor{preprocessor}{\#define LL\_RCC\_CLKP\_CLKSOURCE            RCC\_CDCCIPR\_CKPERSEL}}
\DoxyCodeLine{1297 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_CKPERSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1305 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI123SEL)}}
\DoxyCodeLine{1306 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE          LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI123SEL, RCC\_D2CCIP1R\_SPI123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1307 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1308 \textcolor{preprocessor}{\#define LL\_RCC\_SPI123\_CLKSOURCE          LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI123SEL, RCC\_CDCCIP1R\_SPI123SEL\_Pos, 0x00000000U)}}
\DoxyCodeLine{1309 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI123SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1310 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPI45SEL)}}
\DoxyCodeLine{1311 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE           LL\_CLKSOURCE(D2CCIP1, RCC\_D2CCIP1R\_SPI45SEL,  RCC\_D2CCIP1R\_SPI45SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1312 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1313 \textcolor{preprocessor}{\#define LL\_RCC\_SPI45\_CLKSOURCE           LL\_CLKSOURCE(CDCCIP1, RCC\_CDCCIP1R\_SPI45SEL,  RCC\_CDCCIP1R\_SPI45SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1314 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPI45SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1315 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_SPI6SEL)}}
\DoxyCodeLine{1316 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE            LL\_CLKSOURCE(D3CCIP,  RCC\_D3CCIPR\_SPI6SEL,    RCC\_D3CCIPR\_SPI6SEL\_Pos,    0x00000000U)}}
\DoxyCodeLine{1317 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1318 \textcolor{preprocessor}{\#define LL\_RCC\_SPI6\_CLKSOURCE            LL\_CLKSOURCE(SRDCCIP,  RCC\_SRDCCIPR\_SPI6SEL,   RCC\_SRDCCIPR\_SPI6SEL\_Pos,  0x00000000U)}}
\DoxyCodeLine{1319 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_SPI6SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1327 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{1328 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE           RCC\_D2CCIP1R\_SPDIFSEL}}
\DoxyCodeLine{1329 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1330 \textcolor{preprocessor}{\#define LL\_RCC\_SPDIF\_CLKSOURCE           RCC\_CDCCIP1R\_SPDIFSEL}}
\DoxyCodeLine{1331 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPDIFSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1336 \textcolor{preprocessor}{\#if defined(FDCAN1) || defined(FDCAN2)}}
\DoxyCodeLine{1340 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{1341 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE           RCC\_D2CCIP1R\_FDCANSEL}}
\DoxyCodeLine{1342 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1343 \textcolor{preprocessor}{\#define LL\_RCC\_FDCAN\_CLKSOURCE           RCC\_CDCCIP1R\_FDCANSEL}}
\DoxyCodeLine{1344 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{1348 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*FDCAN1 || FDCAN2*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{1349 }
\DoxyCodeLine{1353 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{1354 \textcolor{preprocessor}{\#define LL\_RCC\_SWP\_CLKSOURCE             RCC\_D2CCIP1R\_SWPSEL}}
\DoxyCodeLine{1355 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1356 \textcolor{preprocessor}{\#define LL\_RCC\_SWP\_CLKSOURCE             RCC\_CDCCIP1R\_SWPSEL}}
\DoxyCodeLine{1357 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SWPSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1365 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{1366 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE             RCC\_D3CCIPR\_ADCSEL}}
\DoxyCodeLine{1367 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1368 \textcolor{preprocessor}{\#define LL\_RCC\_ADC\_CLKSOURCE             RCC\_SRDCCIPR\_ADCSEL}}
\DoxyCodeLine{1369 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1377 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_NONE          (uint32\_t)(0x00000000U)}}
\DoxyCodeLine{1378 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_LSE           (uint32\_t)(RCC\_BDCR\_RTCSEL\_0)}}
\DoxyCodeLine{1379 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_LSI           (uint32\_t)(RCC\_BDCR\_RTCSEL\_1)}}
\DoxyCodeLine{1380 \textcolor{preprocessor}{\#define LL\_RCC\_RTC\_CLKSOURCE\_HSE           (uint32\_t)(RCC\_BDCR\_RTCSEL\_0 | RCC\_BDCR\_RTCSEL\_1)}}
\DoxyCodeLine{1388 \textcolor{preprocessor}{\#define LL\_RCC\_TIM\_PRESCALER\_TWICE          (uint32\_t)(0x00000000U)}}
\DoxyCodeLine{1389 \textcolor{preprocessor}{\#define LL\_RCC\_TIM\_PRESCALER\_FOUR\_TIMES     (uint32\_t)(RCC\_CFGR\_TIMPRE)}}
\DoxyCodeLine{1394 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{1398 \textcolor{preprocessor}{\#define LL\_RCC\_HRTIM\_CLKSOURCE\_TIM          (uint32\_t)(0x00000000U)           }\textcolor{comment}{/* HRTIM Clock source is same as other timers */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1399 \textcolor{preprocessor}{\#define LL\_RCC\_HRTIM\_CLKSOURCE\_CPU          (uint32\_t)(RCC\_CFGR\_HRTIMSEL)     }\textcolor{comment}{/* HRTIM Clock source is the CPU clock */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1403 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1404 }
\DoxyCodeLine{1408 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_HSI               RCC\_PLLCKSELR\_PLLSRC\_HSI}}
\DoxyCodeLine{1409 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_CSI               RCC\_PLLCKSELR\_PLLSRC\_CSI}}
\DoxyCodeLine{1410 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_HSE               RCC\_PLLCKSELR\_PLLSRC\_HSE}}
\DoxyCodeLine{1411 \textcolor{preprocessor}{\#define LL\_RCC\_PLLSOURCE\_NONE              RCC\_PLLCKSELR\_PLLSRC\_NONE}}
\DoxyCodeLine{1419 \textcolor{preprocessor}{\#define LL\_RCC\_PLLINPUTRANGE\_1\_2           (uint32\_t)(0x00000000U)}}
\DoxyCodeLine{1420 \textcolor{preprocessor}{\#define LL\_RCC\_PLLINPUTRANGE\_2\_4           (uint32\_t)(0x00000001)}}
\DoxyCodeLine{1421 \textcolor{preprocessor}{\#define LL\_RCC\_PLLINPUTRANGE\_4\_8           (uint32\_t)(0x00000002)}}
\DoxyCodeLine{1422 \textcolor{preprocessor}{\#define LL\_RCC\_PLLINPUTRANGE\_8\_16          (uint32\_t)(0x00000003)}}
\DoxyCodeLine{1430 \textcolor{preprocessor}{\#define LL\_RCC\_PLLVCORANGE\_WIDE            (uint32\_t)(0x00000000U)      }\textcolor{comment}{/* VCO output range: 192 to 836 MHz   OR  128 to 544 MHz (*) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1431 \textcolor{preprocessor}{\#define LL\_RCC\_PLLVCORANGE\_MEDIUM          (uint32\_t)(0x00000001)       }\textcolor{comment}{/* VCO output range: 150 to 420 MHz */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1441 \textcolor{comment}{/* Exported macro -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1456 \textcolor{preprocessor}{\#define LL\_RCC\_WriteReg(\_\_REG\_\_, \_\_VALUE\_\_) WRITE\_REG(RCC-\/>\_\_REG\_\_, (\_\_VALUE\_\_))}}
\DoxyCodeLine{1457 }
\DoxyCodeLine{1463 \textcolor{preprocessor}{\#define LL\_RCC\_ReadReg(\_\_REG\_\_) READ\_REG(RCC-\/>\_\_REG\_\_)}}
\DoxyCodeLine{1487 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{1488 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_SYSCLK\_FREQ(\_\_SYSINPUTCLKFREQ\_\_, \_\_SYSPRESCALER\_\_) ((\_\_SYSINPUTCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_SYSPRESCALER\_\_) \& RCC\_D1CFGR\_D1CPRE) >>  RCC\_D1CFGR\_D1CPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1489 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1490 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_SYSCLK\_FREQ(\_\_SYSINPUTCLKFREQ\_\_, \_\_SYSPRESCALER\_\_) ((\_\_SYSINPUTCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_SYSPRESCALER\_\_) \& RCC\_CDCFGR1\_CDCPRE) >> RCC\_CDCFGR1\_CDCPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1491 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1CPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1492 }
\DoxyCodeLine{1508 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{1509 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_HCLK\_FREQ(\_\_SYSCLKFREQ\_\_, \_\_HPRESCALER\_\_) ((\_\_SYSCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_HPRESCALER\_\_) \& RCC\_D1CFGR\_HPRE) >>  RCC\_D1CFGR\_HPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1510 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1511 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_HCLK\_FREQ(\_\_SYSCLKFREQ\_\_, \_\_HPRESCALER\_\_) ((\_\_SYSCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_HPRESCALER\_\_) \& RCC\_CDCFGR1\_HPRE) >>  RCC\_CDCFGR1\_HPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1512 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* RCC\_D1CFGR\_HPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1513 }
\DoxyCodeLine{1525 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE1)}}
\DoxyCodeLine{1526 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB1PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB1PRESCALER\_\_) \& RCC\_D2CFGR\_D2PPRE1) >>  RCC\_D2CFGR\_D2PPRE1\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1527 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1528 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK1\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB1PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB1PRESCALER\_\_) \& RCC\_CDCFGR2\_CDPPRE1) >>  RCC\_CDCFGR2\_CDPPRE1\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1529 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1530 }
\DoxyCodeLine{1542 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE2)}}
\DoxyCodeLine{1543 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB2PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB2PRESCALER\_\_) \& RCC\_D2CFGR\_D2PPRE2) >>  RCC\_D2CFGR\_D2PPRE2\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1544 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1545 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK2\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB2PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB2PRESCALER\_\_) \& RCC\_CDCFGR2\_CDPPRE2) >> RCC\_CDCFGR2\_CDPPRE2\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1546 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1547 }
\DoxyCodeLine{1559 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1PPRE)}}
\DoxyCodeLine{1560 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK3\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB3PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB3PRESCALER\_\_) \& RCC\_D1CFGR\_D1PPRE) >>  RCC\_D1CFGR\_D1PPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1561 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1562 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK3\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB3PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB3PRESCALER\_\_) \& RCC\_CDCFGR1\_CDPPRE) >> RCC\_CDCFGR1\_CDPPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1563 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1PPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1564 }
\DoxyCodeLine{1576 \textcolor{preprocessor}{\#if defined(RCC\_D3CFGR\_D3PPRE)}}
\DoxyCodeLine{1577 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK4\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB4PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB4PRESCALER\_\_) \& RCC\_D3CFGR\_D3PPRE) >>  RCC\_D3CFGR\_D3PPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1578 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1579 \textcolor{preprocessor}{\#define LL\_RCC\_CALC\_PCLK4\_FREQ(\_\_HCLKFREQ\_\_, \_\_APB4PRESCALER\_\_) ((\_\_HCLKFREQ\_\_) >> ((LL\_RCC\_PrescTable[((\_\_APB4PRESCALER\_\_) \& RCC\_SRDCFGR\_SRDPPRE) >>  RCC\_SRDCFGR\_SRDPPRE\_Pos]) \& 0x1FU))}}
\DoxyCodeLine{1580 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CFGR\_D3PPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1581 }
\DoxyCodeLine{1586 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{1590 \textcolor{preprocessor}{\#define LL\_RCC\_PERIPH\_FREQUENCY\_NO         0x00000000U                 }}
\DoxyCodeLine{1591 \textcolor{preprocessor}{\#define LL\_RCC\_PERIPH\_FREQUENCY\_NA         0xFFFFFFFFU                 }}
\DoxyCodeLine{1595 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1596 }
\DoxyCodeLine{1601 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{1617 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1618 \{}
\DoxyCodeLine{1619   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82238a861d7c3fb32a66b060216c2d3}{RCC\_CR\_CSSHSEON}});}
\DoxyCodeLine{1620 \}}
\DoxyCodeLine{1621 }
\DoxyCodeLine{1627 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1628 \{}
\DoxyCodeLine{1629   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{1630 \}}
\DoxyCodeLine{1631 }
\DoxyCodeLine{1637 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1638 \{}
\DoxyCodeLine{1639   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\_CR\_HSEBYP}});}
\DoxyCodeLine{1640 \}}
\DoxyCodeLine{1641 }
\DoxyCodeLine{1642 \textcolor{preprocessor}{\#if defined(RCC\_CR\_HSEEXT)}}
\DoxyCodeLine{1648 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSE\_SelectAnalogClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1649 \{}
\DoxyCodeLine{1650   CLEAR\_BIT(RCC-\/>CR, RCC\_CR\_HSEEXT);}
\DoxyCodeLine{1651 \}}
\DoxyCodeLine{1652 }
\DoxyCodeLine{1658 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSE\_SelectDigitalClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1659 \{}
\DoxyCodeLine{1660   SET\_BIT(RCC-\/>CR, RCC\_CR\_HSEEXT);}
\DoxyCodeLine{1661 \}}
\DoxyCodeLine{1662 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_HSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1663 }
\DoxyCodeLine{1669 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1670 \{}
\DoxyCodeLine{1671   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{1672 \}}
\DoxyCodeLine{1673 }
\DoxyCodeLine{1679 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1680 \{}
\DoxyCodeLine{1681   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\_CR\_HSEON}});}
\DoxyCodeLine{1682 \}}
\DoxyCodeLine{1683 }
\DoxyCodeLine{1689 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1690 \{}
\DoxyCodeLine{1691   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\_CR\_HSERDY}}))?1UL:0UL);}
\DoxyCodeLine{1692 \}}
\DoxyCodeLine{1693 }
\DoxyCodeLine{1707 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1708 \{}
\DoxyCodeLine{1709   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{1710 \}}
\DoxyCodeLine{1711 }
\DoxyCodeLine{1717 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1718 \{}
\DoxyCodeLine{1719   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\_CR\_HSION}});}
\DoxyCodeLine{1720 \}}
\DoxyCodeLine{1721 }
\DoxyCodeLine{1727 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1728 \{}
\DoxyCodeLine{1729   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\_CR\_HSIRDY}}))?1UL:0UL);}
\DoxyCodeLine{1730 \}}
\DoxyCodeLine{1731 }
\DoxyCodeLine{1737 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSI\_IsDividerReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1738 \{}
\DoxyCodeLine{1739   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fcb8d0f9b48b602b94bd55c31bdda4}{RCC\_CR\_HSIDIVF}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3fcb8d0f9b48b602b94bd55c31bdda4}{RCC\_CR\_HSIDIVF}}))?1UL:0UL);}
\DoxyCodeLine{1740 \}}
\DoxyCodeLine{1741 }
\DoxyCodeLine{1752 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI\_SetDivider(uint32\_t Divider)}
\DoxyCodeLine{1753 \{}
\DoxyCodeLine{1754   MODIFY\_REG(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\_CR\_HSIDIV}}, Divider);}
\DoxyCodeLine{1755 \}}
\DoxyCodeLine{1756 }
\DoxyCodeLine{1766 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSI\_GetDivider(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1767 \{}
\DoxyCodeLine{1768   \textcolor{keywordflow}{return} (READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc0a415e8fd2af09b0fcb0fa2d4c2e9}{RCC\_CR\_HSIDIV}}));}
\DoxyCodeLine{1769 \}}
\DoxyCodeLine{1770 }
\DoxyCodeLine{1776 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI\_EnableStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1777 \{}
\DoxyCodeLine{1778   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{1779 \}}
\DoxyCodeLine{1780 }
\DoxyCodeLine{1786 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI\_DisableStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1787 \{}
\DoxyCodeLine{1788   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\_CR\_HSIKERON}});}
\DoxyCodeLine{1789 \}}
\DoxyCodeLine{1790 }
\DoxyCodeLine{1798 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1799 \{}
\DoxyCodeLine{1800   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86550d68a84739296f1bb83c17abb095}{RCC\_HSICFGR\_HSICAL}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae77bc58d065ba094d60197f31acc6a}{RCC\_HSICFGR\_HSICAL\_Pos}});}
\DoxyCodeLine{1801 \}}
\DoxyCodeLine{1802 }
\DoxyCodeLine{1812 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI\_SetCalibTrimming(uint32\_t Value)}
\DoxyCodeLine{1813 \{}
\DoxyCodeLine{1814 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{1815   \textcolor{keywordflow}{if} ((DBGMCU-\/>IDCODE \& 0xF0000000U) == 0x10000000U)}
\DoxyCodeLine{1816   \{}
\DoxyCodeLine{1817     \textcolor{comment}{/* STM32H7 Rev.Y */}}
\DoxyCodeLine{1818     MODIFY\_REG(RCC-\/>HSICFGR, 0x3F000U, Value << 12U);}
\DoxyCodeLine{1819   \}}
\DoxyCodeLine{1820   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1821   \{}
\DoxyCodeLine{1822     \textcolor{comment}{/* STM32H7 Rev.V */}}
\DoxyCodeLine{1823     MODIFY\_REG(RCC-\/>HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\_HSICFGR\_HSITRIM}}, Value << RCC\_HSICFGR\_HSITRIM\_Pos);}
\DoxyCodeLine{1824   \}}
\DoxyCodeLine{1825 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1826     MODIFY\_REG(RCC-\/>HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\_HSICFGR\_HSITRIM}}, Value << RCC\_HSICFGR\_HSITRIM\_Pos);}
\DoxyCodeLine{1827 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1828 \}}
\DoxyCodeLine{1829 }
\DoxyCodeLine{1835 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1836 \{}
\DoxyCodeLine{1837 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{1838   \textcolor{keywordflow}{if} ((DBGMCU-\/>IDCODE \& 0xF0000000U) == 0x10000000U)}
\DoxyCodeLine{1839   \{}
\DoxyCodeLine{1840     \textcolor{comment}{/* STM32H7 Rev.Y */}}
\DoxyCodeLine{1841     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>HSICFGR, 0x3F000U) >> 12U);}
\DoxyCodeLine{1842   \}}
\DoxyCodeLine{1843   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1844   \{}
\DoxyCodeLine{1845     \textcolor{comment}{/* STM32H7 Rev.V */}}
\DoxyCodeLine{1846     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\_HSICFGR\_HSITRIM}}) >> RCC\_HSICFGR\_HSITRIM\_Pos);}
\DoxyCodeLine{1847   \}}
\DoxyCodeLine{1848 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1849     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>HSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4142773cbc937f72e59f77ea1b8128c2}{RCC\_HSICFGR\_HSITRIM}}) >> RCC\_HSICFGR\_HSITRIM\_Pos);}
\DoxyCodeLine{1850 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1851 \}}
\DoxyCodeLine{1852 }
\DoxyCodeLine{1866 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_CSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1867 \{}
\DoxyCodeLine{1868   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\_CR\_CSION}});}
\DoxyCodeLine{1869 \}}
\DoxyCodeLine{1870 }
\DoxyCodeLine{1876 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_CSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1877 \{}
\DoxyCodeLine{1878   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b501eadb2c4fd9aa2a9c32502e5653}{RCC\_CR\_CSION}});}
\DoxyCodeLine{1879 \}}
\DoxyCodeLine{1880 }
\DoxyCodeLine{1886 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_CSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1887 \{}
\DoxyCodeLine{1888   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d971927bd61ee8d8c607e0c93a82b27}{RCC\_CR\_CSIRDY}}))?1UL:0UL);}
\DoxyCodeLine{1889 \}}
\DoxyCodeLine{1890 }
\DoxyCodeLine{1896 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_CSI\_EnableStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1897 \{}
\DoxyCodeLine{1898   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\_CR\_CSIKERON}});}
\DoxyCodeLine{1899 \}}
\DoxyCodeLine{1900 }
\DoxyCodeLine{1906 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_CSI\_DisableStopMode(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1907 \{}
\DoxyCodeLine{1908   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ce8304061c77e829afaa5f2abc4711}{RCC\_CR\_CSIKERON}});}
\DoxyCodeLine{1909 \}}
\DoxyCodeLine{1910 }
\DoxyCodeLine{1918 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_CSI\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1919 \{}
\DoxyCodeLine{1920 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{1921   \textcolor{keywordflow}{if} ((DBGMCU-\/>IDCODE \& 0xF0000000U) == 0x10000000U)}
\DoxyCodeLine{1922   \{}
\DoxyCodeLine{1923     \textcolor{comment}{/* STM32H7 Rev.Y */}}
\DoxyCodeLine{1924     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>HSICFGR, 0x3FC0000U) >> 18U);}
\DoxyCodeLine{1925   \}}
\DoxyCodeLine{1926   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1927   \{}
\DoxyCodeLine{1928     \textcolor{comment}{/* STM32H7 Rev.V */}}
\DoxyCodeLine{1929     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0c2caac7915b3908e99e5443b4811c}{RCC\_CSICFGR\_CSICAL}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\_CSICFGR\_CSICAL\_Pos}});}
\DoxyCodeLine{1930   \}}
\DoxyCodeLine{1931 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1932     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0c2caac7915b3908e99e5443b4811c}{RCC\_CSICFGR\_CSICAL}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga507c828903cd11a4a6d2fc83034e22e5}{RCC\_CSICFGR\_CSICAL\_Pos}});}
\DoxyCodeLine{1933 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1934 \}}
\DoxyCodeLine{1935 }
\DoxyCodeLine{1945 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_CSI\_SetCalibTrimming(uint32\_t Value)}
\DoxyCodeLine{1946 \{}
\DoxyCodeLine{1947 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{1948   \textcolor{keywordflow}{if} ((DBGMCU-\/>IDCODE \& 0xF0000000U) == 0x10000000U)}
\DoxyCodeLine{1949   \{}
\DoxyCodeLine{1950     \textcolor{comment}{/* STM32H7 Rev.Y */}}
\DoxyCodeLine{1951     MODIFY\_REG(RCC-\/>HSICFGR, 0x7C000000U, Value << 26U);}
\DoxyCodeLine{1952   \}}
\DoxyCodeLine{1953   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1954   \{}
\DoxyCodeLine{1955     \textcolor{comment}{/* STM32H7 Rev.V */}}
\DoxyCodeLine{1956     MODIFY\_REG(RCC-\/>CSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\_CSICFGR\_CSITRIM}}, Value << RCC\_CSICFGR\_CSITRIM\_Pos);}
\DoxyCodeLine{1957   \}}
\DoxyCodeLine{1958 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1959     MODIFY\_REG(RCC-\/>CSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\_CSICFGR\_CSITRIM}}, Value << RCC\_CSICFGR\_CSITRIM\_Pos);}
\DoxyCodeLine{1960 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1961 \}}
\DoxyCodeLine{1962 }
\DoxyCodeLine{1968 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_CSI\_GetCalibTrimming(\textcolor{keywordtype}{void})}
\DoxyCodeLine{1969 \{}
\DoxyCodeLine{1970 \textcolor{preprocessor}{\#if defined(RCC\_VER\_X)}}
\DoxyCodeLine{1971   \textcolor{keywordflow}{if} ((DBGMCU-\/>IDCODE \& 0xF0000000U) == 0x10000000U)}
\DoxyCodeLine{1972   \{}
\DoxyCodeLine{1973     \textcolor{comment}{/* STM32H7 Rev.Y */}}
\DoxyCodeLine{1974     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>HSICFGR, 0x7C000000U) >> 26U);}
\DoxyCodeLine{1975   \}}
\DoxyCodeLine{1976   \textcolor{keywordflow}{else}}
\DoxyCodeLine{1977   \{}
\DoxyCodeLine{1978     \textcolor{comment}{/* STM32H7 Rev.V */}}
\DoxyCodeLine{1979     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\_CSICFGR\_CSITRIM}}) >> RCC\_CSICFGR\_CSITRIM\_Pos);}
\DoxyCodeLine{1980   \}}
\DoxyCodeLine{1981 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{1982     \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CSICFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841b37f161d57def8ced6cd757ab0461}{RCC\_CSICFGR\_CSITRIM}}) >> RCC\_CSICFGR\_CSITRIM\_Pos);}
\DoxyCodeLine{1983 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_VER\_X */}\textcolor{preprocessor}{}}
\DoxyCodeLine{1984 \}}
\DoxyCodeLine{1985 }
\DoxyCodeLine{1999 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI48\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2000 \{}
\DoxyCodeLine{2001   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\_CR\_HSI48ON}});}
\DoxyCodeLine{2002 \}}
\DoxyCodeLine{2003 }
\DoxyCodeLine{2009 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_HSI48\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2010 \{}
\DoxyCodeLine{2011   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca95d519a1d398b417e5ce4b3fd14c51}{RCC\_CR\_HSI48ON}});}
\DoxyCodeLine{2012 \}}
\DoxyCodeLine{2013 }
\DoxyCodeLine{2019 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSI48\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2020 \{}
\DoxyCodeLine{2021   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf176896e539add94390480346a732d1}{RCC\_CR\_HSI48RDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf176896e539add94390480346a732d1}{RCC\_CR\_HSI48RDY}}))?1UL:0UL);}
\DoxyCodeLine{2022 \}}
\DoxyCodeLine{2023 }
\DoxyCodeLine{2031 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_HSI48\_GetCalibration(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2032 \{}
\DoxyCodeLine{2033   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CRRCR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ded016a4d2c8fa1f96dcc4e353d8138}{RCC\_CRRCR\_HSI48CAL}}) >> \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e576cf6ef12380199803654b9afd52}{RCC\_CRRCR\_HSI48CAL\_Pos}});}
\DoxyCodeLine{2034 \}}
\DoxyCodeLine{2039 \textcolor{preprocessor}{\#if defined(RCC\_CR\_D1CKRDY)}}
\DoxyCodeLine{2040 }
\DoxyCodeLine{2050 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_D1CK\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2051 \{}
\DoxyCodeLine{2052   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b350cd32eccef992d0755f44a2bbacd}{RCC\_CR\_D1CKRDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b350cd32eccef992d0755f44a2bbacd}{RCC\_CR\_D1CKRDY}}))?1UL:0UL);}
\DoxyCodeLine{2053 \}}
\DoxyCodeLine{2054 }
\DoxyCodeLine{2058 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2059 }
\DoxyCodeLine{2069 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_CPUCK\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2070 \{}
\DoxyCodeLine{2071   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, RCC\_CR\_CPUCKRDY) == (RCC\_CR\_CPUCKRDY))?1UL:0UL);}
\DoxyCodeLine{2072 \}}
\DoxyCodeLine{2073  \textcolor{comment}{/* alias */}}
\DoxyCodeLine{2074 \textcolor{preprocessor}{\#define LL\_RCC\_D1CK\_IsReady  LL\_RCC\_CPUCK\_IsReady}}
\DoxyCodeLine{2078 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_D1CKRDY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2079 }
\DoxyCodeLine{2080 \textcolor{preprocessor}{\#if defined(RCC\_CR\_D2CKRDY)}}
\DoxyCodeLine{2081 }
\DoxyCodeLine{2091 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_D2CK\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2092 \{}
\DoxyCodeLine{2093   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707885ce2c3a516dfb7742bd8111af2b}{RCC\_CR\_D2CKRDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga707885ce2c3a516dfb7742bd8111af2b}{RCC\_CR\_D2CKRDY}}))?1UL:0UL);}
\DoxyCodeLine{2094 \}}
\DoxyCodeLine{2098 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2099 }
\DoxyCodeLine{2109 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_CDCK\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2110 \{}
\DoxyCodeLine{2111   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, RCC\_CR\_CDCKRDY) == (RCC\_CR\_CDCKRDY))?1UL:0UL);}
\DoxyCodeLine{2112 \}}
\DoxyCodeLine{2113 \textcolor{preprocessor}{\#define LL\_RCC\_D2CK\_IsReady LL\_RCC\_CDCK\_IsReady}}
\DoxyCodeLine{2117 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_CR\_D2CKRDY */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2118 }
\DoxyCodeLine{2122 \textcolor{preprocessor}{\#if defined(RCC\_GCR\_WW1RSC)}}
\DoxyCodeLine{2123 }
\DoxyCodeLine{2129 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_WWDG1\_EnableSystemReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2130 \{}
\DoxyCodeLine{2131   SET\_BIT(RCC-\/>GCR, RCC\_GCR\_WW1RSC);}
\DoxyCodeLine{2132 \}}
\DoxyCodeLine{2133 }
\DoxyCodeLine{2139 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_WWDG1\_IsSystemReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2140 \{}
\DoxyCodeLine{2141   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>GCR, RCC\_GCR\_WW1RSC) == RCC\_GCR\_WW1RSC)?1UL:0UL);}
\DoxyCodeLine{2142 \}}
\DoxyCodeLine{2143 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* RCC\_GCR\_WW1RSC */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2144 }
\DoxyCodeLine{2145 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{2151 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_WWDG2\_EnableSystemReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2152 \{}
\DoxyCodeLine{2153   SET\_BIT(RCC-\/>GCR, RCC\_GCR\_WW2RSC);}
\DoxyCodeLine{2154 \}}
\DoxyCodeLine{2155 }
\DoxyCodeLine{2161 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_WWDG2\_IsSystemReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2162 \{}
\DoxyCodeLine{2163   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>GCR, RCC\_GCR\_WW2RSC) == RCC\_GCR\_WW2RSC)?1UL:0UL);}
\DoxyCodeLine{2164 \}}
\DoxyCodeLine{2165 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2170 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{2180 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ForceCM4Boot(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2181 \{}
\DoxyCodeLine{2182   SET\_BIT(RCC-\/>GCR, RCC\_GCR\_BOOT\_C2);}
\DoxyCodeLine{2183 \}}
\DoxyCodeLine{2184 }
\DoxyCodeLine{2190 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsCM4BootForced(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2191 \{}
\DoxyCodeLine{2192   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>GCR, RCC\_GCR\_BOOT\_C2) == RCC\_GCR\_BOOT\_C2)?1UL:0UL);}
\DoxyCodeLine{2193 \}}
\DoxyCodeLine{2194 }
\DoxyCodeLine{2200 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ForceCM7Boot(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2201 \{}
\DoxyCodeLine{2202   SET\_BIT(RCC-\/>GCR, RCC\_GCR\_BOOT\_C1);}
\DoxyCodeLine{2203 \}}
\DoxyCodeLine{2204 }
\DoxyCodeLine{2210 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsCM7BootForced(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2211 \{}
\DoxyCodeLine{2212   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>GCR, RCC\_GCR\_BOOT\_C1) == RCC\_GCR\_BOOT\_C1)?1UL:0UL);}
\DoxyCodeLine{2213 \}}
\DoxyCodeLine{2214 }
\DoxyCodeLine{2218 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{2219 }
\DoxyCodeLine{2231 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_EnableCSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2232 \{}
\DoxyCodeLine{2233   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSECSSON);}
\DoxyCodeLine{2234 \}}
\DoxyCodeLine{2235 }
\DoxyCodeLine{2241 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_LSE\_IsFailureDetected(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2242 \{}
\DoxyCodeLine{2243   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSECSSD) == (RCC\_BDCR\_LSECSSD))?1UL:0UL);}
\DoxyCodeLine{2244 \}}
\DoxyCodeLine{2245 }
\DoxyCodeLine{2251 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2252 \{}
\DoxyCodeLine{2253   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);}
\DoxyCodeLine{2254 \}}
\DoxyCodeLine{2255 }
\DoxyCodeLine{2261 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2262 \{}
\DoxyCodeLine{2263   CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEON);}
\DoxyCodeLine{2264 \}}
\DoxyCodeLine{2265 }
\DoxyCodeLine{2271 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_EnableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2272 \{}
\DoxyCodeLine{2273   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{2274 \}}
\DoxyCodeLine{2275 }
\DoxyCodeLine{2281 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_DisableBypass(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2282 \{}
\DoxyCodeLine{2283   CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEBYP);}
\DoxyCodeLine{2284 \}}
\DoxyCodeLine{2285 }
\DoxyCodeLine{2286 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_LSEEXT)}}
\DoxyCodeLine{2294 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_SelectDigitalClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2295 \{}
\DoxyCodeLine{2296   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEEXT);}
\DoxyCodeLine{2297 \}}
\DoxyCodeLine{2298 }
\DoxyCodeLine{2306 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_SelectAnalogClock(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2307 \{}
\DoxyCodeLine{2308   CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEEXT);}
\DoxyCodeLine{2309 \}}
\DoxyCodeLine{2310 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_LSEEXT */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2311 }
\DoxyCodeLine{2323 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSE\_SetDriveCapability(uint32\_t LSEDrive)}
\DoxyCodeLine{2324 \{}
\DoxyCodeLine{2325   MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV, LSEDrive);}
\DoxyCodeLine{2326 \}}
\DoxyCodeLine{2327 }
\DoxyCodeLine{2337 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_LSE\_GetDriveCapability(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2338 \{}
\DoxyCodeLine{2339   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSEDRV));}
\DoxyCodeLine{2340 \}}
\DoxyCodeLine{2341 }
\DoxyCodeLine{2347 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_LSE\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2348 \{}
\DoxyCodeLine{2349   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_LSERDY) == (RCC\_BDCR\_LSERDY))?1UL:0UL);}
\DoxyCodeLine{2350 \}}
\DoxyCodeLine{2351 }
\DoxyCodeLine{2365 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSI\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2366 \{}
\DoxyCodeLine{2367   SET\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION);}
\DoxyCodeLine{2368 \}}
\DoxyCodeLine{2369 }
\DoxyCodeLine{2375 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_LSI\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2376 \{}
\DoxyCodeLine{2377   CLEAR\_BIT(RCC-\/>CSR, RCC\_CSR\_LSION);}
\DoxyCodeLine{2378 \}}
\DoxyCodeLine{2379 }
\DoxyCodeLine{2385 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_LSI\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2386 \{}
\DoxyCodeLine{2387   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CSR, RCC\_CSR\_LSIRDY) == (RCC\_CSR\_LSIRDY))?1UL:0UL);}
\DoxyCodeLine{2388 \}}
\DoxyCodeLine{2389 }
\DoxyCodeLine{2408 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSysClkSource(uint32\_t Source)}
\DoxyCodeLine{2409 \{}
\DoxyCodeLine{2410   MODIFY\_REG(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\_CFGR\_SW}}, Source);}
\DoxyCodeLine{2411 \}}
\DoxyCodeLine{2412 }
\DoxyCodeLine{2422 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSysClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2423 \{}
\DoxyCodeLine{2424   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\_CFGR\_SWS}}));}
\DoxyCodeLine{2425 \}}
\DoxyCodeLine{2426 }
\DoxyCodeLine{2435 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSysWakeUpClkSource(uint32\_t Source)}
\DoxyCodeLine{2436 \{}
\DoxyCodeLine{2437   MODIFY\_REG(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}}, Source);}
\DoxyCodeLine{2438 \}}
\DoxyCodeLine{2439 }
\DoxyCodeLine{2447 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSysWakeUpClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2448 \{}
\DoxyCodeLine{2449   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\_CFGR\_STOPWUCK}}));}
\DoxyCodeLine{2450 \}}
\DoxyCodeLine{2451 }
\DoxyCodeLine{2460 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetKerWakeUpClkSource(uint32\_t Source)}
\DoxyCodeLine{2461 \{}
\DoxyCodeLine{2462   MODIFY\_REG(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\_CFGR\_STOPKERWUCK}}, Source);}
\DoxyCodeLine{2463 \}}
\DoxyCodeLine{2464 }
\DoxyCodeLine{2472 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetKerWakeUpClkSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2473 \{}
\DoxyCodeLine{2474   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc89cbee6dc0e89e1c453fbfea80bd2}{RCC\_CFGR\_STOPKERWUCK}}));}
\DoxyCodeLine{2475 \}}
\DoxyCodeLine{2476 }
\DoxyCodeLine{2492 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSysPrescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2493 \{}
\DoxyCodeLine{2494 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{2495   MODIFY\_REG(RCC-\/>D1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}}, Prescaler);}
\DoxyCodeLine{2496 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2497   MODIFY\_REG(RCC-\/>CDCFGR1, RCC\_CDCFGR1\_CDCPRE, Prescaler);}
\DoxyCodeLine{2498 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1CPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2499 \}}
\DoxyCodeLine{2500 }
\DoxyCodeLine{2516 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetAHBPrescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2517 \{}
\DoxyCodeLine{2518 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{2519   MODIFY\_REG(RCC-\/>D1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}}, Prescaler);}
\DoxyCodeLine{2520 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2521   MODIFY\_REG(RCC-\/>CDCFGR1, RCC\_CDCFGR1\_HPRE, Prescaler);}
\DoxyCodeLine{2522 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_HPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2523 \}}
\DoxyCodeLine{2524 }
\DoxyCodeLine{2536 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetAPB1Prescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2537 \{}
\DoxyCodeLine{2538 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE1)}}
\DoxyCodeLine{2539   MODIFY\_REG(RCC-\/>D2CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}}, Prescaler);}
\DoxyCodeLine{2540 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2541   MODIFY\_REG(RCC-\/>CDCFGR2, RCC\_CDCFGR2\_CDPPRE1, Prescaler);}
\DoxyCodeLine{2542 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2543 \}}
\DoxyCodeLine{2544 }
\DoxyCodeLine{2556 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetAPB2Prescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2557 \{}
\DoxyCodeLine{2558 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE2)}}
\DoxyCodeLine{2559   MODIFY\_REG(RCC-\/>D2CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}}, Prescaler);}
\DoxyCodeLine{2560 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2561   MODIFY\_REG(RCC-\/>CDCFGR2, RCC\_CDCFGR2\_CDPPRE2, Prescaler);}
\DoxyCodeLine{2562 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2563 \}}
\DoxyCodeLine{2564 }
\DoxyCodeLine{2576 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetAPB3Prescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2577 \{}
\DoxyCodeLine{2578 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1PPRE)}}
\DoxyCodeLine{2579   MODIFY\_REG(RCC-\/>D1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}}, Prescaler);}
\DoxyCodeLine{2580 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2581   MODIFY\_REG(RCC-\/>CDCFGR1, RCC\_CDCFGR1\_CDPPRE, Prescaler);}
\DoxyCodeLine{2582 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1PPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2583 \}}
\DoxyCodeLine{2584 }
\DoxyCodeLine{2596 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetAPB4Prescaler(uint32\_t Prescaler)}
\DoxyCodeLine{2597 \{}
\DoxyCodeLine{2598 \textcolor{preprocessor}{\#if defined(RCC\_D3CFGR\_D3PPRE)}}
\DoxyCodeLine{2599   MODIFY\_REG(RCC-\/>D3CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}}, Prescaler);}
\DoxyCodeLine{2600 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2601   MODIFY\_REG(RCC-\/>SRDCFGR, RCC\_SRDCFGR\_SRDPPRE, Prescaler);}
\DoxyCodeLine{2602 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CFGR\_D3PPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2603 \}}
\DoxyCodeLine{2604 }
\DoxyCodeLine{2619 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSysPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2620 \{}
\DoxyCodeLine{2621 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1CPRE)}}
\DoxyCodeLine{2622   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3540a30f12c991c09836c93c80f4162c}{RCC\_D1CFGR\_D1CPRE}}));}
\DoxyCodeLine{2623 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2624   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCFGR1, RCC\_CDCFGR1\_CDCPRE));}
\DoxyCodeLine{2625 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1CPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2626 \}}
\DoxyCodeLine{2627 }
\DoxyCodeLine{2642 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetAHBPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2643 \{}
\DoxyCodeLine{2644 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_HPRE)}}
\DoxyCodeLine{2645   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960b9d04afa68703b8bca77c5c02b4df}{RCC\_D1CFGR\_HPRE}}));}
\DoxyCodeLine{2646 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2647   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCFGR1, RCC\_CDCFGR1\_HPRE));}
\DoxyCodeLine{2648 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_HPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2649 \}}
\DoxyCodeLine{2650 }
\DoxyCodeLine{2661 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetAPB1Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2662 \{}
\DoxyCodeLine{2663 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE1)}}
\DoxyCodeLine{2664   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0b703ac99ca7cbbb12cd785b2d836}{RCC\_D2CFGR\_D2PPRE1}}));}
\DoxyCodeLine{2665 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2666   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCFGR2, RCC\_CDCFGR2\_CDPPRE1));}
\DoxyCodeLine{2667 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2668 \}}
\DoxyCodeLine{2669 }
\DoxyCodeLine{2680 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetAPB2Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2681 \{}
\DoxyCodeLine{2682 \textcolor{preprocessor}{\#if defined(RCC\_D2CFGR\_D2PPRE2)}}
\DoxyCodeLine{2683   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37ebc780e5ce2006ace8919baaae06a}{RCC\_D2CFGR\_D2PPRE2}}));}
\DoxyCodeLine{2684 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2685   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCFGR2, RCC\_CDCFGR2\_CDPPRE2));}
\DoxyCodeLine{2686 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CFGR\_D2PPRE2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2687 \}}
\DoxyCodeLine{2688 }
\DoxyCodeLine{2699 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetAPB3Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2700 \{}
\DoxyCodeLine{2701 \textcolor{preprocessor}{\#if defined(RCC\_D1CFGR\_D1PPRE)}}
\DoxyCodeLine{2702   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156ad49f4491b54e9c1bd6029814a03d}{RCC\_D1CFGR\_D1PPRE}}));}
\DoxyCodeLine{2703 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2704   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCFGR1, RCC\_CDCFGR1\_CDPPRE));}
\DoxyCodeLine{2705 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CFGR\_D1PPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2706 \}}
\DoxyCodeLine{2707 }
\DoxyCodeLine{2718 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetAPB4Prescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{2719 \{}
\DoxyCodeLine{2720 \textcolor{preprocessor}{\#if defined(RCC\_D3CFGR\_D3PPRE)}}
\DoxyCodeLine{2721   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D3CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c6b1922986a9444c5835cb0f9de4be5}{RCC\_D3CFGR\_D3PPRE}}));}
\DoxyCodeLine{2722 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2723   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>SRDCFGR, RCC\_SRDCFGR\_SRDPPRE));}
\DoxyCodeLine{2724 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CFGR\_D3PPRE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2725 \}}
\DoxyCodeLine{2726 }
\DoxyCodeLine{2786 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ConfigMCO(uint32\_t MCOxSource, uint32\_t MCOxPrescaler)}
\DoxyCodeLine{2787 \{}
\DoxyCodeLine{2788   MODIFY\_REG(RCC-\/>CFGR,  (MCOxSource << 16U) | (MCOxPrescaler << 16U), (MCOxSource \& 0xFFFF0000U) | (MCOxPrescaler \& 0xFFFF0000U));}
\DoxyCodeLine{2789 \}}
\DoxyCodeLine{2790 }
\DoxyCodeLine{2898 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{2899 \{}
\DoxyCodeLine{2900 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{2901   uint32\_t * pReg = (uint32\_t *)((uint32\_t)\&RCC-\/>D1CCIPR + LL\_CLKSOURCE\_REG(ClkSource));}
\DoxyCodeLine{2902 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2903   uint32\_t * pReg = (uint32\_t *)((uint32\_t)\&RCC-\/>CDCCIPR + LL\_CLKSOURCE\_REG(ClkSource));}
\DoxyCodeLine{2904 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*  */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2905   MODIFY\_REG(*pReg, LL\_CLKSOURCE\_MASK(ClkSource), LL\_CLKSOURCE\_CONFIG(ClkSource));}
\DoxyCodeLine{2906 \}}
\DoxyCodeLine{2907 }
\DoxyCodeLine{2927 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetUSARTClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{2928 \{}
\DoxyCodeLine{2929   LL\_RCC\_SetClockSource(ClkSource);}
\DoxyCodeLine{2930 \}}
\DoxyCodeLine{2931 }
\DoxyCodeLine{2944 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetLPUARTClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{2945 \{}
\DoxyCodeLine{2946 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{2947   MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPUART1SEL, ClkSource);}
\DoxyCodeLine{2948 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{2949   MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPUART1SEL, ClkSource);}
\DoxyCodeLine{2950 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_LPUART1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{2951 \}}
\DoxyCodeLine{2952 }
\DoxyCodeLine{2968 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetI2CClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{2969 \{}
\DoxyCodeLine{2970   LL\_RCC\_SetClockSource(ClkSource);}
\DoxyCodeLine{2971 \}}
\DoxyCodeLine{2972 }
\DoxyCodeLine{2999 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetLPTIMClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3000 \{}
\DoxyCodeLine{3001   LL\_RCC\_SetClockSource(ClkSource);}
\DoxyCodeLine{3002 \}}
\DoxyCodeLine{3003 }
\DoxyCodeLine{3048 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSAIClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3049 \{}
\DoxyCodeLine{3050   LL\_RCC\_SetClockSource(ClkSource);}
\DoxyCodeLine{3051 \}}
\DoxyCodeLine{3052 }
\DoxyCodeLine{3061 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSDMMCClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3062 \{}
\DoxyCodeLine{3063 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{3064   MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_SDMMCSEL, ClkSource);}
\DoxyCodeLine{3065 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3066   MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_SDMMCSEL, ClkSource);}
\DoxyCodeLine{3067 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3068 \}}
\DoxyCodeLine{3069 }
\DoxyCodeLine{3080 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetRNGClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3081 \{}
\DoxyCodeLine{3082 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{3083   MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_RNGSEL, ClkSource);}
\DoxyCodeLine{3084 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3085   MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_RNGSEL, ClkSource);}
\DoxyCodeLine{3086 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_RNGSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3087 \}}
\DoxyCodeLine{3088 }
\DoxyCodeLine{3099 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetUSBClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3100 \{}
\DoxyCodeLine{3101 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{3102   MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USBSEL, ClkSource);}
\DoxyCodeLine{3103 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3104   MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USBSEL, ClkSource);}
\DoxyCodeLine{3105 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USBSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3106 \}}
\DoxyCodeLine{3107 }
\DoxyCodeLine{3117 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetCECClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3118 \{}
\DoxyCodeLine{3119 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{3120   MODIFY\_REG(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_CECSEL, ClkSource);}
\DoxyCodeLine{3121 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3122   MODIFY\_REG(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_CECSEL, ClkSource);}
\DoxyCodeLine{3123 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_CECSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3124 \}}
\DoxyCodeLine{3125 }
\DoxyCodeLine{3126 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3135 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetDSIClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3136 \{}
\DoxyCodeLine{3137   MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_DSISEL, ClkSource);}
\DoxyCodeLine{3138 \}}
\DoxyCodeLine{3139 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3140 }
\DoxyCodeLine{3149 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetDFSDMClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3150 \{}
\DoxyCodeLine{3151 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{3152    MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_DFSDM1SEL, ClkSource);}
\DoxyCodeLine{3153 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3154    MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_DFSDM1SEL, ClkSource);}
\DoxyCodeLine{3155 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3156 \}}
\DoxyCodeLine{3157 }
\DoxyCodeLine{3158 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{3167 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetDFSDM2ClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3168 \{}
\DoxyCodeLine{3169    MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_DFSDM2SEL, ClkSource);}
\DoxyCodeLine{3170 \}}
\DoxyCodeLine{3171 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2\_BASE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3172 }
\DoxyCodeLine{3183 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetFMCClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3184 \{}
\DoxyCodeLine{3185 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{3186   MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_FMCSEL, ClkSource);}
\DoxyCodeLine{3187 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3188   MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_FMCSEL, ClkSource);}
\DoxyCodeLine{3189 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_FMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3190 \}}
\DoxyCodeLine{3191 }
\DoxyCodeLine{3192 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{3203 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetQSPIClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3204 \{}
\DoxyCodeLine{3205   MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_QSPISEL, ClkSource);}
\DoxyCodeLine{3206 \}}
\DoxyCodeLine{3207 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3208 }
\DoxyCodeLine{3209 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{3220 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetOSPIClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3221 \{}
\DoxyCodeLine{3222 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{3223   MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_OCTOSPISEL, ClkSource);}
\DoxyCodeLine{3224 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3225   MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_OCTOSPISEL, ClkSource);}
\DoxyCodeLine{3226 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_OCTOSPISEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3227 \}}
\DoxyCodeLine{3228 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* OCTOSPI1 || OCTOSPI2 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3229 }
\DoxyCodeLine{3239 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetCLKPClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3240 \{}
\DoxyCodeLine{3241 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{3242   MODIFY\_REG(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_CKPERSEL, ClkSource);}
\DoxyCodeLine{3243 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3244   MODIFY\_REG(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_CKPERSEL, ClkSource);}
\DoxyCodeLine{3245 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_CKPERSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3246 \}}
\DoxyCodeLine{3247 }
\DoxyCodeLine{3276 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSPIClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3277 \{}
\DoxyCodeLine{3278   LL\_RCC\_SetClockSource(ClkSource);}
\DoxyCodeLine{3279 \}}
\DoxyCodeLine{3280 }
\DoxyCodeLine{3291 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSPDIFClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3292 \{}
\DoxyCodeLine{3293 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{3294   MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPDIFSEL, ClkSource);}
\DoxyCodeLine{3295 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3296   MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPDIFSEL, ClkSource);}
\DoxyCodeLine{3297 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPDIFSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3298 \}}
\DoxyCodeLine{3299 }
\DoxyCodeLine{3309 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetFDCANClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3310 \{}
\DoxyCodeLine{3311 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{3312   MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_FDCANSEL, ClkSource);}
\DoxyCodeLine{3313 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3314   MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_FDCANSEL, ClkSource);}
\DoxyCodeLine{3315 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_FDCANSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3316 \}}
\DoxyCodeLine{3317 }
\DoxyCodeLine{3326 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetSWPClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3327 \{}
\DoxyCodeLine{3328 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{3329   MODIFY\_REG(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SWPSEL, ClkSource);}
\DoxyCodeLine{3330 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3331   MODIFY\_REG(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SWPSEL, ClkSource);}
\DoxyCodeLine{3332 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SWPSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3333 \}}
\DoxyCodeLine{3334 }
\DoxyCodeLine{3344 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetADCClockSource(uint32\_t ClkSource)}
\DoxyCodeLine{3345 \{}
\DoxyCodeLine{3346 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{3347   MODIFY\_REG(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_ADCSEL, ClkSource);}
\DoxyCodeLine{3348 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3349   MODIFY\_REG(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_ADCSEL, ClkSource);}
\DoxyCodeLine{3350 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3351 \}}
\DoxyCodeLine{3352 }
\DoxyCodeLine{3469 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetClockSource(uint32\_t Periph)}
\DoxyCodeLine{3470 \{}
\DoxyCodeLine{3471 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{3472   \textcolor{keyword}{const} uint32\_t *pReg = (uint32\_t *)((uint32\_t)((uint32\_t)(\&RCC-\/>D1CCIPR) + LL\_CLKSOURCE\_REG(Periph)));}
\DoxyCodeLine{3473 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3474   \textcolor{keyword}{const} uint32\_t *pReg = (uint32\_t *)((uint32\_t)((uint32\_t)(\&RCC-\/>CDCCIPR) + LL\_CLKSOURCE\_REG(Periph)));}
\DoxyCodeLine{3475 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_FMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3476   \textcolor{keywordflow}{return} (uint32\_t) (Periph | (((READ\_BIT(*pReg, LL\_CLKSOURCE\_MASK(Periph))) >> LL\_CLKSOURCE\_SHIFT(Periph)) << LL\_RCC\_CONFIG\_SHIFT) );}
\DoxyCodeLine{3477 \}}
\DoxyCodeLine{3478 }
\DoxyCodeLine{3500 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetUSARTClockSource(uint32\_t Periph)}
\DoxyCodeLine{3501 \{}
\DoxyCodeLine{3502   \textcolor{keywordflow}{return} LL\_RCC\_GetClockSource(Periph);}
\DoxyCodeLine{3503 \}}
\DoxyCodeLine{3504 }
\DoxyCodeLine{3518 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetLPUARTClockSource(uint32\_t Periph)}
\DoxyCodeLine{3519 \{}
\DoxyCodeLine{3520   UNUSED(Periph);}
\DoxyCodeLine{3521 \textcolor{preprocessor}{\#if defined(RCC\_D3CCIPR\_LPUART1SEL)}}
\DoxyCodeLine{3522   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_LPUART1SEL));}
\DoxyCodeLine{3523 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3524   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_LPUART1SEL));}
\DoxyCodeLine{3525 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* RCC\_D3CCIPR\_LPUART1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3526 \}}
\DoxyCodeLine{3527 }
\DoxyCodeLine{3545 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetI2CClockSource(uint32\_t Periph)}
\DoxyCodeLine{3546 \{}
\DoxyCodeLine{3547   \textcolor{keywordflow}{return} LL\_RCC\_GetClockSource(Periph);}
\DoxyCodeLine{3548 \}}
\DoxyCodeLine{3549 }
\DoxyCodeLine{3580 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetLPTIMClockSource(uint32\_t Periph)}
\DoxyCodeLine{3581 \{}
\DoxyCodeLine{3582   \textcolor{keywordflow}{return} LL\_RCC\_GetClockSource(Periph);}
\DoxyCodeLine{3583 \}}
\DoxyCodeLine{3584 }
\DoxyCodeLine{3634 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSAIClockSource(uint32\_t Periph)}
\DoxyCodeLine{3635 \{}
\DoxyCodeLine{3636   \textcolor{keywordflow}{return} LL\_RCC\_GetClockSource(Periph);}
\DoxyCodeLine{3637 \}}
\DoxyCodeLine{3638 }
\DoxyCodeLine{3648 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSDMMCClockSource(uint32\_t Periph)}
\DoxyCodeLine{3649 \{}
\DoxyCodeLine{3650   UNUSED(Periph);}
\DoxyCodeLine{3651 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_SDMMCSEL)}}
\DoxyCodeLine{3652   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_SDMMCSEL));}
\DoxyCodeLine{3653 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3654   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_SDMMCSEL));}
\DoxyCodeLine{3655 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_SDMMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3656 \}}
\DoxyCodeLine{3657 }
\DoxyCodeLine{3669 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetRNGClockSource(uint32\_t Periph)}
\DoxyCodeLine{3670 \{}
\DoxyCodeLine{3671   UNUSED(Periph);}
\DoxyCodeLine{3672 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_RNGSEL)}}
\DoxyCodeLine{3673   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_RNGSEL));}
\DoxyCodeLine{3674 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3675   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_RNGSEL));}
\DoxyCodeLine{3676 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_RNGSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3677 \}}
\DoxyCodeLine{3678 }
\DoxyCodeLine{3690 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetUSBClockSource(uint32\_t Periph)}
\DoxyCodeLine{3691 \{}
\DoxyCodeLine{3692   UNUSED(Periph);}
\DoxyCodeLine{3693 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_USBSEL)}}
\DoxyCodeLine{3694   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_USBSEL));}
\DoxyCodeLine{3695 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3696   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_USBSEL));}
\DoxyCodeLine{3697 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP2R\_USBSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3698 \}}
\DoxyCodeLine{3699 }
\DoxyCodeLine{3710 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetCECClockSource(uint32\_t Periph)}
\DoxyCodeLine{3711 \{}
\DoxyCodeLine{3712   UNUSED(Periph);}
\DoxyCodeLine{3713 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP2R\_CECSEL)}}
\DoxyCodeLine{3714   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CCIP2R, RCC\_D2CCIP2R\_CECSEL));}
\DoxyCodeLine{3715 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3716   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIP2R, RCC\_CDCCIP2R\_CECSEL));}
\DoxyCodeLine{3717 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/* RCC\_D2CCIP2R\_CECSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3718 \}}
\DoxyCodeLine{3719 }
\DoxyCodeLine{3720 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{3730 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetDSIClockSource(uint32\_t Periph)}
\DoxyCodeLine{3731 \{}
\DoxyCodeLine{3732   UNUSED(Periph);}
\DoxyCodeLine{3733   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_DSISEL));}
\DoxyCodeLine{3734 \}}
\DoxyCodeLine{3735 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3736 }
\DoxyCodeLine{3746 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetDFSDMClockSource(uint32\_t Periph)}
\DoxyCodeLine{3747 \{}
\DoxyCodeLine{3748   UNUSED(Periph);}
\DoxyCodeLine{3749 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_DFSDM1SEL)}}
\DoxyCodeLine{3750   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_DFSDM1SEL));}
\DoxyCodeLine{3751 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3752   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_DFSDM1SEL));}
\DoxyCodeLine{3753 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_DFSDM1SEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3754 \}}
\DoxyCodeLine{3755 }
\DoxyCodeLine{3756 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{3766 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetDFSDM2ClockSource(uint32\_t Periph)}
\DoxyCodeLine{3767 \{}
\DoxyCodeLine{3768   UNUSED(Periph);}
\DoxyCodeLine{3769   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_DFSDM2SEL));}
\DoxyCodeLine{3770 \}}
\DoxyCodeLine{3771 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2\_BASE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3772 }
\DoxyCodeLine{3784 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetFMCClockSource(uint32\_t Periph)}
\DoxyCodeLine{3785 \{}
\DoxyCodeLine{3786   UNUSED(Periph);}
\DoxyCodeLine{3787 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_FMCSEL)}}
\DoxyCodeLine{3788   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_FMCSEL));}
\DoxyCodeLine{3789 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3790   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_FMCSEL));}
\DoxyCodeLine{3791 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_FMCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3792 \}}
\DoxyCodeLine{3793 }
\DoxyCodeLine{3794 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{3806 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetQSPIClockSource(uint32\_t Periph)}
\DoxyCodeLine{3807 \{}
\DoxyCodeLine{3808   UNUSED(Periph);}
\DoxyCodeLine{3809   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_QSPISEL));}
\DoxyCodeLine{3810 \}}
\DoxyCodeLine{3811 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3812 }
\DoxyCodeLine{3813 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{3825 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetOSPIClockSource(uint32\_t Periph)}
\DoxyCodeLine{3826 \{}
\DoxyCodeLine{3827   UNUSED(Periph);}
\DoxyCodeLine{3828 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_OCTOSPISEL)}}
\DoxyCodeLine{3829   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_OCTOSPISEL));}
\DoxyCodeLine{3830 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3831   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_OCTOSPISEL));}
\DoxyCodeLine{3832 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_OCTOSPISEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3833 \}}
\DoxyCodeLine{3834 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(OCTOSPI1) || defined(OCTOSPI2) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3835 }
\DoxyCodeLine{3846 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetCLKPClockSource(uint32\_t Periph)}
\DoxyCodeLine{3847 \{}
\DoxyCodeLine{3848   UNUSED(Periph);}
\DoxyCodeLine{3849 \textcolor{preprocessor}{\#if defined(RCC\_D1CCIPR\_CKPERSEL)}}
\DoxyCodeLine{3850   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D1CCIPR, RCC\_D1CCIPR\_CKPERSEL));}
\DoxyCodeLine{3851 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3852   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIPR, RCC\_CDCCIPR\_CKPERSEL));}
\DoxyCodeLine{3853 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D1CCIPR\_CKPERSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3854 \}}
\DoxyCodeLine{3855 }
\DoxyCodeLine{3887 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSPIClockSource(uint32\_t Periph)}
\DoxyCodeLine{3888 \{}
\DoxyCodeLine{3889   \textcolor{keywordflow}{return} LL\_RCC\_GetClockSource(Periph);}
\DoxyCodeLine{3890 \}}
\DoxyCodeLine{3891 }
\DoxyCodeLine{3903 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSPDIFClockSource(uint32\_t Periph)}
\DoxyCodeLine{3904 \{}
\DoxyCodeLine{3905   UNUSED(Periph);}
\DoxyCodeLine{3906 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SPDIFSEL)}}
\DoxyCodeLine{3907   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SPDIFSEL));}
\DoxyCodeLine{3908 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3909   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SPDIFSEL));}
\DoxyCodeLine{3910 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SPDIFSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3911 \}}
\DoxyCodeLine{3912 }
\DoxyCodeLine{3923 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetFDCANClockSource(uint32\_t Periph)}
\DoxyCodeLine{3924 \{}
\DoxyCodeLine{3925   UNUSED(Periph);}
\DoxyCodeLine{3926 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_FDCANSEL)}}
\DoxyCodeLine{3927   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_FDCANSEL));}
\DoxyCodeLine{3928 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3929   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_FDCANSEL));}
\DoxyCodeLine{3930 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_FDCANSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3931 \}}
\DoxyCodeLine{3932 }
\DoxyCodeLine{3942 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetSWPClockSource(uint32\_t Periph)}
\DoxyCodeLine{3943 \{}
\DoxyCodeLine{3944   UNUSED(Periph);}
\DoxyCodeLine{3945 \textcolor{preprocessor}{\#if defined(RCC\_D2CCIP1R\_SWPSEL)}}
\DoxyCodeLine{3946   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D2CCIP1R, RCC\_D2CCIP1R\_SWPSEL));}
\DoxyCodeLine{3947 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3948   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CDCCIP1R, RCC\_CDCCIP1R\_SWPSEL));}
\DoxyCodeLine{3949 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D2CCIP1R\_SWPSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3950 \}}
\DoxyCodeLine{3951 }
\DoxyCodeLine{3962 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetADCClockSource(uint32\_t Periph)}
\DoxyCodeLine{3963 \{}
\DoxyCodeLine{3964   UNUSED(Periph);}
\DoxyCodeLine{3965 \textcolor{preprocessor}{\#if defined (RCC\_D3CCIPR\_ADCSEL)}}
\DoxyCodeLine{3966   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>D3CCIPR, RCC\_D3CCIPR\_ADCSEL));}
\DoxyCodeLine{3967 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{3968   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>SRDCCIPR, RCC\_SRDCCIPR\_ADCSEL));}
\DoxyCodeLine{3969 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_D3CCIPR\_ADCSEL */}\textcolor{preprocessor}{}}
\DoxyCodeLine{3970 \}}
\DoxyCodeLine{3971 }
\DoxyCodeLine{3993 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetRTCClockSource(uint32\_t Source)}
\DoxyCodeLine{3994 \{}
\DoxyCodeLine{3995   MODIFY\_REG(RCC-\/>BDCR, RCC\_BDCR\_RTCSEL, Source);}
\DoxyCodeLine{3996 \}}
\DoxyCodeLine{3997 }
\DoxyCodeLine{4007 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetRTCClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4008 \{}
\DoxyCodeLine{4009   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCSEL));}
\DoxyCodeLine{4010 \}}
\DoxyCodeLine{4011 }
\DoxyCodeLine{4017 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4018 \{}
\DoxyCodeLine{4019   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{4020 \}}
\DoxyCodeLine{4021 }
\DoxyCodeLine{4027 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4028 \{}
\DoxyCodeLine{4029   CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN);}
\DoxyCodeLine{4030 \}}
\DoxyCodeLine{4031 }
\DoxyCodeLine{4037 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnabledRTC(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4038 \{}
\DoxyCodeLine{4039   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>BDCR, RCC\_BDCR\_RTCEN) == (RCC\_BDCR\_RTCEN))?1UL:0UL);}
\DoxyCodeLine{4040 \}}
\DoxyCodeLine{4041 }
\DoxyCodeLine{4047 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ForceBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4048 \{}
\DoxyCodeLine{4049   SET\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST);}
\DoxyCodeLine{4050 \}}
\DoxyCodeLine{4051 }
\DoxyCodeLine{4057 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ReleaseBackupDomainReset(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4058 \{}
\DoxyCodeLine{4059 \textcolor{preprocessor}{\#if defined(RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{4060   CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_BDRST);}
\DoxyCodeLine{4061 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{4062   CLEAR\_BIT(RCC-\/>BDCR, RCC\_BDCR\_VSWRST);}
\DoxyCodeLine{4063 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_BDCR\_BDRST */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4064 \}}
\DoxyCodeLine{4065 }
\DoxyCodeLine{4135 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetRTC\_HSEPrescaler(uint32\_t Prescaler)}
\DoxyCodeLine{4136 \{}
\DoxyCodeLine{4137   MODIFY\_REG(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}}, Prescaler);}
\DoxyCodeLine{4138 \}}
\DoxyCodeLine{4139 }
\DoxyCodeLine{4208 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetRTC\_HSEPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4209 \{}
\DoxyCodeLine{4210   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c067c52ecd135252c691aad32c0b83}{RCC\_CFGR\_RTCPRE}}));}
\DoxyCodeLine{4211 \}}
\DoxyCodeLine{4212 }
\DoxyCodeLine{4229 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetTIMPrescaler(uint32\_t Prescaler)}
\DoxyCodeLine{4230 \{}
\DoxyCodeLine{4231   MODIFY\_REG(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6448d5ee420f8cc87b22b1201f5be2}{RCC\_CFGR\_TIMPRE}}, Prescaler);}
\DoxyCodeLine{4232 \}}
\DoxyCodeLine{4233 }
\DoxyCodeLine{4241 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetTIMPrescaler(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4242 \{}
\DoxyCodeLine{4243   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CFGR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6448d5ee420f8cc87b22b1201f5be2}{RCC\_CFGR\_TIMPRE}}));}
\DoxyCodeLine{4244 \}}
\DoxyCodeLine{4245 }
\DoxyCodeLine{4250 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{4263 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_SetHRTIMClockSource(uint32\_t Prescaler)}
\DoxyCodeLine{4264 \{}
\DoxyCodeLine{4265   MODIFY\_REG(RCC-\/>CFGR, RCC\_CFGR\_HRTIMSEL, Prescaler);}
\DoxyCodeLine{4266 \}}
\DoxyCodeLine{4267 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4268 }
\DoxyCodeLine{4269 \textcolor{preprocessor}{\#if defined(HRTIM1)}}
\DoxyCodeLine{4277 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_GetHRTIMClockSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4278 \{}
\DoxyCodeLine{4279   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>CFGR, RCC\_CFGR\_HRTIMSEL));}
\DoxyCodeLine{4280 \}}
\DoxyCodeLine{4284 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* HRTIM1 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{4285 }
\DoxyCodeLine{4301 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL\_SetSource(uint32\_t PLLSource)}
\DoxyCodeLine{4302 \{}
\DoxyCodeLine{4303   MODIFY\_REG(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_PLLSRC, PLLSource);}
\DoxyCodeLine{4304 \}}
\DoxyCodeLine{4305 }
\DoxyCodeLine{4315 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL\_GetSource(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4316 \{}
\DoxyCodeLine{4317   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_PLLSRC));}
\DoxyCodeLine{4318 \}}
\DoxyCodeLine{4319 }
\DoxyCodeLine{4325 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4326 \{}
\DoxyCodeLine{4327   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\_CR\_PLL1ON}});}
\DoxyCodeLine{4328 \}}
\DoxyCodeLine{4329 }
\DoxyCodeLine{4336 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4337 \{}
\DoxyCodeLine{4338   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cad9a81f5c5544f46c742ae1aa64ae2}{RCC\_CR\_PLL1ON}});}
\DoxyCodeLine{4339 \}}
\DoxyCodeLine{4340 }
\DoxyCodeLine{4346 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4347 \{}
\DoxyCodeLine{4348   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cbfbda9151a0d8953f3460e07a95db}{RCC\_CR\_PLL1RDY}}))?1UL:0UL);}
\DoxyCodeLine{4349 \}}
\DoxyCodeLine{4350 }
\DoxyCodeLine{4357 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1P\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4358 \{}
\DoxyCodeLine{4359   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP1EN);}
\DoxyCodeLine{4360 \}}
\DoxyCodeLine{4361 }
\DoxyCodeLine{4368 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1Q\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4369 \{}
\DoxyCodeLine{4370   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ1EN);}
\DoxyCodeLine{4371 \}}
\DoxyCodeLine{4372 }
\DoxyCodeLine{4379 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1R\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4380 \{}
\DoxyCodeLine{4381   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR1EN);}
\DoxyCodeLine{4382 \}}
\DoxyCodeLine{4383 }
\DoxyCodeLine{4389 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1FRACN\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4390 \{}
\DoxyCodeLine{4391   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1FRACEN);}
\DoxyCodeLine{4392 \}}
\DoxyCodeLine{4393 }
\DoxyCodeLine{4399 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1P\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4400 \{}
\DoxyCodeLine{4401   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP1EN) == RCC\_PLLCFGR\_DIVP1EN)?1UL:0UL);}
\DoxyCodeLine{4402 \}}
\DoxyCodeLine{4403 }
\DoxyCodeLine{4409 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1Q\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4410 \{}
\DoxyCodeLine{4411   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ1EN) == RCC\_PLLCFGR\_DIVQ1EN)?1UL:0UL);}
\DoxyCodeLine{4412 \}}
\DoxyCodeLine{4413 }
\DoxyCodeLine{4419 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1R\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4420 \{}
\DoxyCodeLine{4421   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR1EN) == RCC\_PLLCFGR\_DIVR1EN)?1UL:0UL);}
\DoxyCodeLine{4422 \}}
\DoxyCodeLine{4423 }
\DoxyCodeLine{4429 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1FRACN\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4430 \{}
\DoxyCodeLine{4431   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1FRACEN) == RCC\_PLLCFGR\_PLL1FRACEN)?1UL:0UL);}
\DoxyCodeLine{4432 \}}
\DoxyCodeLine{4433 }
\DoxyCodeLine{4440 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1P\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4441 \{}
\DoxyCodeLine{4442   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP1EN);}
\DoxyCodeLine{4443 \}}
\DoxyCodeLine{4444 }
\DoxyCodeLine{4451 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1Q\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4452 \{}
\DoxyCodeLine{4453   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ1EN);}
\DoxyCodeLine{4454 \}}
\DoxyCodeLine{4455 }
\DoxyCodeLine{4462 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1R\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4463 \{}
\DoxyCodeLine{4464   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR1EN);}
\DoxyCodeLine{4465 \}}
\DoxyCodeLine{4466 }
\DoxyCodeLine{4472 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1FRACN\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4473 \{}
\DoxyCodeLine{4474   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1FRACEN);}
\DoxyCodeLine{4475 \}}
\DoxyCodeLine{4476 }
\DoxyCodeLine{4486 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetVCOOutputRange(uint32\_t VCORange)}
\DoxyCodeLine{4487 \{}
\DoxyCodeLine{4488   MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1VCOSEL, VCORange << RCC\_PLLCFGR\_PLL1VCOSEL\_Pos);}
\DoxyCodeLine{4489 \}}
\DoxyCodeLine{4490 }
\DoxyCodeLine{4502 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetVCOInputRange(uint32\_t InputRange)}
\DoxyCodeLine{4503 \{}
\DoxyCodeLine{4504   MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL1RGE, InputRange << RCC\_PLLCFGR\_PLL1RGE\_Pos);}
\DoxyCodeLine{4505 \}}
\DoxyCodeLine{4506 }
\DoxyCodeLine{4512 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4513 \{}
\DoxyCodeLine{4514   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_N1) >>  RCC\_PLL1DIVR\_N1\_Pos) + 1UL);}
\DoxyCodeLine{4515 \}}
\DoxyCodeLine{4516 }
\DoxyCodeLine{4522 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1\_GetM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4523 \{}
\DoxyCodeLine{4524   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_DIVM1) >>  RCC\_PLLCKSELR\_DIVM1\_Pos);}
\DoxyCodeLine{4525 \}}
\DoxyCodeLine{4526 }
\DoxyCodeLine{4532 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4533 \{}
\DoxyCodeLine{4534   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_P1) >>  RCC\_PLL1DIVR\_P1\_Pos) + 1UL);}
\DoxyCodeLine{4535 \}}
\DoxyCodeLine{4536 }
\DoxyCodeLine{4542 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4543 \{}
\DoxyCodeLine{4544   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_Q1) >>  RCC\_PLL1DIVR\_Q1\_Pos) + 1UL);}
\DoxyCodeLine{4545 \}}
\DoxyCodeLine{4546 }
\DoxyCodeLine{4552 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4553 \{}
\DoxyCodeLine{4554   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_R1) >>  RCC\_PLL1DIVR\_R1\_Pos) + 1UL);}
\DoxyCodeLine{4555 \}}
\DoxyCodeLine{4556 }
\DoxyCodeLine{4562 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL1\_GetFRACN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4563 \{}
\DoxyCodeLine{4564   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>PLL1FRACR, RCC\_PLL1FRACR\_FRACN1) >>  RCC\_PLL1FRACR\_FRACN1\_Pos);}
\DoxyCodeLine{4565 \}}
\DoxyCodeLine{4566 }
\DoxyCodeLine{4573 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetN(uint32\_t N)}
\DoxyCodeLine{4574 \{}
\DoxyCodeLine{4575   MODIFY\_REG(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_N1, (N-\/1UL) << RCC\_PLL1DIVR\_N1\_Pos);}
\DoxyCodeLine{4576 \}}
\DoxyCodeLine{4577 }
\DoxyCodeLine{4584 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetM(uint32\_t M)}
\DoxyCodeLine{4585 \{}
\DoxyCodeLine{4586   MODIFY\_REG(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_DIVM1, M << RCC\_PLLCKSELR\_DIVM1\_Pos);}
\DoxyCodeLine{4587 \}}
\DoxyCodeLine{4588 }
\DoxyCodeLine{4597 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetP(uint32\_t P)}
\DoxyCodeLine{4598 \{}
\DoxyCodeLine{4599   MODIFY\_REG(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_P1, (P-\/1UL) << RCC\_PLL1DIVR\_P1\_Pos);}
\DoxyCodeLine{4600 \}}
\DoxyCodeLine{4601 }
\DoxyCodeLine{4608 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetQ(uint32\_t Q)}
\DoxyCodeLine{4609 \{}
\DoxyCodeLine{4610   MODIFY\_REG(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_Q1, (Q-\/1UL) << RCC\_PLL1DIVR\_Q1\_Pos);}
\DoxyCodeLine{4611 \}}
\DoxyCodeLine{4612 }
\DoxyCodeLine{4619 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetR(uint32\_t R)}
\DoxyCodeLine{4620 \{}
\DoxyCodeLine{4621   MODIFY\_REG(RCC-\/>PLL1DIVR, RCC\_PLL1DIVR\_R1, (R-\/1UL) << RCC\_PLL1DIVR\_R1\_Pos);}
\DoxyCodeLine{4622 \}}
\DoxyCodeLine{4623 }
\DoxyCodeLine{4629 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL1\_SetFRACN(uint32\_t FRACN)}
\DoxyCodeLine{4630 \{}
\DoxyCodeLine{4631   MODIFY\_REG(RCC-\/>PLL1FRACR, RCC\_PLL1FRACR\_FRACN1, FRACN << RCC\_PLL1FRACR\_FRACN1\_Pos);}
\DoxyCodeLine{4632 \}}
\DoxyCodeLine{4633 }
\DoxyCodeLine{4639 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4640 \{}
\DoxyCodeLine{4641   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250f64c1041b823f2bd5dbbb4c54a2d5}{RCC\_CR\_PLL2ON}});}
\DoxyCodeLine{4642 \}}
\DoxyCodeLine{4643 }
\DoxyCodeLine{4650 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4651 \{}
\DoxyCodeLine{4652   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250f64c1041b823f2bd5dbbb4c54a2d5}{RCC\_CR\_PLL2ON}});}
\DoxyCodeLine{4653 \}}
\DoxyCodeLine{4654 }
\DoxyCodeLine{4660 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4661 \{}
\DoxyCodeLine{4662   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24fa002379ec3fd9063457f412250327}{RCC\_CR\_PLL2RDY}}))?1UL:0UL);}
\DoxyCodeLine{4663 \}}
\DoxyCodeLine{4664 }
\DoxyCodeLine{4671 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2P\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4672 \{}
\DoxyCodeLine{4673   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP2EN);}
\DoxyCodeLine{4674 \}}
\DoxyCodeLine{4675 }
\DoxyCodeLine{4682 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2Q\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4683 \{}
\DoxyCodeLine{4684   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ2EN);}
\DoxyCodeLine{4685 \}}
\DoxyCodeLine{4686 }
\DoxyCodeLine{4693 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2R\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4694 \{}
\DoxyCodeLine{4695   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR2EN);}
\DoxyCodeLine{4696 \}}
\DoxyCodeLine{4697 }
\DoxyCodeLine{4703 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2FRACN\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4704 \{}
\DoxyCodeLine{4705   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2FRACEN);}
\DoxyCodeLine{4706 \}}
\DoxyCodeLine{4707 }
\DoxyCodeLine{4713 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2P\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4714 \{}
\DoxyCodeLine{4715   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP2EN) == RCC\_PLLCFGR\_DIVP2EN)?1UL:0UL);}
\DoxyCodeLine{4716 \}}
\DoxyCodeLine{4717 }
\DoxyCodeLine{4723 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2Q\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4724 \{}
\DoxyCodeLine{4725   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ2EN) == RCC\_PLLCFGR\_DIVQ2EN)?1UL:0UL);}
\DoxyCodeLine{4726 \}}
\DoxyCodeLine{4727 }
\DoxyCodeLine{4733 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2R\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4734 \{}
\DoxyCodeLine{4735   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR2EN) == RCC\_PLLCFGR\_DIVR2EN)?1UL:0UL);}
\DoxyCodeLine{4736 \}}
\DoxyCodeLine{4737 }
\DoxyCodeLine{4743 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2FRACN\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4744 \{}
\DoxyCodeLine{4745   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2FRACEN) == RCC\_PLLCFGR\_PLL2FRACEN)?1UL:0UL);}
\DoxyCodeLine{4746 \}}
\DoxyCodeLine{4747 }
\DoxyCodeLine{4754 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2P\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4755 \{}
\DoxyCodeLine{4756   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP2EN);}
\DoxyCodeLine{4757 \}}
\DoxyCodeLine{4758 }
\DoxyCodeLine{4765 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2Q\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4766 \{}
\DoxyCodeLine{4767   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ2EN);}
\DoxyCodeLine{4768 \}}
\DoxyCodeLine{4769 }
\DoxyCodeLine{4776 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2R\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4777 \{}
\DoxyCodeLine{4778   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR2EN);}
\DoxyCodeLine{4779 \}}
\DoxyCodeLine{4780 }
\DoxyCodeLine{4786 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2FRACN\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4787 \{}
\DoxyCodeLine{4788   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2FRACEN);}
\DoxyCodeLine{4789 \}}
\DoxyCodeLine{4790 }
\DoxyCodeLine{4800 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetVCOOutputRange(uint32\_t VCORange)}
\DoxyCodeLine{4801 \{}
\DoxyCodeLine{4802   MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2VCOSEL, VCORange << RCC\_PLLCFGR\_PLL2VCOSEL\_Pos);}
\DoxyCodeLine{4803 \}}
\DoxyCodeLine{4804 }
\DoxyCodeLine{4816 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetVCOInputRange(uint32\_t InputRange)}
\DoxyCodeLine{4817 \{}
\DoxyCodeLine{4818   MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL2RGE, InputRange << RCC\_PLLCFGR\_PLL2RGE\_Pos);}
\DoxyCodeLine{4819 \}}
\DoxyCodeLine{4820 }
\DoxyCodeLine{4826 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4827 \{}
\DoxyCodeLine{4828   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_N2) >>  RCC\_PLL2DIVR\_N2\_Pos) + 1UL);}
\DoxyCodeLine{4829 \}}
\DoxyCodeLine{4830 }
\DoxyCodeLine{4836 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2\_GetM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4837 \{}
\DoxyCodeLine{4838   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_DIVM2) >>  RCC\_PLLCKSELR\_DIVM2\_Pos);}
\DoxyCodeLine{4839 \}}
\DoxyCodeLine{4840 }
\DoxyCodeLine{4846 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4847 \{}
\DoxyCodeLine{4848   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_P2) >>  RCC\_PLL2DIVR\_P2\_Pos) + 1UL);}
\DoxyCodeLine{4849 \}}
\DoxyCodeLine{4850 }
\DoxyCodeLine{4856 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4857 \{}
\DoxyCodeLine{4858   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_Q2) >>  RCC\_PLL2DIVR\_Q2\_Pos) + 1UL);}
\DoxyCodeLine{4859 \}}
\DoxyCodeLine{4860 }
\DoxyCodeLine{4866 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4867 \{}
\DoxyCodeLine{4868   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_R2) >>  RCC\_PLL2DIVR\_R2\_Pos) + 1UL);}
\DoxyCodeLine{4869 \}}
\DoxyCodeLine{4870 }
\DoxyCodeLine{4876 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL2\_GetFRACN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4877 \{}
\DoxyCodeLine{4878   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>PLL2FRACR, RCC\_PLL2FRACR\_FRACN2) >>  RCC\_PLL2FRACR\_FRACN2\_Pos);}
\DoxyCodeLine{4879 \}}
\DoxyCodeLine{4880 }
\DoxyCodeLine{4887 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetN(uint32\_t N)}
\DoxyCodeLine{4888 \{}
\DoxyCodeLine{4889   MODIFY\_REG(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_N2, (N-\/1UL) << RCC\_PLL2DIVR\_N2\_Pos);}
\DoxyCodeLine{4890 \}}
\DoxyCodeLine{4891 }
\DoxyCodeLine{4898 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetM(uint32\_t M)}
\DoxyCodeLine{4899 \{}
\DoxyCodeLine{4900   MODIFY\_REG(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_DIVM2, M << RCC\_PLLCKSELR\_DIVM2\_Pos);}
\DoxyCodeLine{4901 \}}
\DoxyCodeLine{4902 }
\DoxyCodeLine{4909 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetP(uint32\_t P)}
\DoxyCodeLine{4910 \{}
\DoxyCodeLine{4911   MODIFY\_REG(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_P2, (P-\/1UL) << RCC\_PLL2DIVR\_P2\_Pos);}
\DoxyCodeLine{4912 \}}
\DoxyCodeLine{4913 }
\DoxyCodeLine{4920 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetQ(uint32\_t Q)}
\DoxyCodeLine{4921 \{}
\DoxyCodeLine{4922   MODIFY\_REG(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_Q2, (Q-\/1UL) << RCC\_PLL2DIVR\_Q2\_Pos);}
\DoxyCodeLine{4923 \}}
\DoxyCodeLine{4924 }
\DoxyCodeLine{4931 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetR(uint32\_t R)}
\DoxyCodeLine{4932 \{}
\DoxyCodeLine{4933   MODIFY\_REG(RCC-\/>PLL2DIVR, RCC\_PLL2DIVR\_R2, (R-\/1UL) << RCC\_PLL2DIVR\_R2\_Pos);}
\DoxyCodeLine{4934 \}}
\DoxyCodeLine{4935 }
\DoxyCodeLine{4941 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL2\_SetFRACN(uint32\_t FRACN)}
\DoxyCodeLine{4942 \{}
\DoxyCodeLine{4943   MODIFY\_REG(RCC-\/>PLL2FRACR, RCC\_PLL2FRACR\_FRACN2, FRACN << RCC\_PLL2FRACR\_FRACN2\_Pos);}
\DoxyCodeLine{4944 \}}
\DoxyCodeLine{4945 }
\DoxyCodeLine{4951 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4952 \{}
\DoxyCodeLine{4953   SET\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7f10468741ab47dc34808af0e49b2b}{RCC\_CR\_PLL3ON}});}
\DoxyCodeLine{4954 \}}
\DoxyCodeLine{4955 }
\DoxyCodeLine{4962 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4963 \{}
\DoxyCodeLine{4964   CLEAR\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e7f10468741ab47dc34808af0e49b2b}{RCC\_CR\_PLL3ON}});}
\DoxyCodeLine{4965 \}}
\DoxyCodeLine{4966 }
\DoxyCodeLine{4972 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3\_IsReady(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4973 \{}
\DoxyCodeLine{4974   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CR, \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}) == (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea07157abac14618b2ac3f2e9bfa9b9}{RCC\_CR\_PLL3RDY}}))?1UL:0UL);}
\DoxyCodeLine{4975 \}}
\DoxyCodeLine{4976 }
\DoxyCodeLine{4983 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3P\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4984 \{}
\DoxyCodeLine{4985   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP3EN);}
\DoxyCodeLine{4986 \}}
\DoxyCodeLine{4987 }
\DoxyCodeLine{4994 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3Q\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{4995 \{}
\DoxyCodeLine{4996   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ3EN);}
\DoxyCodeLine{4997 \}}
\DoxyCodeLine{4998 }
\DoxyCodeLine{5005 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3R\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5006 \{}
\DoxyCodeLine{5007   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR3EN);}
\DoxyCodeLine{5008 \}}
\DoxyCodeLine{5009 }
\DoxyCodeLine{5015 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3FRACN\_Enable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5016 \{}
\DoxyCodeLine{5017   SET\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3FRACEN);}
\DoxyCodeLine{5018 \}}
\DoxyCodeLine{5019 }
\DoxyCodeLine{5025 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3P\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5026 \{}
\DoxyCodeLine{5027   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP3EN) == RCC\_PLLCFGR\_DIVP3EN)?1UL:0UL);}
\DoxyCodeLine{5028 \}}
\DoxyCodeLine{5029 }
\DoxyCodeLine{5035 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3Q\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5036 \{}
\DoxyCodeLine{5037   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ3EN) == RCC\_PLLCFGR\_DIVQ3EN)?1UL:0UL);}
\DoxyCodeLine{5038 \}}
\DoxyCodeLine{5039 }
\DoxyCodeLine{5045 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3R\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5046 \{}
\DoxyCodeLine{5047   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR3EN) == RCC\_PLLCFGR\_DIVR3EN)?1UL:0UL);}
\DoxyCodeLine{5048 \}}
\DoxyCodeLine{5049 }
\DoxyCodeLine{5055 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3FRACN\_IsEnabled(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5056 \{}
\DoxyCodeLine{5057   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3FRACEN) == RCC\_PLLCFGR\_PLL3FRACEN)?1UL:0UL);}
\DoxyCodeLine{5058 \}}
\DoxyCodeLine{5059 }
\DoxyCodeLine{5066 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3P\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5067 \{}
\DoxyCodeLine{5068   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVP3EN);}
\DoxyCodeLine{5069 \}}
\DoxyCodeLine{5070 }
\DoxyCodeLine{5077 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3Q\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5078 \{}
\DoxyCodeLine{5079   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVQ3EN);}
\DoxyCodeLine{5080 \}}
\DoxyCodeLine{5081 }
\DoxyCodeLine{5088 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3R\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5089 \{}
\DoxyCodeLine{5090   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_DIVR3EN);}
\DoxyCodeLine{5091 \}}
\DoxyCodeLine{5092 }
\DoxyCodeLine{5098 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3FRACN\_Disable(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5099 \{}
\DoxyCodeLine{5100   CLEAR\_BIT(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3FRACEN);}
\DoxyCodeLine{5101 \}}
\DoxyCodeLine{5102 }
\DoxyCodeLine{5112 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetVCOOutputRange(uint32\_t VCORange)}
\DoxyCodeLine{5113 \{}
\DoxyCodeLine{5114   MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3VCOSEL, VCORange << RCC\_PLLCFGR\_PLL3VCOSEL\_Pos);}
\DoxyCodeLine{5115 \}}
\DoxyCodeLine{5116 }
\DoxyCodeLine{5128 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetVCOInputRange(uint32\_t InputRange)}
\DoxyCodeLine{5129 \{}
\DoxyCodeLine{5130   MODIFY\_REG(RCC-\/>PLLCFGR, RCC\_PLLCFGR\_PLL3RGE, InputRange << RCC\_PLLCFGR\_PLL3RGE\_Pos);}
\DoxyCodeLine{5131 \}}
\DoxyCodeLine{5132 }
\DoxyCodeLine{5138 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3\_GetN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5139 \{}
\DoxyCodeLine{5140   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_N3) >>  RCC\_PLL3DIVR\_N3\_Pos) + 1UL);}
\DoxyCodeLine{5141 \}}
\DoxyCodeLine{5142 }
\DoxyCodeLine{5148 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3\_GetM(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5149 \{}
\DoxyCodeLine{5150   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_DIVM3) >>  RCC\_PLLCKSELR\_DIVM3\_Pos);}
\DoxyCodeLine{5151 \}}
\DoxyCodeLine{5152 }
\DoxyCodeLine{5158 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3\_GetP(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5159 \{}
\DoxyCodeLine{5160   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_P3) >>  RCC\_PLL3DIVR\_P3\_Pos) + 1UL);}
\DoxyCodeLine{5161 \}}
\DoxyCodeLine{5162 }
\DoxyCodeLine{5168 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3\_GetQ(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5169 \{}
\DoxyCodeLine{5170   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_Q3) >>  RCC\_PLL3DIVR\_Q3\_Pos) + 1UL);}
\DoxyCodeLine{5171 \}}
\DoxyCodeLine{5172 }
\DoxyCodeLine{5178 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3\_GetR(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5179 \{}
\DoxyCodeLine{5180   \textcolor{keywordflow}{return} (uint32\_t)((READ\_BIT(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_R3) >>  RCC\_PLL3DIVR\_R3\_Pos) + 1UL);}
\DoxyCodeLine{5181 \}}
\DoxyCodeLine{5182 }
\DoxyCodeLine{5188 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_PLL3\_GetFRACN(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5189 \{}
\DoxyCodeLine{5190   \textcolor{keywordflow}{return} (uint32\_t)(READ\_BIT(RCC-\/>PLL3FRACR, RCC\_PLL3FRACR\_FRACN3) >>  RCC\_PLL3FRACR\_FRACN3\_Pos);}
\DoxyCodeLine{5191 \}}
\DoxyCodeLine{5192 }
\DoxyCodeLine{5199 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetN(uint32\_t N)}
\DoxyCodeLine{5200 \{}
\DoxyCodeLine{5201   MODIFY\_REG(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_N3, (N-\/1UL) << RCC\_PLL3DIVR\_N3\_Pos);}
\DoxyCodeLine{5202 \}}
\DoxyCodeLine{5203 }
\DoxyCodeLine{5210 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetM(uint32\_t M)}
\DoxyCodeLine{5211 \{}
\DoxyCodeLine{5212   MODIFY\_REG(RCC-\/>PLLCKSELR, RCC\_PLLCKSELR\_DIVM3, M << RCC\_PLLCKSELR\_DIVM3\_Pos);}
\DoxyCodeLine{5213 \}}
\DoxyCodeLine{5214 }
\DoxyCodeLine{5221 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetP(uint32\_t P)}
\DoxyCodeLine{5222 \{}
\DoxyCodeLine{5223   MODIFY\_REG(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_P3, (P-\/1UL) << RCC\_PLL3DIVR\_P3\_Pos);}
\DoxyCodeLine{5224 \}}
\DoxyCodeLine{5225 }
\DoxyCodeLine{5232 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetQ(uint32\_t Q)}
\DoxyCodeLine{5233 \{}
\DoxyCodeLine{5234   MODIFY\_REG(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_Q3, (Q-\/1UL) << RCC\_PLL3DIVR\_Q3\_Pos);}
\DoxyCodeLine{5235 \}}
\DoxyCodeLine{5236 }
\DoxyCodeLine{5243 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetR(uint32\_t R)}
\DoxyCodeLine{5244 \{}
\DoxyCodeLine{5245   MODIFY\_REG(RCC-\/>PLL3DIVR, RCC\_PLL3DIVR\_R3, (R-\/1UL) << RCC\_PLL3DIVR\_R3\_Pos);}
\DoxyCodeLine{5246 \}}
\DoxyCodeLine{5247 }
\DoxyCodeLine{5253 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_PLL3\_SetFRACN(uint32\_t FRACN)}
\DoxyCodeLine{5254 \{}
\DoxyCodeLine{5255   MODIFY\_REG(RCC-\/>PLL3FRACR, RCC\_PLL3FRACR\_FRACN3, FRACN << RCC\_PLL3FRACR\_FRACN3\_Pos);}
\DoxyCodeLine{5256 \}}
\DoxyCodeLine{5257 }
\DoxyCodeLine{5258 }
\DoxyCodeLine{5273 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5274 \{}
\DoxyCodeLine{5275   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_LSIRDYC);}
\DoxyCodeLine{5276 \}}
\DoxyCodeLine{5277 }
\DoxyCodeLine{5283 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5284 \{}
\DoxyCodeLine{5285   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_LSERDYC);}
\DoxyCodeLine{5286 \}}
\DoxyCodeLine{5287 }
\DoxyCodeLine{5293 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5294 \{}
\DoxyCodeLine{5295   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_HSIRDYC);}
\DoxyCodeLine{5296 \}}
\DoxyCodeLine{5297 }
\DoxyCodeLine{5303 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5304 \{}
\DoxyCodeLine{5305   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_HSERDYC);}
\DoxyCodeLine{5306 \}}
\DoxyCodeLine{5307 }
\DoxyCodeLine{5313 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_CSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5314 \{}
\DoxyCodeLine{5315   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_CSIRDYC);}
\DoxyCodeLine{5316 \}}
\DoxyCodeLine{5317 }
\DoxyCodeLine{5323 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5324 \{}
\DoxyCodeLine{5325   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_HSI48RDYC);}
\DoxyCodeLine{5326 \}}
\DoxyCodeLine{5327 }
\DoxyCodeLine{5333 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_PLL1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5334 \{}
\DoxyCodeLine{5335   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_PLLRDYC);}
\DoxyCodeLine{5336 \}}
\DoxyCodeLine{5337 }
\DoxyCodeLine{5343 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_PLL2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5344 \{}
\DoxyCodeLine{5345   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_PLL2RDYC);}
\DoxyCodeLine{5346 \}}
\DoxyCodeLine{5347 }
\DoxyCodeLine{5353 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_PLL3RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5354 \{}
\DoxyCodeLine{5355   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_PLL3RDYC);}
\DoxyCodeLine{5356 \}}
\DoxyCodeLine{5357 }
\DoxyCodeLine{5363 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5364 \{}
\DoxyCodeLine{5365   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_LSECSSC);}
\DoxyCodeLine{5366 \}}
\DoxyCodeLine{5367 }
\DoxyCodeLine{5373 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5374 \{}
\DoxyCodeLine{5375   SET\_BIT(RCC-\/>CICR, RCC\_CICR\_HSECSSC);}
\DoxyCodeLine{5376 \}}
\DoxyCodeLine{5377 }
\DoxyCodeLine{5383 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5384 \{}
\DoxyCodeLine{5385   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_LSIRDYF) == (RCC\_CIFR\_LSIRDYF))?1UL:0UL);}
\DoxyCodeLine{5386 \}}
\DoxyCodeLine{5387 }
\DoxyCodeLine{5393 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5394 \{}
\DoxyCodeLine{5395   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_LSERDYF) == (RCC\_CIFR\_LSERDYF))?1UL:0UL);}
\DoxyCodeLine{5396 \}}
\DoxyCodeLine{5397 }
\DoxyCodeLine{5403 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5404 \{}
\DoxyCodeLine{5405   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_HSIRDYF) == (RCC\_CIFR\_HSIRDYF))?1UL:0UL);}
\DoxyCodeLine{5406 \}}
\DoxyCodeLine{5407 }
\DoxyCodeLine{5413 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5414 \{}
\DoxyCodeLine{5415   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_HSERDYF) == (RCC\_CIFR\_HSERDYF))?1UL:0UL);}
\DoxyCodeLine{5416 \}}
\DoxyCodeLine{5417 }
\DoxyCodeLine{5423 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_CSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5424 \{}
\DoxyCodeLine{5425   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_CSIRDYF) == (RCC\_CIFR\_CSIRDYF))?1UL:0UL);}
\DoxyCodeLine{5426 \}}
\DoxyCodeLine{5427 }
\DoxyCodeLine{5433 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5434 \{}
\DoxyCodeLine{5435   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_HSI48RDYF) == (RCC\_CIFR\_HSI48RDYF))?1UL:0UL);}
\DoxyCodeLine{5436 \}}
\DoxyCodeLine{5437 }
\DoxyCodeLine{5443 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_PLL1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5444 \{}
\DoxyCodeLine{5445   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_PLLRDYF) == (RCC\_CIFR\_PLLRDYF))?1UL:0UL);}
\DoxyCodeLine{5446 \}}
\DoxyCodeLine{5447 }
\DoxyCodeLine{5453 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_PLL2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5454 \{}
\DoxyCodeLine{5455   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_PLL2RDYF) == (RCC\_CIFR\_PLL2RDYF))?1UL:0UL);}
\DoxyCodeLine{5456 \}}
\DoxyCodeLine{5457 }
\DoxyCodeLine{5463 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_PLL3RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5464 \{}
\DoxyCodeLine{5465   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_PLL3RDYF) == (RCC\_CIFR\_PLL3RDYF))?1UL:0UL);}
\DoxyCodeLine{5466 \}}
\DoxyCodeLine{5467 }
\DoxyCodeLine{5473 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5474 \{}
\DoxyCodeLine{5475   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_LSECSSF) == (RCC\_CIFR\_LSECSSF))?1UL:0UL);}
\DoxyCodeLine{5476 \}}
\DoxyCodeLine{5477 }
\DoxyCodeLine{5483 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_HSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5484 \{}
\DoxyCodeLine{5485   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIFR, RCC\_CIFR\_HSECSSF) == (RCC\_CIFR\_HSECSSF))?1UL:0UL);}
\DoxyCodeLine{5486 \}}
\DoxyCodeLine{5487 }
\DoxyCodeLine{5497 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5498 \{}
\DoxyCodeLine{5499 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5500   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_LPWR1RSTF) == (RCC\_RSR\_LPWR1RSTF))?1UL:0UL);}
\DoxyCodeLine{5501 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5502   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_LPWRRSTF) == (RCC\_RSR\_LPWRRSTF))?1UL:0UL);}
\DoxyCodeLine{5503 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5504 \}}
\DoxyCodeLine{5505 }
\DoxyCodeLine{5506 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5512 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_LPWR2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5513 \{}
\DoxyCodeLine{5514   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_LPWR2RSTF) == (RCC\_RSR\_LPWR2RSTF))?1UL:0UL);}
\DoxyCodeLine{5515 \}}
\DoxyCodeLine{5516 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5517 }
\DoxyCodeLine{5523 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_WWDG1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5524 \{}
\DoxyCodeLine{5525   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_WWDG1RSTF) == (RCC\_RSR\_WWDG1RSTF))?1UL:0UL);}
\DoxyCodeLine{5526 \}}
\DoxyCodeLine{5527 }
\DoxyCodeLine{5528 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5534 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_WWDG2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5535 \{}
\DoxyCodeLine{5536   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_WWDG2RSTF) == (RCC\_RSR\_WWDG2RSTF))?1UL:0UL);}
\DoxyCodeLine{5537 \}}
\DoxyCodeLine{5538 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5539 }
\DoxyCodeLine{5545 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_IWDG1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5546 \{}
\DoxyCodeLine{5547   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_IWDG1RSTF) == (RCC\_RSR\_IWDG1RSTF))?1UL:0UL);}
\DoxyCodeLine{5548 \}}
\DoxyCodeLine{5549 }
\DoxyCodeLine{5550 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5556 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_IWDG2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5557 \{}
\DoxyCodeLine{5558   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_IWDG2RSTF) == (RCC\_RSR\_IWDG2RSTF))?1UL:0UL);}
\DoxyCodeLine{5559 \}}
\DoxyCodeLine{5560 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5561 }
\DoxyCodeLine{5571 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5572 \{}
\DoxyCodeLine{5573 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5574   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_SFT1RSTF) == (RCC\_RSR\_SFT1RSTF))?1UL:0UL);}
\DoxyCodeLine{5575 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5576   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_SFTRSTF) == (RCC\_RSR\_SFTRSTF))?1UL:0UL);}
\DoxyCodeLine{5577 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5578 \}}
\DoxyCodeLine{5579 }
\DoxyCodeLine{5580 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5586 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_SFT2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5587 \{}
\DoxyCodeLine{5588   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_SFT2RSTF) == (RCC\_RSR\_SFT2RSTF))?1UL:0UL);}
\DoxyCodeLine{5589 \}}
\DoxyCodeLine{5590 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5591 }
\DoxyCodeLine{5597 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_PORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5598 \{}
\DoxyCodeLine{5599   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_PORRSTF) == (RCC\_RSR\_PORRSTF))?1UL:0UL);}
\DoxyCodeLine{5600 \}}
\DoxyCodeLine{5601 }
\DoxyCodeLine{5607 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5608 \{}
\DoxyCodeLine{5609   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_PINRSTF) == (RCC\_RSR\_PINRSTF))?1UL:0UL);}
\DoxyCodeLine{5610 \}}
\DoxyCodeLine{5611 }
\DoxyCodeLine{5617 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5618 \{}
\DoxyCodeLine{5619   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_BORRSTF) == (RCC\_RSR\_BORRSTF))?1UL:0UL);}
\DoxyCodeLine{5620 \}}
\DoxyCodeLine{5621 }
\DoxyCodeLine{5622 \textcolor{preprocessor}{\#if defined(RCC\_RSR\_D1RSTF)}}
\DoxyCodeLine{5628 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_D1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5629 \{}
\DoxyCodeLine{5630   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_D1RSTF) == (RCC\_RSR\_D1RSTF))?1UL:0UL);}
\DoxyCodeLine{5631 \}}
\DoxyCodeLine{5632 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_RSR\_D1RSTF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5633 }
\DoxyCodeLine{5634 \textcolor{preprocessor}{\#if defined(RCC\_RSR\_CDRSTF)}}
\DoxyCodeLine{5640 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_CDRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5641 \{}
\DoxyCodeLine{5642   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_CDRSTF) == (RCC\_RSR\_CDRSTF))?1UL:0UL);}
\DoxyCodeLine{5643 \}}
\DoxyCodeLine{5644 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_RSR\_CDRSTF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5645 }
\DoxyCodeLine{5646 \textcolor{preprocessor}{\#if defined(RCC\_RSR\_D2RSTF)}}
\DoxyCodeLine{5652 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_D2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5653 \{}
\DoxyCodeLine{5654   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_D2RSTF) == (RCC\_RSR\_D2RSTF))?1UL:0UL);}
\DoxyCodeLine{5655 \}}
\DoxyCodeLine{5656 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* RCC\_RSR\_D2RSTF */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5657 }
\DoxyCodeLine{5658 \textcolor{preprocessor}{\#if defined(RCC\_RSR\_C1RSTF) || defined(RCC\_RSR\_CPURSTF)}}
\DoxyCodeLine{5668 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_CPURST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5669 \{}
\DoxyCodeLine{5670 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5671   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_C1RSTF) == (RCC\_RSR\_C1RSTF))?1UL:0UL);}
\DoxyCodeLine{5672 \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{5673   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_CPURSTF) == (RCC\_RSR\_CPURSTF))?1UL:0UL);}
\DoxyCodeLine{5674 \textcolor{preprocessor}{\#endif}\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5675 \}}
\DoxyCodeLine{5676 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(RCC\_RSR\_C1RSTF) || defined(RCC\_RSR\_CPURSTF) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{5677 }
\DoxyCodeLine{5678 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5684 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsActiveFlag\_CPU2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5685 \{}
\DoxyCodeLine{5686   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>RSR, RCC\_RSR\_C2RSTF) == (RCC\_RSR\_C2RSTF))?1UL:0UL);}
\DoxyCodeLine{5687 \}}
\DoxyCodeLine{5688 \textcolor{preprocessor}{\#endif  }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{5689 }
\DoxyCodeLine{5695 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5696 \{}
\DoxyCodeLine{5697   SET\_BIT(RCC-\/>RSR, RCC\_RSR\_RMVF);}
\DoxyCodeLine{5698 \}}
\DoxyCodeLine{5699 }
\DoxyCodeLine{5700 \textcolor{preprocessor}{\#if defined(DUAL\_CORE)}}
\DoxyCodeLine{5706 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5707 \{}
\DoxyCodeLine{5708   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_LPWR1RSTF) == (RCC\_RSR\_LPWR1RSTF))?1UL:0UL);}
\DoxyCodeLine{5709 \}}
\DoxyCodeLine{5710 }
\DoxyCodeLine{5716 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_LPWR2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5717 \{}
\DoxyCodeLine{5718   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_LPWR2RSTF) == (RCC\_RSR\_LPWR2RSTF))?1UL:0UL);}
\DoxyCodeLine{5719 \}}
\DoxyCodeLine{5720 }
\DoxyCodeLine{5726 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_WWDG1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5727 \{}
\DoxyCodeLine{5728   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_WWDG1RSTF) == (RCC\_RSR\_WWDG1RSTF))?1UL:0UL);}
\DoxyCodeLine{5729 \}}
\DoxyCodeLine{5730 }
\DoxyCodeLine{5736 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_WWDG2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5737 \{}
\DoxyCodeLine{5738   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_WWDG2RSTF) == (RCC\_RSR\_WWDG2RSTF))?1UL:0UL);}
\DoxyCodeLine{5739 \}}
\DoxyCodeLine{5740 }
\DoxyCodeLine{5746 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_IWDG1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5747 \{}
\DoxyCodeLine{5748   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_IWDG1RSTF) == (RCC\_RSR\_IWDG1RSTF))?1UL:0UL);}
\DoxyCodeLine{5749 \}}
\DoxyCodeLine{5750 }
\DoxyCodeLine{5756 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_IWDG2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5757 \{}
\DoxyCodeLine{5758   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_IWDG2RSTF) == (RCC\_RSR\_IWDG2RSTF))?1UL:0UL);}
\DoxyCodeLine{5759 \}}
\DoxyCodeLine{5760 }
\DoxyCodeLine{5766 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5767 \{}
\DoxyCodeLine{5768   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_SFT1RSTF) == (RCC\_RSR\_SFT1RSTF))?1UL:0UL);}
\DoxyCodeLine{5769 \}}
\DoxyCodeLine{5770 }
\DoxyCodeLine{5776 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_SFT2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5777 \{}
\DoxyCodeLine{5778   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_SFT2RSTF) == (RCC\_RSR\_SFT2RSTF))?1UL:0UL);}
\DoxyCodeLine{5779 \}}
\DoxyCodeLine{5780 }
\DoxyCodeLine{5786 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_PORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5787 \{}
\DoxyCodeLine{5788   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_PORRSTF) == (RCC\_RSR\_PORRSTF))?1UL:0UL);}
\DoxyCodeLine{5789 \}}
\DoxyCodeLine{5790 }
\DoxyCodeLine{5796 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5797 \{}
\DoxyCodeLine{5798   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_PINRSTF) == (RCC\_RSR\_PINRSTF))?1UL:0UL);}
\DoxyCodeLine{5799 \}}
\DoxyCodeLine{5800 }
\DoxyCodeLine{5806 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5807 \{}
\DoxyCodeLine{5808   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_BORRSTF) == (RCC\_RSR\_BORRSTF))?1UL:0UL);}
\DoxyCodeLine{5809 \}}
\DoxyCodeLine{5810 }
\DoxyCodeLine{5816 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_D1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5817 \{}
\DoxyCodeLine{5818   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_D1RSTF) == (RCC\_RSR\_D1RSTF))?1UL:0UL);}
\DoxyCodeLine{5819 \}}
\DoxyCodeLine{5820 }
\DoxyCodeLine{5826 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_D2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5827 \{}
\DoxyCodeLine{5828   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_D2RSTF) == (RCC\_RSR\_D2RSTF))?1UL:0UL);}
\DoxyCodeLine{5829 \}}
\DoxyCodeLine{5830 }
\DoxyCodeLine{5836 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_CPURST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5837 \{}
\DoxyCodeLine{5838   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_C1RSTF) == (RCC\_RSR\_C1RSTF))?1UL:0UL);}
\DoxyCodeLine{5839 \}}
\DoxyCodeLine{5840 }
\DoxyCodeLine{5846 \_\_STATIC\_INLINE uint32\_t LL\_C1\_RCC\_IsActiveFlag\_CPU2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5847 \{}
\DoxyCodeLine{5848   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_C2RSTF) == (RCC\_RSR\_C2RSTF))?1UL:0UL);}
\DoxyCodeLine{5849 \}}
\DoxyCodeLine{5850 }
\DoxyCodeLine{5856 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_C1\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5857 \{}
\DoxyCodeLine{5858   SET\_BIT(RCC\_C1-\/>RSR, RCC\_RSR\_RMVF);}
\DoxyCodeLine{5859 \}}
\DoxyCodeLine{5860 }
\DoxyCodeLine{5866 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_LPWRRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5867 \{}
\DoxyCodeLine{5868   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_LPWR1RSTF) == (RCC\_RSR\_LPWR1RSTF))?1UL:0UL);}
\DoxyCodeLine{5869 \}}
\DoxyCodeLine{5870 }
\DoxyCodeLine{5876 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_LPWR2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5877 \{}
\DoxyCodeLine{5878   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_LPWR2RSTF) == (RCC\_RSR\_LPWR2RSTF))?1UL:0UL);}
\DoxyCodeLine{5879 \}}
\DoxyCodeLine{5880 }
\DoxyCodeLine{5886 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_WWDG1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5887 \{}
\DoxyCodeLine{5888   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_WWDG1RSTF) == (RCC\_RSR\_WWDG1RSTF))?1UL:0UL);}
\DoxyCodeLine{5889 \}}
\DoxyCodeLine{5890 }
\DoxyCodeLine{5896 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_WWDG2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5897 \{}
\DoxyCodeLine{5898   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_WWDG2RSTF) == (RCC\_RSR\_WWDG2RSTF))?1UL:0UL);}
\DoxyCodeLine{5899 \}}
\DoxyCodeLine{5900 }
\DoxyCodeLine{5906 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_IWDG1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5907 \{}
\DoxyCodeLine{5908   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_IWDG1RSTF) == (RCC\_RSR\_IWDG1RSTF))?1UL:0UL);}
\DoxyCodeLine{5909 \}}
\DoxyCodeLine{5910 }
\DoxyCodeLine{5916 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_IWDG2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5917 \{}
\DoxyCodeLine{5918   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_IWDG2RSTF) == (RCC\_RSR\_IWDG2RSTF))?1UL:0UL);}
\DoxyCodeLine{5919 \}}
\DoxyCodeLine{5920 }
\DoxyCodeLine{5926 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_SFTRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5927 \{}
\DoxyCodeLine{5928   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_SFT1RSTF) == (RCC\_RSR\_SFT1RSTF))?1UL:0UL);}
\DoxyCodeLine{5929 \}}
\DoxyCodeLine{5930 }
\DoxyCodeLine{5936 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_SFT2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5937 \{}
\DoxyCodeLine{5938   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_SFT2RSTF) == (RCC\_RSR\_SFT2RSTF))?1UL:0UL);}
\DoxyCodeLine{5939 \}}
\DoxyCodeLine{5940 }
\DoxyCodeLine{5946 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_PORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5947 \{}
\DoxyCodeLine{5948   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_PORRSTF) == (RCC\_RSR\_PORRSTF))?1UL:0UL);}
\DoxyCodeLine{5949 \}}
\DoxyCodeLine{5950 }
\DoxyCodeLine{5956 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_PINRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5957 \{}
\DoxyCodeLine{5958   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_PINRSTF) == (RCC\_RSR\_PINRSTF))?1UL:0UL);}
\DoxyCodeLine{5959 \}}
\DoxyCodeLine{5960 }
\DoxyCodeLine{5966 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_BORRST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5967 \{}
\DoxyCodeLine{5968   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_BORRSTF) == (RCC\_RSR\_BORRSTF))?1UL:0UL);}
\DoxyCodeLine{5969 \}}
\DoxyCodeLine{5970 }
\DoxyCodeLine{5976 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_D1RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5977 \{}
\DoxyCodeLine{5978   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_D1RSTF) == (RCC\_RSR\_D1RSTF))?1UL:0UL);}
\DoxyCodeLine{5979 \}}
\DoxyCodeLine{5980 }
\DoxyCodeLine{5986 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_D2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5987 \{}
\DoxyCodeLine{5988   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_D2RSTF) == (RCC\_RSR\_D2RSTF))?1UL:0UL);}
\DoxyCodeLine{5989 \}}
\DoxyCodeLine{5990 }
\DoxyCodeLine{5996 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_CPURST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{5997 \{}
\DoxyCodeLine{5998   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_C1RSTF) == (RCC\_RSR\_C1RSTF))?1UL:0UL);}
\DoxyCodeLine{5999 \}}
\DoxyCodeLine{6000 }
\DoxyCodeLine{6006 \_\_STATIC\_INLINE uint32\_t LL\_C2\_RCC\_IsActiveFlag\_CPU2RST(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6007 \{}
\DoxyCodeLine{6008   \textcolor{keywordflow}{return} ((READ\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_C2RSTF) == (RCC\_RSR\_C2RSTF))?1UL:0UL);}
\DoxyCodeLine{6009 \}}
\DoxyCodeLine{6010 }
\DoxyCodeLine{6016 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_C2\_RCC\_ClearResetFlags(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6017 \{}
\DoxyCodeLine{6018   SET\_BIT(RCC\_C2-\/>RSR, RCC\_RSR\_RMVF);}
\DoxyCodeLine{6019 \}}
\DoxyCodeLine{6020 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/*DUAL\_CORE*/}\textcolor{preprocessor}{}}
\DoxyCodeLine{6021 }
\DoxyCodeLine{6035 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6036 \{}
\DoxyCodeLine{6037   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_LSIRDYIE);}
\DoxyCodeLine{6038 \}}
\DoxyCodeLine{6039 }
\DoxyCodeLine{6045 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6046 \{}
\DoxyCodeLine{6047   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_LSERDYIE);}
\DoxyCodeLine{6048 \}}
\DoxyCodeLine{6049 }
\DoxyCodeLine{6055 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6056 \{}
\DoxyCodeLine{6057   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_HSIRDYIE);}
\DoxyCodeLine{6058 \}}
\DoxyCodeLine{6059 }
\DoxyCodeLine{6065 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6066 \{}
\DoxyCodeLine{6067   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_HSERDYIE);}
\DoxyCodeLine{6068 \}}
\DoxyCodeLine{6069 }
\DoxyCodeLine{6075 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_CSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6076 \{}
\DoxyCodeLine{6077   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_CSIRDYIE);}
\DoxyCodeLine{6078 \}}
\DoxyCodeLine{6079 }
\DoxyCodeLine{6085 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6086 \{}
\DoxyCodeLine{6087   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_HSI48RDYIE);}
\DoxyCodeLine{6088 \}}
\DoxyCodeLine{6089 }
\DoxyCodeLine{6095 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_PLL1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6096 \{}
\DoxyCodeLine{6097   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL1RDYIE);}
\DoxyCodeLine{6098 \}}
\DoxyCodeLine{6099 }
\DoxyCodeLine{6105 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_PLL2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6106 \{}
\DoxyCodeLine{6107   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL2RDYIE);}
\DoxyCodeLine{6108 \}}
\DoxyCodeLine{6109 }
\DoxyCodeLine{6115 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_PLL3RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6116 \{}
\DoxyCodeLine{6117   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL3RDYIE);}
\DoxyCodeLine{6118 \}}
\DoxyCodeLine{6119 }
\DoxyCodeLine{6125 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_EnableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6126 \{}
\DoxyCodeLine{6127   SET\_BIT(RCC-\/>CIER, RCC\_CIER\_LSECSSIE);}
\DoxyCodeLine{6128 \}}
\DoxyCodeLine{6129 }
\DoxyCodeLine{6135 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6136 \{}
\DoxyCodeLine{6137   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_LSIRDYIE);}
\DoxyCodeLine{6138 \}}
\DoxyCodeLine{6139 }
\DoxyCodeLine{6145 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6146 \{}
\DoxyCodeLine{6147   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_LSERDYIE);}
\DoxyCodeLine{6148 \}}
\DoxyCodeLine{6149 }
\DoxyCodeLine{6155 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6156 \{}
\DoxyCodeLine{6157   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_HSIRDYIE);}
\DoxyCodeLine{6158 \}}
\DoxyCodeLine{6159 }
\DoxyCodeLine{6165 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6166 \{}
\DoxyCodeLine{6167   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_HSERDYIE);}
\DoxyCodeLine{6168 \}}
\DoxyCodeLine{6169 }
\DoxyCodeLine{6175 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_CSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6176 \{}
\DoxyCodeLine{6177   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_CSIRDYIE);}
\DoxyCodeLine{6178 \}}
\DoxyCodeLine{6179 }
\DoxyCodeLine{6185 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6186 \{}
\DoxyCodeLine{6187   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_HSI48RDYIE);}
\DoxyCodeLine{6188 \}}
\DoxyCodeLine{6189 }
\DoxyCodeLine{6195 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_PLL1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6196 \{}
\DoxyCodeLine{6197   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL1RDYIE);}
\DoxyCodeLine{6198 \}}
\DoxyCodeLine{6199 }
\DoxyCodeLine{6205 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_PLL2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6206 \{}
\DoxyCodeLine{6207   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL2RDYIE);}
\DoxyCodeLine{6208 \}}
\DoxyCodeLine{6209 }
\DoxyCodeLine{6215 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_PLL3RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6216 \{}
\DoxyCodeLine{6217   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL3RDYIE);}
\DoxyCodeLine{6218 \}}
\DoxyCodeLine{6219 }
\DoxyCodeLine{6225 \_\_STATIC\_INLINE \textcolor{keywordtype}{void} LL\_RCC\_DisableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6226 \{}
\DoxyCodeLine{6227   CLEAR\_BIT(RCC-\/>CIER, RCC\_CIER\_LSECSSIE);}
\DoxyCodeLine{6228 \}}
\DoxyCodeLine{6229 }
\DoxyCodeLine{6235 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_LSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6236 \{}
\DoxyCodeLine{6237   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_LSIRDYIE) == RCC\_CIER\_LSIRDYIE)?1UL:0UL);}
\DoxyCodeLine{6238 \}}
\DoxyCodeLine{6239 }
\DoxyCodeLine{6245 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_LSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6246 \{}
\DoxyCodeLine{6247   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_LSERDYIE) == RCC\_CIER\_LSERDYIE)?1UL:0UL);}
\DoxyCodeLine{6248 \}}
\DoxyCodeLine{6249 }
\DoxyCodeLine{6255 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_HSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6256 \{}
\DoxyCodeLine{6257   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_HSIRDYIE) == RCC\_CIER\_HSIRDYIE)?1UL:0UL);}
\DoxyCodeLine{6258 \}}
\DoxyCodeLine{6259 }
\DoxyCodeLine{6265 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_HSERDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6266 \{}
\DoxyCodeLine{6267   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_HSERDYIE) == RCC\_CIER\_HSERDYIE)?1UL:0UL);}
\DoxyCodeLine{6268 \}}
\DoxyCodeLine{6269 }
\DoxyCodeLine{6275 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_CSIRDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6276 \{}
\DoxyCodeLine{6277   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_CSIRDYIE) == RCC\_CIER\_CSIRDYIE)?1UL:0UL);}
\DoxyCodeLine{6278 \}}
\DoxyCodeLine{6279 }
\DoxyCodeLine{6285 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_HSI48RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6286 \{}
\DoxyCodeLine{6287   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_HSI48RDYIE) == RCC\_CIER\_HSI48RDYIE)?1UL:0UL);}
\DoxyCodeLine{6288 \}}
\DoxyCodeLine{6289 }
\DoxyCodeLine{6295 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_PLL1RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6296 \{}
\DoxyCodeLine{6297   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL1RDYIE) == RCC\_CIER\_PLL1RDYIE)?1UL:0UL);}
\DoxyCodeLine{6298 \}}
\DoxyCodeLine{6299 }
\DoxyCodeLine{6305 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_PLL2RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6306 \{}
\DoxyCodeLine{6307   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL2RDYIE) == RCC\_CIER\_PLL2RDYIE)?1UL:0UL);}
\DoxyCodeLine{6308 \}}
\DoxyCodeLine{6309 }
\DoxyCodeLine{6315 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_PLL3RDY(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6316 \{}
\DoxyCodeLine{6317   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_PLL3RDYIE) == RCC\_CIER\_PLL3RDYIE)?1UL:0UL);}
\DoxyCodeLine{6318 \}}
\DoxyCodeLine{6319 }
\DoxyCodeLine{6325 \_\_STATIC\_INLINE uint32\_t LL\_RCC\_IsEnableIT\_LSECSS(\textcolor{keywordtype}{void})}
\DoxyCodeLine{6326 \{}
\DoxyCodeLine{6327   \textcolor{keywordflow}{return} ((READ\_BIT(RCC-\/>CIER, RCC\_CIER\_LSECSSIE) == RCC\_CIER\_LSECSSIE)?1UL:0UL);}
\DoxyCodeLine{6328 \}}
\DoxyCodeLine{6333 \textcolor{preprocessor}{\#if defined(USE\_FULL\_LL\_DRIVER)}}
\DoxyCodeLine{6337 \textcolor{keywordtype}{void} LL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{6345 uint32\_t    LL\_RCC\_CalcPLLClockFreq(uint32\_t PLLInputFreq, uint32\_t M, uint32\_t N, uint32\_t FRACN, uint32\_t PQR);}
\DoxyCodeLine{6346 }
\DoxyCodeLine{6347 \textcolor{keywordtype}{void}        LL\_RCC\_GetPLL1ClockFreq(LL\_PLL\_ClocksTypeDef *PLL\_Clocks);}
\DoxyCodeLine{6348 \textcolor{keywordtype}{void}        LL\_RCC\_GetPLL2ClockFreq(LL\_PLL\_ClocksTypeDef *PLL\_Clocks);}
\DoxyCodeLine{6349 \textcolor{keywordtype}{void}        LL\_RCC\_GetPLL3ClockFreq(LL\_PLL\_ClocksTypeDef *PLL\_Clocks);}
\DoxyCodeLine{6350 \textcolor{keywordtype}{void}        LL\_RCC\_GetSystemClocksFreq(LL\_RCC\_ClocksTypeDef *RCC\_Clocks);}
\DoxyCodeLine{6351 }
\DoxyCodeLine{6352 uint32\_t    LL\_RCC\_GetUSARTClockFreq(uint32\_t USARTxSource);}
\DoxyCodeLine{6353 uint32\_t    LL\_RCC\_GetLPUARTClockFreq(uint32\_t LPUARTxSource);}
\DoxyCodeLine{6354 uint32\_t    LL\_RCC\_GetI2CClockFreq(uint32\_t I2CxSource);}
\DoxyCodeLine{6355 uint32\_t    LL\_RCC\_GetLPTIMClockFreq(uint32\_t LPTIMxSource);}
\DoxyCodeLine{6356 uint32\_t    LL\_RCC\_GetSAIClockFreq(uint32\_t SAIxSource);}
\DoxyCodeLine{6357 uint32\_t    LL\_RCC\_GetADCClockFreq(uint32\_t ADCxSource);}
\DoxyCodeLine{6358 uint32\_t    LL\_RCC\_GetSDMMCClockFreq(uint32\_t SDMMCxSource);}
\DoxyCodeLine{6359 uint32\_t    LL\_RCC\_GetRNGClockFreq(uint32\_t RNGxSource);}
\DoxyCodeLine{6360 uint32\_t    LL\_RCC\_GetCECClockFreq(uint32\_t CECxSource);}
\DoxyCodeLine{6361 uint32\_t    LL\_RCC\_GetUSBClockFreq(uint32\_t USBxSource);}
\DoxyCodeLine{6362 uint32\_t    LL\_RCC\_GetDFSDMClockFreq(uint32\_t DFSDMxSource);}
\DoxyCodeLine{6363 \textcolor{preprocessor}{\#if defined(DFSDM2\_BASE)}}
\DoxyCodeLine{6364 uint32\_t    LL\_RCC\_GetDFSDM2ClockFreq(uint32\_t DFSDMxSource);}
\DoxyCodeLine{6365 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DFSDM2\_BASE */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6366 \textcolor{preprocessor}{\#if defined(DSI)}}
\DoxyCodeLine{6367 uint32\_t    LL\_RCC\_GetDSIClockFreq(uint32\_t DSIxSource);}
\DoxyCodeLine{6368 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* DSI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6369 uint32\_t    LL\_RCC\_GetSPDIFClockFreq(uint32\_t SPDIFxSource);}
\DoxyCodeLine{6370 uint32\_t    LL\_RCC\_GetSPIClockFreq(uint32\_t SPIxSource);}
\DoxyCodeLine{6371 uint32\_t    LL\_RCC\_GetSWPClockFreq(uint32\_t SWPxSource);}
\DoxyCodeLine{6372 uint32\_t    LL\_RCC\_GetFDCANClockFreq(uint32\_t FDCANxSource);}
\DoxyCodeLine{6373 uint32\_t    LL\_RCC\_GetFMCClockFreq(uint32\_t FMCxSource);}
\DoxyCodeLine{6374 \textcolor{preprocessor}{\#if defined(QUADSPI)}}
\DoxyCodeLine{6375 uint32\_t    LL\_RCC\_GetQSPIClockFreq(uint32\_t QSPIxSource);}
\DoxyCodeLine{6376 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* QUADSPI */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6377 \textcolor{preprocessor}{\#if defined(OCTOSPI1) || defined(OCTOSPI2)}}
\DoxyCodeLine{6378 uint32\_t    LL\_RCC\_GetOSPIClockFreq(uint32\_t OSPIxSource);}
\DoxyCodeLine{6379 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(OCTOSPI1) || defined(OCTOSPI2) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6380 uint32\_t    LL\_RCC\_GetCLKPClockFreq(uint32\_t CLKPxSource);}
\DoxyCodeLine{6381 }
\DoxyCodeLine{6382 }
\DoxyCodeLine{6386 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* USE\_FULL\_LL\_DRIVER */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6387 }
\DoxyCodeLine{6396 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* defined(RCC) */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6397 }
\DoxyCodeLine{6402 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{6403 \}}
\DoxyCodeLine{6404 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{6405 }
\DoxyCodeLine{6406 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7xx\_LL\_RCC\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{6407 }

\end{DoxyCode}
