<profile>

<section name = "Vitis HLS Report for 'store_output'" level="0">
<item name = "Date">Sun Dec  8 20:09:55 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">lzw_fpga</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.608 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3, 258, 20.001 ns, 1.720 us, 3, 258, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- store_output_loop">1, 256, 1, 1, 1, 1 ~ 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 34, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 74, -</column>
<column name="Register">-, -, 23, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_126_p2">+, 0, 0, 16, 9, 1</column>
<column name="ap_block_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_82">and, 0, 0, 2, 1, 1</column>
<column name="ap_ext_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="ap_int_blocking_cur_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_int_blocking_n">and, 0, 0, 2, 1, 2</column>
<column name="ap_predicate_op17_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_str_blocking_n">and, 0, 0, 2, 2, 2</column>
<column name="tmp_i_nbreadreq_fu_58_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="local_output_length_dc_0_reg_105">9, 2, 9, 18</column>
<column name="local_output_length_out_blk_n">9, 2, 1, 2</column>
<column name="out_index_1_reg_93">9, 2, 9, 18</column>
<column name="output_stream_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="local_output_length_dc_0_reg_105">9, 0, 9, 0</column>
<column name="out_index_1_reg_93">9, 0, 9, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_ext_blocking_n">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_str_blocking_n">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="ap_int_blocking_n">out, 1, ap_ctrl_hs, store_output, return value</column>
<column name="output_stream_dout">in, 8, ap_fifo, output_stream, pointer</column>
<column name="output_stream_empty_n">in, 1, ap_fifo, output_stream, pointer</column>
<column name="output_stream_read">out, 1, ap_fifo, output_stream, pointer</column>
<column name="local_output_address0">out, 8, ap_memory, local_output, array</column>
<column name="local_output_ce0">out, 1, ap_memory, local_output, array</column>
<column name="local_output_we0">out, 1, ap_memory, local_output, array</column>
<column name="local_output_d0">out, 8, ap_memory, local_output, array</column>
<column name="local_output_length_out_din">out, 9, ap_fifo, local_output_length_out, pointer</column>
<column name="local_output_length_out_full_n">in, 1, ap_fifo, local_output_length_out, pointer</column>
<column name="local_output_length_out_write">out, 1, ap_fifo, local_output_length_out, pointer</column>
</table>
</item>
</section>
</profile>
