# compile vhdl design source files
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sources_1/new/8x64_RAM_DB.vhd"
vhdl xil_defaultlib  "../../../Homework2_DanielBenusovich.srcs/sim_3/new/DB_8X64_RAM_TB.vhd"

# Do not sort compile order
nosort
