<!-- set: ai sw=1 ts=1 sta et -->
<!-- Flip flop found inside the iCE40 -->
<pb_type name="DFF" num_pb="1">
 <clock  name="C" num_pins="1"/>
 <input  name="E" num_pins="1"/>
 <input  name="S" num_pins="1"/>
 <input  name="D" num_pins="1"/>
 <output name="Q" num_pins="1"/>

 <!-- module SB_DFFESR (output Q, input C, E, R, D); -->
 <mode name="SB_DFFESR">
  <pb_type name="SB_DFFESR" num_pb="1" blif_model=".subckt SB_DFFESR">
   <output name="Q" num_pins="1"/>
   <clock  name="C" num_pins="1"/>
   <input  name="E" num_pins="1"/>
   <input  name="R" num_pins="1"/>
   <input  name="D" num_pins="1"/>
   <T_clock_to_Q max="10e-12" port="SB_DFFESR.Q" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFESR.E" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFESR.R" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFESR.D" clock="C"/>
  </pb_type>
  <interconnect>
   <direct input="SB_DFFESR.Q" output="DFF.Q" />
   <direct input="DFF.C"       output="SB_DFFESR.C" />
   <direct input="DFF.E"       output="SB_DFFESR.E" />
   <direct input="DFF.S"       output="SB_DFFESR.R" />
   <direct input="DFF.D"       output="SB_DFFESR.D" />
  </interconnect>
 </mode>

 <!-- module SB_DFFER (output Q, input C, E, R, D); -->
 <mode name="SB_DFFER">
  <pb_type name="SB_DFFER" num_pb="1" blif_model=".subckt SB_DFFER">
   <output name="Q" num_pins="1"/>
   <clock  name="C" num_pins="1"/>
   <input  name="E" num_pins="1"/>
   <input  name="R" num_pins="1"/>
   <input  name="D" num_pins="1"/>
   <T_clock_to_Q max="10e-12" port="SB_DFFER.Q" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFER.E" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFER.R" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFER.D" clock="C"/>
  </pb_type>
  <interconnect>
   <direct input="SB_DFFER.Q" output="DFF.Q" />
   <direct input="DFF.C"      output="SB_DFFER.C" />
   <direct input="DFF.E"      output="SB_DFFER.E" />
   <direct input="DFF.S"      output="SB_DFFER.R" />
   <direct input="DFF.D"      output="SB_DFFER.D" />
  </interconnect>
 </mode>

 <!-- module SB_DFFESS (output Q, input C, E, S, D); -->
 <mode name="SB_DFFESS">
  <pb_type name="SB_DFFESS" num_pb="1" blif_model=".subckt SB_DFFESS">
   <output name="Q" num_pins="1"/>
   <clock  name="C" num_pins="1"/>
   <input  name="E" num_pins="1"/>
   <input  name="S" num_pins="1"/>
   <input  name="D" num_pins="1"/>
   <T_clock_to_Q max="10e-12" port="SB_DFFESS.Q" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFESS.E" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFESS.S" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFESS.D" clock="C"/>
  </pb_type>
  <interconnect>
   <direct input="SB_DFFESS.Q" output="DFF.Q" />
   <direct input="DFF.C"       output="SB_DFFESS.C" />
   <direct input="DFF.E"       output="SB_DFFESS.E" />
   <direct input="DFF.S"       output="SB_DFFESS.S" />
   <direct input="DFF.D"       output="SB_DFFESS.D" />
  </interconnect>
 </mode>

 <!-- module SB_DFFES (output Q, input C, E, R, D); -->
 <mode name="SB_DFFES">
  <pb_type name="SB_DFFES" num_pb="1" blif_model=".subckt SB_DFFES">
   <output name="Q" num_pins="1"/>
   <clock  name="C" num_pins="1"/>
   <input  name="E" num_pins="1"/>
   <input  name="R" num_pins="1"/>
   <input  name="D" num_pins="1"/>
   <T_clock_to_Q max="10e-12" port="SB_DFFES.Q" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFES.E" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFES.R" clock="C"/>
   <T_setup    value="10e-12" port="SB_DFFES.D" clock="C"/>
  </pb_type>
  <interconnect>
   <direct input="SB_DFFES.Q" output="DFF.Q" />
   <direct input="DFF.C"      output="SB_DFFES.C" />
   <direct input="DFF.E"      output="SB_DFFES.E" />
   <direct input="DFF.S"      output="SB_DFFES.R" />
   <direct input="DFF.D"      output="SB_DFFES.D" />
  </interconnect>
 </mode>
</pb_type>
