# LAB 3 ECE 128 
## Matyas Negash
### Lab creating full adder in verilog and using the Basys xc357tcp236-2L board to simulate
