<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\cpu\cpu_z80_a.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\decoder.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\gowin_osc.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\io_device_in.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\my_fsm.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\ram_reg.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\rom0_reg.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\rom1_reg.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\src\top.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\datapijp.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\dvi_tx\dvi_tx.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\gowin_clkdiv\gowin_clkdiv_25_mhz.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\gowin_dpb\gowin_dpb.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\gowin_rpll\gowin_rpll_125_mhz.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\hdmi.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\video\timing_1024x768.v<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\cpu\T80_A\T80.vhd<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\cpu\T80_A\T80_ALU.vhd<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\cpu\T80_A\T80_MCode.vhd<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\cpu\T80_A\T80_Pack.vhd<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\cpu\T80_A\T80_Reg.vhd<br>
C:\Users\Gebruiker\Documents\Mij&nbspwerks\FPGA\fpga-zx-spectrum\zx_spectrum_v1\cpu\T80_A\T80a.vhd<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Oct 17 23:16:46 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.5s, Elapsed time = 0h 0m 0.671s, Peak memory usage = 313.656MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.625s, Elapsed time = 0h 0m 0.636s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.093s, Elapsed time = 0h 0m 0.084s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.26s, Peak memory usage = 313.656MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.197s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.02s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.015s, Peak memory usage = 313.656MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.53s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.051s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.067s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 16s, Elapsed time = 0h 0m 16s, Peak memory usage = 313.656MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.218s, Elapsed time = 0h 0m 0.258s, Peak memory usage = 313.656MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.187s, Elapsed time = 0h 0m 0.2s, Peak memory usage = 313.656MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 18s, Elapsed time = 0h 0m 19s, Peak memory usage = 313.656MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>11</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspELVDS_OBUF</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>792</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>305</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>40</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>80</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>97</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>49</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>104</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>54</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>2701</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>239</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>703</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1759</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>180</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>180</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSER10</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>25</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>9</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOSC</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>2970(2718 LUT, 180 ALU, 12 RAM16) / 8640</td>
<td>35%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>792 / 6693</td>
<td>12%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 6693</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>792 / 6693</td>
<td>12%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>25 / 26</td>
<td>97%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>Base</td>
<td>64.000</td>
<td>15.625</td>
<td>0.000</td>
<td>32.000</td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT </td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000</td>
<td>0.000</td>
<td>18.519</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875</td>
<td>0.000</td>
<td>4.004</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875</td>
<td>0.000</td>
<td>4.004</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438</td>
<td>0.000</td>
<td>8.008</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>6</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625</td>
<td>0.000</td>
<td>12.012</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>7</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.040</td>
<td>24.975</td>
<td>0.000</td>
<td>20.020</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT</td>
<td>my_hdmi/clk_125/rpll_inst/CLKOUT.default_gen_clk</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
<td>15.625(MHz)</td>
<td>24.546(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td>56.141(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>my_hdmi/clk_25/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>24.975(MHz)</td>
<td>50.233(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s2/I2</td>
</tr>
<tr>
<td>5.968</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s2/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s0/I1</td>
</tr>
<tr>
<td>8.027</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Z80A/cpu/u0/n1739_s0/F</td>
</tr>
<tr>
<td>8.987</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/A_i_10_s15/I1</td>
</tr>
<tr>
<td>10.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>Z80A/cpu/u0/A_i_10_s15/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_4_s5/I1</td>
</tr>
<tr>
<td>12.145</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io_in/data_bus_Z_4_s5/F</td>
</tr>
<tr>
<td>13.105</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_4_s7/I1</td>
</tr>
<tr>
<td>14.204</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io_in/data_bus_Z_4_s7/F</td>
</tr>
<tr>
<td>15.164</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1778_s5/I0</td>
</tr>
<tr>
<td>16.196</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1778_s5/F</td>
</tr>
<tr>
<td>17.156</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1778_s1/I2</td>
</tr>
<tr>
<td>17.978</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Z80A/cpu/u0/n1778_s1/F</td>
</tr>
<tr>
<td>18.938</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_2_s/I0</td>
</tr>
<tr>
<td>19.970</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io_in/data_bus_Z_2_s/F</td>
</tr>
<tr>
<td>20.930</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>32.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_2_s0/CLK</td>
</tr>
<tr>
<td>32.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.104, 40.111%; route: 8.640, 42.764%; tC2Q: 3.460, 17.125%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1742_s3/I2</td>
</tr>
<tr>
<td>5.968</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>Z80A/cpu/u0/n1742_s3/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s2/I2</td>
</tr>
<tr>
<td>7.750</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s2/F</td>
</tr>
<tr>
<td>8.710</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s1/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s1/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s0/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Z80A/cpu/u0/n1744_s0/F</td>
</tr>
<tr>
<td>12.761</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/A_i_5_s15/I1</td>
</tr>
<tr>
<td>13.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>Z80A/cpu/u0/A_i_5_s15/F</td>
</tr>
<tr>
<td>14.820</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_5_s0/I1</td>
</tr>
<tr>
<td>15.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io_in/data_bus_Z_5_s0/F</td>
</tr>
<tr>
<td>16.879</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1773_s3/I2</td>
</tr>
<tr>
<td>17.701</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Z80A/cpu/u0/n1773_s3/F</td>
</tr>
<tr>
<td>18.661</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_7_s0/I0</td>
</tr>
<tr>
<td>19.693</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io_in/data_bus_Z_7_s0/F</td>
</tr>
<tr>
<td>20.653</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>32.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_7_s0/CLK</td>
</tr>
<tr>
<td>32.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.827, 39.278%; route: 8.640, 43.359%; tC2Q: 3.460, 17.363%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1742_s3/I2</td>
</tr>
<tr>
<td>5.968</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>43</td>
<td>Z80A/cpu/u0/n1742_s3/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s2/I2</td>
</tr>
<tr>
<td>7.750</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s2/F</td>
</tr>
<tr>
<td>8.710</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s1/I1</td>
</tr>
<tr>
<td>9.809</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s1/F</td>
</tr>
<tr>
<td>10.769</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1744_s0/I0</td>
</tr>
<tr>
<td>11.801</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Z80A/cpu/u0/n1744_s0/F</td>
</tr>
<tr>
<td>12.761</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/A_i_5_s15/I1</td>
</tr>
<tr>
<td>13.860</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>Z80A/cpu/u0/A_i_5_s15/F</td>
</tr>
<tr>
<td>14.820</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_5_s0/I1</td>
</tr>
<tr>
<td>15.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io_in/data_bus_Z_5_s0/F</td>
</tr>
<tr>
<td>16.879</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1774_s2/I2</td>
</tr>
<tr>
<td>17.701</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>Z80A/cpu/u0/n1774_s2/F</td>
</tr>
<tr>
<td>18.661</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_6_s/I2</td>
</tr>
<tr>
<td>19.483</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>io_in/data_bus_Z_6_s/F</td>
</tr>
<tr>
<td>20.443</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>32.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_6_s0/CLK</td>
</tr>
<tr>
<td>32.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.617, 38.632%; route: 8.640, 43.820%; tC2Q: 3.460, 17.548%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s2/I2</td>
</tr>
<tr>
<td>5.968</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s2/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s0/I1</td>
</tr>
<tr>
<td>8.027</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Z80A/cpu/u0/n1739_s0/F</td>
</tr>
<tr>
<td>8.987</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/A_i_10_s15/I1</td>
</tr>
<tr>
<td>10.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>Z80A/cpu/u0/A_i_10_s15/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_4_s5/I1</td>
</tr>
<tr>
<td>12.145</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io_in/data_bus_Z_4_s5/F</td>
</tr>
<tr>
<td>13.105</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_3_s3/I1</td>
</tr>
<tr>
<td>14.204</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>io_in/data_bus_Z_3_s3/F</td>
</tr>
<tr>
<td>15.164</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_1_s0/I0</td>
</tr>
<tr>
<td>16.196</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_1_s0/F</td>
</tr>
<tr>
<td>17.156</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_1_s/I1</td>
</tr>
<tr>
<td>18.255</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>io_in/data_bus_Z_1_s/F</td>
</tr>
<tr>
<td>19.215</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>32.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_1_s0/CLK</td>
</tr>
<tr>
<td>32.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.349, 39.748%; route: 7.680, 41.538%; tC2Q: 3.460, 18.714%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>13.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.560</td>
</tr>
<tr>
<td class="label">From</td>
<td>Z80A/cpu/u0/IStatus_0_s14</td>
</tr>
<tr>
<td class="label">To</td>
<td>Z80A/cpu/DI_Reg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>osc/osc_inst/OSCOUT.default_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>0.726</td>
<td>0.726</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>Z80A/cpu/u0/IStatus_0_s14/CLK</td>
</tr>
<tr>
<td>4.186</td>
<td>3.460</td>
<td>tC2Q</td>
<td>RF</td>
<td>21</td>
<td>Z80A/cpu/u0/IStatus_0_s14/DO[6]</td>
</tr>
<tr>
<td>5.146</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s2/I2</td>
</tr>
<tr>
<td>5.968</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s2/F</td>
</tr>
<tr>
<td>6.928</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/n1739_s0/I1</td>
</tr>
<tr>
<td>8.027</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>Z80A/cpu/u0/n1739_s0/F</td>
</tr>
<tr>
<td>8.987</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/u0/A_i_10_s15/I1</td>
</tr>
<tr>
<td>10.086</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>40</td>
<td>Z80A/cpu/u0/A_i_10_s15/F</td>
</tr>
<tr>
<td>11.046</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_4_s5/I1</td>
</tr>
<tr>
<td>12.145</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>io_in/data_bus_Z_4_s5/F</td>
</tr>
<tr>
<td>13.105</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_3_s3/I1</td>
</tr>
<tr>
<td>14.204</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>io_in/data_bus_Z_3_s3/F</td>
</tr>
<tr>
<td>15.164</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_3_s0/I0</td>
</tr>
<tr>
<td>16.196</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_3_s0/F</td>
</tr>
<tr>
<td>17.156</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>io_in/data_bus_Z_3_s/I1</td>
</tr>
<tr>
<td>18.255</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>io_in/data_bus_Z_3_s/F</td>
</tr>
<tr>
<td>19.215</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>osc/osc_inst/OSCOUT.default_clk</td>
</tr>
<tr>
<td>32.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>610</td>
<td>osc/osc_inst/OSCOUT</td>
</tr>
<tr>
<td>32.960</td>
<td>0.960</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_3_s0/CLK</td>
</tr>
<tr>
<td>32.560</td>
<td>-0.400</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>Z80A/cpu/DI_Reg_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>32.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 7.349, 39.748%; route: 7.680, 41.538%; tC2Q: 3.460, 18.714%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.726, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
