// Seed: 780840811
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  logic id_3;
  assign id_1 = id_2;
  logic id_4;
  type_9 id_5 (
      .id_0(1),
      .id_1(id_1),
      .id_2(id_1)
  );
  logic id_6;
  logic id_7;
  type_12(
      1, id_1 & id_3 & 1 & id_3, 1'b0 + id_3
  );
  assign id_3 = 1;
  assign id_6 = 1'b0;
endmodule
