###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        21522   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        15369   # Number of read row buffer hits
num_read_cmds                  =        21522   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6158   # Number of ACT commands
num_pre_cmds                   =         6145   # Number of PRE commands
num_ondemand_pres              =         1841   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2905736   # Cyles of rank active rank.0
rank_active_cycles.1           =      2145116   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7094264   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7854884   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        19600   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          267   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           49   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           23   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           17   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =            7   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            9   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1526   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7347   # Read request latency (cycles)
read_latency[40-59]            =         4778   # Read request latency (cycles)
read_latency[60-79]            =         2252   # Read request latency (cycles)
read_latency[80-99]            =          763   # Read request latency (cycles)
read_latency[100-119]          =          671   # Read request latency (cycles)
read_latency[120-139]          =          565   # Read request latency (cycles)
read_latency[140-159]          =          379   # Read request latency (cycles)
read_latency[160-179]          =          388   # Read request latency (cycles)
read_latency[180-199]          =          330   # Read request latency (cycles)
read_latency[200-]             =         4049   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  8.67767e+07   # Read energy
act_energy                     =  1.68483e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.40525e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.77034e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.81318e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.33855e+09   # Active standby energy rank.1
average_read_latency           =      149.733   # Average read request latency (cycles)
average_interarrival           =      464.567   # Average request interarrival latency (cycles)
total_energy                   =  1.11356e+10   # Total energy (pJ)
average_power                  =      1113.56   # Average power (mW)
average_bandwidth              =     0.183654   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        19245   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        14427   # Number of read row buffer hits
num_read_cmds                  =        19245   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4827   # Number of ACT commands
num_pre_cmds                   =         4811   # Number of PRE commands
num_ondemand_pres              =          123   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2398196   # Cyles of rank active rank.0
rank_active_cycles.1           =      2409275   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7601804   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7590725   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        17295   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          272   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           75   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           44   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           20   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           17   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            6   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            8   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1488   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         7911   # Read request latency (cycles)
read_latency[40-59]            =         5312   # Read request latency (cycles)
read_latency[60-79]            =         1579   # Read request latency (cycles)
read_latency[80-99]            =          742   # Read request latency (cycles)
read_latency[100-119]          =          486   # Read request latency (cycles)
read_latency[120-139]          =          403   # Read request latency (cycles)
read_latency[140-159]          =          310   # Read request latency (cycles)
read_latency[160-179]          =          290   # Read request latency (cycles)
read_latency[180-199]          =          254   # Read request latency (cycles)
read_latency[200-]             =         1958   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  7.75958e+07   # Read energy
act_energy                     =  1.32067e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.64887e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.64355e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.49647e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.50339e+09   # Active standby energy rank.1
average_read_latency           =       90.434   # Average read request latency (cycles)
average_interarrival           =      519.533   # Average request interarrival latency (cycles)
total_energy                   =  1.10877e+10   # Total energy (pJ)
average_power                  =      1108.77   # Average power (mW)
average_bandwidth              =     0.164224   # Average bandwidth
