,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/open-sdr/openwifi-hw.git,2019-12-05 07:46:13+00:00,"open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware",215,open-sdr/openwifi-hw,226045135,Verilog,openwifi-hw,507163,616,2024-04-12 01:39:57+00:00,"['fpga', 'ofdm', 'wi-fi', 'zynq', 'linux', 'mac80211', 'csma', 'dma', 'verilog', 'hls', 'xilinx', 'analog-devices', 'ad9361', 'sdr', 'software-defined-radio', 'ieee80211', 'hardware', 'vhdl', 'rtl']",https://api.github.com/licenses/agpl-3.0
1,https://github.com/furrtek/SiliconRE.git,2019-12-27 11:18:39+00:00,Custom chips reverse-engineered from silicon,13,furrtek/SiliconRE,230430812,Verilog,SiliconRE,90926,153,2024-02-24 16:23:23+00:00,"['taito', 'reverse-engineering', 'silicon', 'asic', 'chip', 'arcade', 'decap', 'verilog', 'hdl', 'cpld', 'fpga', 'repro', 'arcade-game', 'gate-array', 'konami', 'standard-cell', 'video-game']",https://api.github.com/licenses/gpl-2.0
2,https://github.com/MiSTer-devel/MegaCD_MiSTer.git,2019-12-04 18:33:21+00:00,Mega CD for MiSTer,37,MiSTer-devel/MegaCD_MiSTer,225932360,Verilog,MegaCD_MiSTer,157147,67,2024-04-05 23:40:13+00:00,[],https://api.github.com/licenses/gpl-3.0
3,https://github.com/niklasekstrom/flickerfixer.git,2019-12-21 09:53:58+00:00,An open source flicker fixer for Amiga 500/2000,5,niklasekstrom/flickerfixer,229408008,Verilog,flickerfixer,1559,65,2024-01-07 00:30:27+00:00,"['amiga', 'amiga-hardware', 'flicker-fixer']",https://api.github.com/licenses/cc0-1.0
4,https://github.com/mattvenn/first-fpga-pcb.git,2019-12-30 14:35:40+00:00,FPGA dev board based on Lattice iCE40 8k,15,mattvenn/first-fpga-pcb,230930671,Verilog,first-fpga-pcb,7301,60,2024-01-20 19:30:11+00:00,[],None
5,https://github.com/RomeoMe5/DDLM.git,2019-12-30 20:43:31+00:00,"Исходные коды к главам книги ""Цифровой синтез: практический курс"" (под ред. А.Ю. Романова и Ю.В. Панчула)",38,RomeoMe5/DDLM,230977307,Verilog,DDLM,126694,46,2024-04-07 16:24:05+00:00,"['ddlm', 'verilog', 'labs', 'terasic-de10-lite', 'terasic', 'hse', 'miem', 'schoolmips', 'mips', 'mips-architecture', 'verilog-designs', 'fsm', 'alu', 'quartus', 'modelsim', 'dmk-press', 'verilog-book', 'system-verilog', 'tcl', 'quartus-prime']",https://api.github.com/licenses/mit
6,https://github.com/lawrie/ulx3s_examples.git,2020-01-02 18:55:46+00:00,Example Verilog code for Ulx3s,1,lawrie/ulx3s_examples,231441515,Verilog,ulx3s_examples,300,37,2024-03-13 18:39:31+00:00,[],None
7,https://github.com/RSPwFPGAs/qemu-hdl-cosim.git,2019-12-10 22:16:10+00:00,VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs,15,RSPwFPGAs/qemu-hdl-cosim,227226084,Verilog,qemu-hdl-cosim,127,34,2024-01-17 07:38:02+00:00,[],https://api.github.com/licenses/mit
8,https://github.com/Mario-Hero/Async-Karin.git,2019-12-10 09:25:44+00:00,Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-IV board.,4,Mario-Hero/Async-Karin,227077729,Verilog,Async-Karin,457,30,2023-07-10 08:51:17+00:00,"['async-karin', 'async-circuit', 'fpga', 'asynchronous', 'asynchronous-framework', 'async', 'verilog', 'cyclone-iv', 'artix-7']",https://api.github.com/licenses/mit
9,https://github.com/thinkoco/de10-nano-riscv.git,2019-12-16 13:49:08+00:00,A RISC-V SoC ( Hbird e203 ) on Terasic DE10-Nano,9,thinkoco/de10-nano-riscv,228397351,Verilog,de10-nano-riscv,7395,30,2024-02-19 02:34:30+00:00,"['risc-v', 'riscv', 'altera', 'intelfpga', 'de10-nano']",https://api.github.com/licenses/apache-2.0
10,https://github.com/ahirsharan/32-Bit-Floating-Point-Adder.git,2020-01-03 01:17:18+00:00,Verilog Implementation of 32-bit Floating Point Adder,10,ahirsharan/32-Bit-Floating-Point-Adder,231487167,Verilog,32-Bit-Floating-Point-Adder,469,28,2024-01-03 11:57:59+00:00,"['vlsi', 'xilinx', 'verilog']",None
11,https://github.com/vritrv/ROUTER-1X3-RTL-DESIGN.git,2019-12-29 15:40:21+00:00,Architectural design of data router in verilog,11,vritrv/ROUTER-1X3-RTL-DESIGN,230770121,Verilog,ROUTER-1X3-RTL-DESIGN,5949,24,2024-03-09 04:12:05+00:00,[],None
12,https://github.com/cpantel/DVGHV.git,2019-12-15 22:32:07+00:00,Designing Video Game Hardware in Verilog,3,cpantel/DVGHV,228262459,Verilog,DVGHV,32,22,2024-01-03 05:30:14+00:00,[],None
13,https://github.com/UndefeatedSunny/VLSI-Interview-Questions.git,2019-12-29 18:20:16+00:00,Digital Design verilog tricky problems having industry standards,1,UndefeatedSunny/VLSI-Interview-Questions,230787344,Verilog,VLSI-Interview-Questions,2344,21,2024-01-14 10:13:33+00:00,[],https://api.github.com/licenses/mit
14,https://github.com/winsonbook/Reed-Solomon-.git,2019-12-25 07:41:15+00:00,This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length is of length 249 symbols and it can detect and correct upto 3 error symbols.,7,winsonbook/Reed-Solomon-,230063209,,Reed-Solomon-,256,20,2024-04-03 02:21:02+00:00,[],None
15,https://github.com/cloudxcc/Arduissimo.git,2019-12-20 15:35:05+00:00,Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).,2,cloudxcc/Arduissimo,229290302,Verilog,Arduissimo,9612,18,2023-01-21 21:37:17+00:00,[],https://api.github.com/licenses/apache-2.0
16,https://github.com/SKuRGe911/MiSTerTutorial.git,2019-12-30 00:46:20+00:00,MiSTer Tutorial,2,SKuRGe911/MiSTerTutorial,230821748,Verilog,MiSTerTutorial,148768,18,2024-02-15 02:04:04+00:00,[],None
17,https://github.com/aap/fpdpga.git,2019-12-06 14:26:32+00:00,FPGA implementations of the PDP-6 and PDP-10,2,aap/fpdpga,226346396,Verilog,fpdpga,487,17,2024-03-01 00:27:39+00:00,"['pdp-6', 'pdp-10', 'computer-history', 'retrocomputing', 'verilog', 'simulation', 'fpga', 'de-10']",https://api.github.com/licenses/mit
18,https://github.com/dotcypress/tang-nano-lcd.git,2019-12-31 00:43:51+00:00,Sipeed Tang Nano playground,2,dotcypress/tang-nano-lcd,230999915,Verilog,tang-nano-lcd,11,16,2024-04-02 16:11:44+00:00,[],None
19,https://github.com/damdoy/fpga_peripherals.git,2019-12-27 13:43:16+00:00,"OV7670 camera, ST7735 screen and others on ice40 ultraplus fpga (breakout board)",4,damdoy/fpga_peripherals,230450945,Verilog,fpga_peripherals,294,15,2023-12-21 23:01:28+00:00,"['fpga', 'camera', 'ice40', 'screen', 'st7735']",None
20,https://github.com/caicaicai-ji/QSPI_FOR_SOC.git,2019-12-17 11:31:27+00:00,QSPI for SoC,7,caicaicai-ji/QSPI_FOR_SOC,228602265,,QSPI_FOR_SOC,3237,14,2024-04-11 17:49:27+00:00,[],https://api.github.com/licenses/apache-2.0
21,https://github.com/fuzhidai/CPU-Design-Based-on-RISC-V.git,2019-11-30 02:40:15+00:00,Development using Verilog programing language and Vivado IDE .,10,fuzhidai/CPU-Design-Based-on-RISC-V,224949911,Verilog,CPU-Design-Based-on-RISC-V,1027,14,2024-03-20 02:39:40+00:00,[],None
22,https://github.com/MrX-8B/MiSTer-Arcade-SEGASYS1.git,2019-12-16 09:44:23+00:00,FPGA implementation of SEGA SYSTEM 1 arcade board,3,MrX-8B/MiSTer-Arcade-SEGASYS1,228353088,Verilog,MiSTer-Arcade-SEGASYS1,4173,14,2024-04-05 23:41:09+00:00,[],https://api.github.com/licenses/gpl-3.0
23,https://github.com/wzc810049078/ZC-RISCV-CORE.git,2019-12-16 05:14:26+00:00,ZC RISCV CORE,1,wzc810049078/ZC-RISCV-CORE,228307821,Verilog,ZC-RISCV-CORE,197,13,2024-04-07 03:48:11+00:00,[],https://api.github.com/licenses/apache-2.0
24,https://github.com/tharunchitipolu/sobel-edge-detector.git,2019-12-09 05:52:47+00:00,Sobel is first order or gradient based edge operator for images and it is implemented using verilog.,5,tharunchitipolu/sobel-edge-detector,226795115,Verilog,sobel-edge-detector,400,13,2024-03-18 12:43:22+00:00,"['sobel', 'sobel-edge-detector', 'detect-edges', 'gradient', 'edge-operator', 'gradient-approximations', 'verilog', 'masks', 'image-processing', 'sobel-edge-detection', 'algorithm', 'sobel-operator', 'edge']",https://api.github.com/licenses/mit
25,https://github.com/icf3/zevios.git,2019-12-20 01:46:48+00:00,original 8bit CPU of ICF3-Z,0,icf3/zevios,229169337,Verilog,zevios,113,12,2023-09-25 21:17:20+00:00,"['verilog', 'fpga', 'asic']",https://api.github.com/licenses/apache-2.0
26,https://github.com/The-OpenROAD-Project/PDNSim.git,2019-12-17 05:50:27+00:00,Power grid analysis,6,The-OpenROAD-Project/PDNSim,228542797,Verilog,PDNSim,39858,12,2024-03-18 13:24:12+00:00,[],https://api.github.com/licenses/bsd-3-clause
27,https://github.com/nmi-leipzig/sim-x-pll.git,2019-12-12 16:24:28+00:00,Verilog based simulation modell for 7 Series PLL,2,nmi-leipzig/sim-x-pll,227648855,Verilog,sim-x-pll,3923,11,2023-11-14 05:58:14+00:00,[],https://api.github.com/licenses/isc
28,https://github.com/merledu/SIngle-Cycle-RISC-V-In-Verilog.git,2019-12-05 07:38:43+00:00,This repository contains the verilog code files of Single Cycle RISC-V architecture,5,merledu/SIngle-Cycle-RISC-V-In-Verilog,226043846,Verilog,SIngle-Cycle-RISC-V-In-Verilog,6,11,2024-04-11 14:28:00+00:00,[],None
29,https://github.com/emilbiju/emil-risc-v.git,2019-12-23 16:23:52+00:00,32 bit RISC-V CPU implementation in Verilog,2,emilbiju/emil-risc-v,229786564,Verilog,emil-risc-v,1147,10,2024-04-03 18:10:02+00:00,[],None
30,https://github.com/jerry-D/RISC-V-SYMPL-Hybrid-Floating-Point-ISA-Compute-Engine.git,2019-12-31 00:29:40+00:00,"New hybrid ISA genetically splices the instruction pipeline of a RISC-V to the instruction pipelines of one or more SYMPL Compute Engines, giving you the best of both worlds in a single package.",2,jerry-D/RISC-V-SYMPL-Hybrid-Floating-Point-ISA-Compute-Engine,230998695,Verilog,RISC-V-SYMPL-Hybrid-Floating-Point-ISA-Compute-Engine,2415,10,2022-06-05 08:18:50+00:00,[],None
31,https://github.com/aniket0511/Sigmoid-Function.git,2019-12-15 17:09:04+00:00,Hardware Implementation of Sigmoid Function using verilog HDL,4,aniket0511/Sigmoid-Function,228220868,Verilog,Sigmoid-Function,2879,9,2024-03-08 15:43:10+00:00,[],None
32,https://github.com/AmrElsersy/DMA.git,2019-12-11 16:57:16+00:00,DMA Hardware Description with Verilog,7,AmrElsersy/DMA,227416810,Verilog,DMA,1198,9,2024-03-09 06:00:20+00:00,[],None
33,https://github.com/FlyGoat/cpu_gs132.git,2019-12-18 13:31:28+00:00,Verilog code of Loongson's GS132 core,6,FlyGoat/cpu_gs132,228846547,Verilog,cpu_gs132,52,9,2023-11-22 11:37:18+00:00,[],None
34,https://github.com/twoodford/m3-realtime-control.git,2019-12-09 22:07:21+00:00,Real-time FPGA-based phased array controller for M3,1,twoodford/m3-realtime-control,226977236,Verilog,m3-realtime-control,260,9,2024-03-07 09:40:22+00:00,[],
35,https://github.com/arvkr/hardware-multiplier-architectures.git,2020-01-03 10:17:09+00:00,Verilog implementations of 6 different hardware multiplier architectures,3,arvkr/hardware-multiplier-architectures,231563298,Verilog,hardware-multiplier-architectures,366,8,2023-06-06 06:15:47+00:00,[],None
36,https://github.com/Sanskar777/QRS-peak-detection-in-ECG-signals-using-verilog.git,2019-12-01 09:59:14+00:00,,2,Sanskar777/QRS-peak-detection-in-ECG-signals-using-verilog,225139672,Verilog,QRS-peak-detection-in-ECG-signals-using-verilog,9,8,2023-11-01 03:57:23+00:00,"['ecg-signal', 'ecg-qrs-detection', 'curve-length-transform', 'verilog-code', 'qrs-peak-detection']",None
37,https://github.com/zhangzek/Clock-Domain-Crossing-Design.git,2020-01-02 13:55:05+00:00,Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计,4,zhangzek/Clock-Domain-Crossing-Design,231392084,Verilog,Clock-Domain-Crossing-Design,2477,8,2024-02-19 08:13:38+00:00,[],None
38,https://github.com/wlneto/pathAnalyzer.git,2019-12-26 23:25:00+00:00,,0,wlneto/pathAnalyzer,230340739,Verilog,pathAnalyzer,92990,7,2023-11-09 11:37:38+00:00,[],None
39,https://github.com/johnMamish/jfpjc.git,2019-12-27 23:14:07+00:00,John's Field-Programmable JPEG Compressor; a jpeg compressor written in verilog. Currently targeted to deploy to Lattice's iCE40 up5k fpga.,1,johnMamish/jfpjc,230531064,Verilog,jfpjc,626,7,2024-03-12 18:20:16+00:00,[],None
40,https://github.com/andrsmllr/tang_nano_devbrd.git,2019-12-24 22:18:13+00:00,"Play and learn with the Sipeed Tang Nano development board featuring a Gowin GW1N-1-LV (""Little Bee"") FPGA.",0,andrsmllr/tang_nano_devbrd,230008875,Verilog,tang_nano_devbrd,13,7,2021-08-22 07:01:54+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/logiclover-jp/fpga_audio.git,2019-12-14 00:52:26+00:00,Audio Digital Signal Processing on FPGA,1,logiclover-jp/fpga_audio,227946250,Verilog,fpga_audio,3,7,2023-09-05 15:57:46+00:00,[],https://api.github.com/licenses/mit
42,https://github.com/jiachen-meng/verilog-smart-park.git,2019-12-22 16:37:36+00:00,This is the final project of Digital Systems Fall 2019@ University of Toronto,0,jiachen-meng/verilog-smart-park,229598181,Verilog,verilog-smart-park,171,6,2023-04-27 16:47:57+00:00,['verilog-project'],None
43,https://github.com/WayneGong/char_display.git,2019-12-27 00:58:50+00:00,利用modelsi波形来显示字符,4,WayneGong/char_display,230348391,Verilog,char_display,1797,6,2023-03-08 09:42:34+00:00,[],None
44,https://github.com/Doon12/cortex-m0-verilog.git,2019-12-13 09:15:37+00:00,,0,Doon12/cortex-m0-verilog,227801008,Verilog,cortex-m0-verilog,246,6,2022-11-18 02:54:52+00:00,[],None
45,https://github.com/skiphansen/pano_blocks.git,2019-12-24 16:34:20+00:00,This is a collection of software and hardware modules for the Panologic thin client.,3,skiphansen/pano_blocks,229973224,Verilog,pano_blocks,32309,6,2023-06-10 01:59:35+00:00,[],None
46,https://github.com/fstqwq/PipyV.git,2019-11-30 11:58:58+00:00,Toy 5-stage pipeline RISCV CPU,1,fstqwq/PipyV,225005302,Verilog,PipyV,12695,6,2024-03-26 09:38:58+00:00,[],None
47,https://github.com/kutaykoylan/MIPS_Processor_in_Verilog.git,2020-01-04 17:09:54+00:00,"add,sub,and,or,lw,sw,or,beq,j,slt,bne,bgtz,blez,bltz,bgez,jr,nor,addi,andi,ori,jal",0,kutaykoylan/MIPS_Processor_in_Verilog,231799519,Verilog,MIPS_Processor_in_Verilog,9,5,2022-12-20 21:08:14+00:00,[],None
48,https://github.com/soheil647/FPGA_Design_Systems.git,2020-01-01 16:20:24+00:00,,0,soheil647/FPGA_Design_Systems,231237695,Verilog,FPGA_Design_Systems,223036,5,2020-09-19 12:36:38+00:00,[],None
49,https://github.com/wifiber/PCEHD.git,2020-01-03 22:58:43+00:00,PC Engine HDMI,0,wifiber/PCEHD,231679026,Verilog,PCEHD,4095,5,2023-04-18 00:18:18+00:00,[],None
50,https://github.com/nguyenthienviet/16-QAM-verilog-based-transmitter.git,2019-12-17 02:46:55+00:00,A simple 16-QAM transmitter simulation on ModelSim,2,nguyenthienviet/16-QAM-verilog-based-transmitter,228518906,Verilog,16-QAM-verilog-based-transmitter,1908,5,2024-02-23 01:47:18+00:00,[],None
51,https://github.com/muhammedkamal/DMA-.git,2019-12-15 21:51:44+00:00,DMA Project using Verilog HDL ,3,muhammedkamal/DMA-,228258220,Verilog,DMA-,41,5,2023-08-09 08:35:28+00:00,[],None
52,https://github.com/Akgop/ALU-DMAC-Digital-Circuit-2019.git,2019-12-10 07:56:27+00:00,"[Digital Logic Circuit2] 광운대학교 이준환 교수님 디지털논리회로2 수업 과제. Implementation of mini CPU(ALU Operation) with DMAC by Verilog, Master-Slave Architecture",0,Akgop/ALU-DMAC-Digital-Circuit-2019,227060592,Verilog,ALU-DMAC-Digital-Circuit-2019,3904,5,2024-03-27 06:19:54+00:00,[],None
53,https://github.com/TheProgrammerIncarnate/AY-3-8500-MiSTer.git,2020-01-04 01:21:18+00:00,Port of AY-3-8500 core to MiSTer,1,TheProgrammerIncarnate/AY-3-8500-MiSTer,231691181,Verilog,AY-3-8500-MiSTer,723,5,2023-12-19 11:04:49+00:00,[],None
54,https://github.com/ahhuhtal/gbvga.git,2019-12-04 19:21:45+00:00,GameBoy VGA out project,0,ahhuhtal/gbvga,225940415,Verilog,gbvga,104,5,2023-07-20 17:38:34+00:00,"['gameboy', 'gameboy-vga', 'framebuffer', 'vga']",None
55,https://github.com/mgwang37/PRBS.git,2019-12-25 06:03:50+00:00,Pseudo-Random Binary Sequence,2,mgwang37/PRBS,230050337,Verilog,PRBS,24,5,2024-01-11 16:59:38+00:00,[],https://api.github.com/licenses/gpl-3.0
56,https://github.com/cpu-dev/jacaranda-8.git,2020-01-04 08:51:25+00:00,A basic 8-bit processor for education,1,cpu-dev/jacaranda-8,231734642,Verilog,jacaranda-8,301,4,2023-06-10 03:28:26+00:00,[],None
57,https://github.com/Ahish9009/VGA-Card.git,2019-12-28 07:57:23+00:00,"A tested & working VGA card capable of displaying graphics on CRT, LCD and LED monitors.",0,Ahish9009/VGA-Card,230578423,Verilog,VGA-Card,32786,4,2024-01-15 07:03:33+00:00,"['verilog', 'vga-card', 'xilinx', 'fpga', 'cadence']",https://api.github.com/licenses/mit
58,https://github.com/jrs322/Floating-Point-Multiplier.git,2019-12-04 00:36:34+00:00,Synthesize able Floating Point Multiplier,0,jrs322/Floating-Point-Multiplier,225744977,Verilog,Floating-Point-Multiplier,55,4,2023-12-28 08:57:30+00:00,[],None
59,https://github.com/chriscamacho/YAZSOF.git,2019-12-01 19:39:55+00:00,a simple Z80 Soc for ULX3S (ECP5 FPGA),0,chriscamacho/YAZSOF,225219054,Verilog,YAZSOF,67,4,2023-11-11 08:39:21+00:00,[],https://api.github.com/licenses/mit
60,https://github.com/goran-mahovlic/GPDI_mirror.git,2020-01-04 16:08:35+00:00,,0,goran-mahovlic/GPDI_mirror,231791148,Verilog,GPDI_mirror,5,4,2022-07-17 21:30:01+00:00,[],None
61,https://github.com/ivanlim123/Pong.git,2019-12-27 15:27:18+00:00,"Pong Game written in verilog, Basys3 Artix-7 FPGA.",0,ivanlim123/Pong,230467202,Verilog,Pong,253,4,2023-07-26 18:32:49+00:00,[],None
62,https://github.com/3rd-year-CSE-20/DMA_Verilog.git,2019-12-10 21:27:37+00:00,,2,3rd-year-CSE-20/DMA_Verilog,227219065,Verilog,DMA_Verilog,49,4,2024-03-09 06:02:23+00:00,[],None
63,https://github.com/Uestc-yangbo/LCPU.git,2019-12-22 01:49:15+00:00,中国电子科技大学 计算机科学与工程学院 互联网＋ 计算机组成与结构 流水线CPU实验,0,Uestc-yangbo/LCPU,229505376,Verilog,LCPU,307,4,2023-10-09 05:00:34+00:00,[],None
64,https://github.com/neurorulez/UnamigaCyclone5.git,2019-12-14 14:49:39+00:00,Port del Unamiga a Cyclone5 con addon de Antonio Villena y con version para el modulo de Edu Arana,4,neurorulez/UnamigaCyclone5,228039526,Verilog,UnamigaCyclone5,278881,4,2023-12-13 13:56:04+00:00,[],None
65,https://github.com/marcov/fpga-io.git,2019-12-01 18:41:30+00:00,"Verilog design of a USB-to{3wire, I/O, I2C and other} for the Xilinx Spartan 3A FPGA",2,marcov/fpga-io,225210356,Verilog,fpga-io,749,4,2022-01-07 07:29:11+00:00,[],None
66,https://github.com/iAtlantis/mips-cpu.git,2019-12-23 14:15:07+00:00,This is the design experiment of a third-year computer composition principle course in a university. It can run a 32-bit multi-cycle CPU model with seven MIPS instructions. It is written with verilog code and has passed the assembly instruction code simulation test.,1,iAtlantis/mips-cpu,229765751,Verilog,mips-cpu,220,4,2021-03-15 07:00:44+00:00,[],None
67,https://github.com/rschlaikjer/fpga-tutorial-0-basics.git,2019-12-13 23:05:34+00:00,Supporting code for FPGA for Software Engineers 0: The Basics,1,rschlaikjer/fpga-tutorial-0-basics,227936432,Verilog,fpga-tutorial-0-basics,4,4,2023-01-19 03:46:03+00:00,[],None
68,https://github.com/MrX-8B/MiSTer-Arcade-Flicky.git,2019-12-14 05:06:57+00:00,FPGA implementation of Flicky arcade game (This core is obsolete. Integrated into SEGA SYSTEM 1 core.),0,MrX-8B/MiSTer-Arcade-Flicky,227969240,Verilog,MiSTer-Arcade-Flicky,1045,4,2020-06-08 18:12:10+00:00,[],https://api.github.com/licenses/gpl-3.0
69,https://github.com/aquaxis/aq_axis_djpeg.git,2019-12-04 23:29:05+00:00,,9,aquaxis/aq_axis_djpeg,225975860,Verilog,aq_axis_djpeg,548,4,2024-02-25 16:23:17+00:00,[],https://api.github.com/licenses/mit
70,https://github.com/Husaimawx/DigitalClock.git,2020-01-03 15:48:50+00:00,数字电路课程设计 - 多功能数字钟。开发环境：该程序源代码是在Windows XP操作系统上的Quartus II 6.0软件中编写调试。程序运行所依托的数字电路板为Cyclone 2系列，EP2C35F672C6序列的开发板。,0,Husaimawx/DigitalClock,231618236,,DigitalClock,2133,4,2024-02-28 15:11:51+00:00,[],None
71,https://github.com/shyamkalariya56/Router-1-3-design.git,2019-12-30 05:15:18+00:00,Architectural design of Router in Verilog HDL,0,shyamkalariya56/Router-1-3-design,230851992,Verilog,Router-1-3-design,5948,3,2019-12-31 01:24:36+00:00,[],None
72,https://github.com/hruskraj/MIPS32-processor.git,2019-11-30 11:43:27+00:00,Simple single cycle processor for modified reduced MIPS32 instruction set.,0,hruskraj/MIPS32-processor,225003567,Verilog,MIPS32-processor,7,3,2023-03-25 16:26:37+00:00,"['verilog', 'verilog-project', 'processor', 'mips32cpu', 'mips32']",None
73,https://github.com/CatherineMeng/PPO_2CU.git,2020-01-02 21:19:07+00:00,,3,CatherineMeng/PPO_2CU,231461220,Verilog,PPO_2CU,128,3,2022-06-28 09:48:05+00:00,[],None
74,https://github.com/bigdot123456/SDR.git,2019-12-16 05:01:03+00:00,SDR for OFDM,1,bigdot123456/SDR,228306285,Verilog,SDR,41022,3,2022-06-04 21:19:15+00:00,[],None
75,https://github.com/LemonAndRabbit/FPGA_Design.git,2019-12-20 13:20:48+00:00,FPGA自主设计实验_2019.12.20_模拟与数字电路实验_大作业,1,LemonAndRabbit/FPGA_Design,229268773,Verilog,FPGA_Design,6343,3,2023-08-30 02:33:45+00:00,[],None
76,https://github.com/BiliouriV/VGA-Driver-Implementation.git,2019-12-08 17:53:34+00:00,"Implementation of a VGA (Video Graphics Array ) driver, for FPGA SPARTAN 3 console, on ISE Design Suite (Verilog). ",1,BiliouriV/VGA-Driver-Implementation,226708128,Verilog,VGA-Driver-Implementation,136,3,2024-03-01 23:28:18+00:00,[],None
77,https://github.com/MiSTer-devel/Arcade-ATetris_MiSTer.git,2019-12-10 19:48:22+00:00,Arcade: Atari Tetris for MiSTer,6,MiSTer-devel/Arcade-ATetris_MiSTer,227202614,Verilog,Arcade-ATetris_MiSTer,5018,3,2023-10-24 20:03:49+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/3rd-year-CSE-20/DMA_with_PCI_arbitration.git,2019-12-21 22:31:10+00:00,Implementing DMA with PCI arbitration,3,3rd-year-CSE-20/DMA_with_PCI_arbitration,229490692,Verilog,DMA_with_PCI_arbitration,97,3,2023-05-17 03:51:50+00:00,[],None
79,https://github.com/learn-by-consciousness/single-cycle-CPU.git,2019-12-02 11:58:11+00:00,单周期CPU设计与实现,0,learn-by-consciousness/single-cycle-CPU,225364487,Verilog,single-cycle-CPU,344,3,2020-12-16 02:49:52+00:00,[],None
80,https://github.com/akommini/Network-on-Chip-Router.git,2019-12-06 23:34:42+00:00,Synthesize and P&R an Network-on-Chip Router,1,akommini/Network-on-Chip-Router,226428288,Verilog,Network-on-Chip-Router,946,3,2022-10-15 04:06:33+00:00,[],None
81,https://github.com/Uestc-yangbo/DCPU.git,2019-12-10 15:09:24+00:00,中国电子科技大学 计算机学院 互联网＋计算机组成与结构  单周期CPU实验,0,Uestc-yangbo/DCPU,227150097,Verilog,DCPU,218,3,2023-11-15 04:24:09+00:00,[],None
82,https://github.com/hveit01/amd_verilog.git,2019-12-02 12:09:12+00:00,Verilog models of several AM29XX bitslice circuits,0,hveit01/amd_verilog,225366395,Verilog,amd_verilog,130,3,2024-01-22 07:22:58+00:00,[],https://api.github.com/licenses/gpl-3.0
83,https://github.com/XavierAudier/tlast_generator.git,2019-12-10 17:16:05+00:00,Implementation of a TLAST signal in an AXI Stream.,1,XavierAudier/tlast_generator,227175585,Verilog,tlast_generator,63,3,2023-10-23 07:39:17+00:00,[],None
84,https://github.com/zhaoshenglong/Digital_Unit_Design_Fall_2019.git,2019-12-07 15:40:09+00:00,上海交大软件学院2019年秋季学期数字部件课程作业 Assignments of course 'Digital Unit Design' ,0,zhaoshenglong/Digital_Unit_Design_Fall_2019,226536620,Verilog,Digital_Unit_Design_Fall_2019,157970,3,2023-05-03 01:56:58+00:00,[],None
85,https://github.com/krishnakanthkm/Design-of-Spread-Spectrum-Correlator.git,2019-12-15 06:36:55+00:00,RTL design of a Spread spectrum correlator using Verilog,2,krishnakanthkm/Design-of-Spread-Spectrum-Correlator,228139906,Verilog,Design-of-Spread-Spectrum-Correlator,455,3,2023-06-28 05:51:27+00:00,[],None
86,https://github.com/lathanasiadis/VGA-driver.git,2019-12-06 20:34:53+00:00,VGA driver for the Spartan 3 FPGA. Displays an animation at 10FPS,0,lathanasiadis/VGA-driver,226405728,Verilog,VGA-driver,1374,3,2022-06-12 22:20:15+00:00,"['fpga', 'spartan-3']",None
87,https://github.com/Dinngger/hdl_homework.git,2019-12-21 15:37:56+00:00,homework of digital circuits.,1,Dinngger/hdl_homework,229447820,Verilog,hdl_homework,10,3,2019-12-24 01:11:40+00:00,[],None
88,https://github.com/mortezashojaei/cpu.git,2019-12-22 11:37:02+00:00,Cpu is a simple cpu implementation with verilog based on below circuit.,0,mortezashojaei/cpu,229558354,Verilog,cpu,11,3,2022-04-16 08:37:30+00:00,[],None
89,https://github.com/boyoffreedom/verilog_tools_script.git,2019-12-16 09:15:41+00:00,通过Python开发的一套根据verilog模块生成对应TOP、test_bench、connection信号等，并在不断优化中！,1,boyoffreedom/verilog_tools_script,228347540,Verilog,verilog_tools_script,20,3,2022-11-12 09:32:11+00:00,[],None
90,https://github.com/BiliouriV/UART-Implementation.git,2019-12-08 16:45:50+00:00,"Implementation of a serial  communication system using the UART (Universal Asynchronus Receiver Transmitter)  protocol, for FPGA SPARTAN 3 console, on ISE Design Suite (Verilog). ",0,BiliouriV/UART-Implementation,226699357,Verilog,UART-Implementation,148,3,2024-03-01 23:26:18+00:00,[],None
91,https://github.com/mengstr/PDP8-Verilog.git,2019-12-16 10:35:58+00:00,,0,mengstr/PDP8-Verilog,228362889,Verilog,PDP8-Verilog,2047,3,2022-02-12 19:44:02+00:00,[],https://api.github.com/licenses/mit
92,https://github.com/AbelTefera/FPGA_Arcade.git,2019-12-13 17:27:11+00:00,pong and breakout implementend on a fpga with verilog.,1,AbelTefera/FPGA_Arcade,227890340,Verilog,FPGA_Arcade,2803,3,2024-02-04 10:43:24+00:00,[],None
93,https://github.com/ArrowElectronics/hdl.git,2019-12-19 15:10:09+00:00,,2,ArrowElectronics/hdl,229079825,Verilog,hdl,711792,3,2023-08-28 14:52:12+00:00,[],
94,https://github.com/ang830715/XJTU-MIPS_multi-cycle_cpu.git,2019-12-12 09:35:18+00:00,,0,ang830715/XJTU-MIPS_multi-cycle_cpu,227569866,Verilog,XJTU-MIPS_multi-cycle_cpu,35664,3,2024-04-11 00:53:54+00:00,[],None
95,https://github.com/ngdxzy/AXI_DRP.git,2019-11-30 02:49:00+00:00,AXI Lite Dynamic reconfigure Interface ,1,ngdxzy/AXI_DRP,224950678,Verilog,AXI_DRP,4,2,2022-04-12 21:25:31+00:00,[],None
96,https://github.com/cobanior/INSIGHT.git,2019-12-02 05:07:48+00:00,"The full implementation of a machine learning algorithm using verilog, which displays the coordinate inputs by the user and then graphs polynomials as the parameters update to the best fit. This is a visual interpretation of how machine learning works.",2,cobanior/INSIGHT,225290063,Verilog,INSIGHT,39,2,2023-04-21 18:20:53+00:00,[],None
97,https://github.com/WalterSumbon/LC-3-simulator.git,2019-12-15 04:42:58+00:00,LC-3 在FPGA上的实现,0,WalterSumbon/LC-3-simulator,228129563,Verilog,LC-3-simulator,15175,2,2023-09-25 03:02:01+00:00,[],https://api.github.com/licenses/mit
98,https://github.com/night-gale/dd_project_vga.git,2019-12-09 13:29:38+00:00,"digital design project, vga graphic card",0,night-gale/dd_project_vga,226878229,Verilog,dd_project_vga,13522,2,2020-12-21 15:39:14+00:00,[],None
99,https://github.com/makifozkanoglu/MNIST_CNN_HDL.git,2019-12-26 19:45:50+00:00,,4,makifozkanoglu/MNIST_CNN_HDL,230319481,Verilog,MNIST_CNN_HDL,50,2,2023-08-31 00:19:18+00:00,[],None
100,https://github.com/Kingtous/OpenMIPS-SRLV.git,2019-12-20 01:53:19+00:00,实现SRLV指令的OpenMIPS五级流水的Vivado 2017.1工程,0,Kingtous/OpenMIPS-SRLV,229170226,Verilog,OpenMIPS-SRLV,1627,2,2022-12-29 06:44:50+00:00,[],None
101,https://github.com/daytonflores/Portable-AES-In-Hardware.git,2019-12-12 05:25:05+00:00,,0,daytonflores/Portable-AES-In-Hardware,227526744,Verilog,Portable-AES-In-Hardware,2219,2,2024-02-05 22:17:58+00:00,"['advanced-encryption-standard', 'altera', 'arduino', 'cyclone-iv', 'de2-115', 'quartus', 'sd-card', 'fpga', 'microcontroller']",None
102,https://github.com/andrsmllr/libhdl.git,2019-12-30 11:31:51+00:00,libhdl,1,andrsmllr/libhdl,230904287,Verilog,libhdl,15,2,2022-07-07 18:41:58+00:00,[],https://api.github.com/licenses/mit
103,https://github.com/sidarthshahri/Computer-Architecture-and-Design.git,2019-12-10 06:04:15+00:00,CMPE 140 - Computer Architecture and Design,4,sidarthshahri/Computer-Architecture-and-Design,227041177,Verilog,Computer-Architecture-and-Design,151173,2,2024-02-21 20:00:02+00:00,[],https://api.github.com/licenses/mit
104,https://github.com/rrika/exdc-test.git,2020-01-02 22:28:55+00:00,,0,rrika/exdc-test,231469602,Verilog,exdc-test,2,2,2020-01-02 22:47:37+00:00,[],None
105,https://github.com/Headnerd9798/6863_Final_Report.git,2019-12-18 17:38:56+00:00,Coverage Closure and Bug Hunt ,0,Headnerd9798/6863_Final_Report,228891569,Verilog,6863_Final_Report,16715,2,2020-03-15 03:58:40+00:00,[],None
106,https://github.com/hi631/FPGA_HITAC10.git,2019-12-23 14:03:13+00:00,,0,hi631/FPGA_HITAC10,229763753,Verilog,FPGA_HITAC10,46,2,2024-04-01 10:46:27+00:00,[],None
107,https://github.com/ByronHsu/Computer_Architecture.git,2019-12-12 06:59:54+00:00,108-1 NTUEE CA program assignment,0,ByronHsu/Computer_Architecture,227541403,Verilog,Computer_Architecture,17989,2,2023-04-02 20:55:00+00:00,[],None
108,https://github.com/keatenstokke/FloatingPointLibrary.git,2019-12-02 19:09:47+00:00,A Library of FSM-based Floating-Point Arithmetic Functions on FPGAs,1,keatenstokke/FloatingPointLibrary,225449219,Verilog,FloatingPointLibrary,231,2,2021-03-04 20:00:00+00:00,[],None
109,https://github.com/cloudree/RetroCon_Mod512KRam.git,2019-12-22 13:15:53+00:00,RetroCon ( MSX Clone ) modification : RAM 512K / CPLD Source,1,cloudree/RetroCon_Mod512KRam,229570419,Verilog,RetroCon_Mod512KRam,67,2,2022-10-28 11:07:37+00:00,[],None
110,https://github.com/lkmidas/Simple-door-lock-using-Verilog-HDL.git,2019-12-25 15:11:24+00:00,A simulation of a 3-digit password lock on FPGA using Verilog HDL.,4,lkmidas/Simple-door-lock-using-Verilog-HDL,230118830,Verilog,Simple-door-lock-using-Verilog-HDL,7507,2,2023-08-22 17:16:48+00:00,"['verilog-hdl', 'fpga', 'door-lock']",None
111,https://github.com/mohsenfayyaz/CAD_Project.git,2019-11-30 19:51:11+00:00,Computer Aided Design FLU project - SQRT and Division,1,mohsenfayyaz/CAD_Project,225062481,Verilog,CAD_Project,43949,2,2024-04-01 13:19:00+00:00,"['verilog-hdl', 'floating-point', 'floating-point-devision', 'floating-point-sqrt']",None
112,https://github.com/Reach666/MIPS_processor.git,2019-12-02 12:02:00+00:00,Course assignments. We only implement some simple instrutions.,1,Reach666/MIPS_processor,225365155,Verilog,MIPS_processor,2664,2,2019-12-07 16:55:48+00:00,[],None
113,https://github.com/ZhangYizhao/BUAA_MIPS_CPU.git,2019-12-30 17:32:13+00:00,computer orgnization labs of BUAA SCSE,1,ZhangYizhao/BUAA_MIPS_CPU,230954818,Verilog,BUAA_MIPS_CPU,10021,2,2023-12-05 15:44:50+00:00,[],None
114,https://github.com/1sand0s/SSP-Master-and-Slave-Verilog-Module.git,2019-12-06 08:36:48+00:00,FSM based SPI/SSP Master and Slave Verilog Module,2,1sand0s/SSP-Master-and-Slave-Verilog-Module,226282796,Verilog,SSP-Master-and-Slave-Verilog-Module,5,2,2024-03-17 14:29:28+00:00,"['rtl', 'verilog-hdl', 'verilog', 'fifo-buffer']",None
115,https://github.com/agarwal-220196/Single-Cycle-MIPS-controller.git,2019-12-14 09:01:57+00:00,,0,agarwal-220196/Single-Cycle-MIPS-controller,227994379,Verilog,Single-Cycle-MIPS-controller,11,2,2020-04-28 04:43:19+00:00,[],None
116,https://github.com/MiSTer-devel/Arcade-RushnAttack_MiSTer.git,2019-12-13 20:36:40+00:00,Arcade: Rush'n Attack for MiSTer,8,MiSTer-devel/Arcade-RushnAttack_MiSTer,227918125,Verilog,Arcade-RushnAttack_MiSTer,7602,2,2023-03-17 07:23:55+00:00,[],https://api.github.com/licenses/gpl-3.0
117,https://github.com/aniket0511/Random-Number-Generator.git,2019-12-16 12:40:40+00:00,Hardware implementation of Random Number Generator using Verilog HDL,1,aniket0511/Random-Number-Generator,228384755,Verilog,Random-Number-Generator,171,2,2023-08-21 14:57:02+00:00,[],None
118,https://github.com/jamespotato/FPGA_project-Basys3-.git,2019-12-23 04:22:39+00:00,,0,jamespotato/FPGA_project-Basys3-,229675680,Verilog,FPGA_project-Basys3-,28558,2,2021-05-13 03:11:03+00:00,[],None
119,https://github.com/timlindquist/iCEstick-logic-analyzer.git,2020-01-03 18:59:08+00:00,iCEstick Logic Analyzer,0,timlindquist/iCEstick-logic-analyzer,231647520,Verilog,iCEstick-logic-analyzer,3,2,2023-01-04 15:17:51+00:00,[],None
120,https://github.com/YajanaRao/Verilog.git,2019-12-21 05:27:25+00:00,Verilog Programs,0,YajanaRao/Verilog,229381024,Verilog,Verilog,136,2,2022-12-17 11:05:45+00:00,"['verilog', 'ise', 'vending-machine', 'data-flow', 'structural', 'behavioral', 'mux', 'flipflop', 'moore-machine', 'state-machine', 'tasks', 'functions', 'hdl', 'fsm', 'mealy-machine-code', 'moore-machine-code', 'verilog-hdl', 'verilog-project', 'verilog-code', 'verilog-programs']",None
121,https://github.com/MiSTer-devel/Arcade-FoodFight_MiSTer.git,2019-12-10 20:20:48+00:00,Arcade: Food Fight for MiSTer,7,MiSTer-devel/Arcade-FoodFight_MiSTer,227208335,Verilog,Arcade-FoodFight_MiSTer,3702,2,2023-03-15 03:25:16+00:00,[],https://api.github.com/licenses/gpl-3.0
122,https://github.com/xeniter/bml_usb3_ft600.git,2019-12-15 10:38:48+00:00,,0,xeniter/bml_usb3_ft600,228167366,Verilog,bml_usb3_ft600,1077,2,2022-01-16 13:45:15+00:00,[],None
123,https://github.com/chris98122/verilog_vga_game.git,2020-01-01 08:17:12+00:00,a verilog Snake Game,0,chris98122/verilog_vga_game,231191307,Verilog,verilog_vga_game,521,2,2023-10-23 14:44:31+00:00,"['verilog-project', 'verilog', 'snake-game']",None
124,https://github.com/MiSTer-devel/Arcade-SolomonsKey_MiSTer.git,2019-12-10 19:58:19+00:00,Arcade: Solomon's Key for MiSTer,8,MiSTer-devel/Arcade-SolomonsKey_MiSTer,227204359,Verilog,Arcade-SolomonsKey_MiSTer,3962,2,2023-10-24 20:03:43+00:00,[],https://api.github.com/licenses/gpl-3.0
125,https://github.com/Mrcuve0/TFT-RI5CY-Assignment.git,2019-12-31 11:52:45+00:00,"Source files and documentation for the final assignment of the ""Testing and Fault Tolerance"" course.",2,Mrcuve0/TFT-RI5CY-Assignment,231080893,Verilog,TFT-RI5CY-Assignment,32793,2,2022-09-30 22:57:34+00:00,"['riscv', 'ri5cy', 'pulp', 'testing', 'atpg', 'fault-simulation']",https://api.github.com/licenses/gpl-3.0
126,https://github.com/Kobikan/Chess_Engine.git,2020-01-02 08:04:52+00:00,,1,Kobikan/Chess_Engine,231335547,Verilog,Chess_Engine,2377,2,2020-04-03 19:44:47+00:00,[],https://api.github.com/licenses/gpl-3.0
127,https://github.com/emmaee2/FPGA-Synthesizer.git,2019-12-20 21:58:51+00:00,"Multi-Instrument synthesizer. Three instrument options include keyboard (direct digital synthesis), guitar (Karplus-Strong algorithm), and drumkit (.wav files). Designed with SystemVerilog for use on an Altera DE-115 Development Board",0,emmaee2/FPGA-Synthesizer,229342266,Verilog,FPGA-Synthesizer,45829,2,2022-03-26 09:24:07+00:00,[],None
128,https://github.com/naviatolin/Jumping-Dino-MIPS.git,2019-12-01 18:38:54+00:00,Jumping dino game in MIPS assembly,0,naviatolin/Jumping-Dino-MIPS,225210008,Verilog,Jumping-Dino-MIPS,8728,2,2021-01-01 18:53:11+00:00,[],None
129,https://github.com/dkorobkov/sync_from_gps.git,2019-12-02 21:21:49+00:00,"Schematic, Verilog and bitfile to quickly build a $25 CPLD based 4 MHz clock generator synchronized from GPS",1,dkorobkov/sync_from_gps,225471154,Verilog,sync_from_gps,2451,2,2024-03-11 02:36:47+00:00,[],https://api.github.com/licenses/unlicense
130,https://github.com/LEE-JAE-HYUN179/single_cycle_mips.git,2019-12-22 05:52:20+00:00,,0,LEE-JAE-HYUN179/single_cycle_mips,229524608,Verilog,single_cycle_mips,160,2,2022-02-11 04:26:09+00:00,[],None
131,https://github.com/vedantprajapati/ECE241---Verilog-Labs.git,2019-12-23 00:56:48+00:00,Verilog Labs for Second Year FPGA Course at UofT,0,vedantprajapati/ECE241---Verilog-Labs,229651759,Verilog,ECE241---Verilog-Labs,22,2,2023-01-10 15:58:49+00:00,[],None
132,https://github.com/brianworts/LEGv8_SingleCycle_Processor.git,2019-12-18 21:26:27+00:00,"Processor designed using Verilog to perform basic LEGv8 Assembly functions including ADD, STUR, LDUR, and SUB. Utilizes instruction and register memory as well as data storage files.",0,brianworts/LEGv8_SingleCycle_Processor,228924265,Verilog,LEGv8_SingleCycle_Processor,877,2,2022-09-21 08:37:12+00:00,[],None
133,https://github.com/LJP-TW/FPGAGame.git,2019-12-16 15:52:38+00:00,,1,LJP-TW/FPGAGame,228421849,Verilog,FPGAGame,6766,2,2020-04-22 08:03:43+00:00,[],None
134,https://github.com/zhangcheng223/Communication-IC-Design.git,2020-01-01 02:16:32+00:00,This repository contains the verilog code in the book 《Communcication IC Design》,0,zhangcheng223/Communication-IC-Design,231166590,Verilog,Communication-IC-Design,5472,2,2024-03-06 01:35:00+00:00,[],None
135,https://github.com/BiliouriV/-7-Segments-Indication-Driver.git,2019-12-08 16:13:53+00:00,"Creation of a 7-Segments Indication Driver for FPGA SPARTAN 3 console ,on ISE Design Suite (Verilog). ",1,BiliouriV/-7-Segments-Indication-Driver,226694995,Verilog,-7-Segments-Indication-Driver,369,2,2024-03-01 23:27:25+00:00,[],None
136,https://github.com/54mb/VHDL-Donkey-Kong.git,2019-12-05 01:48:04+00:00,EE 354 - Final Project,0,54mb/VHDL-Donkey-Kong,225992728,Verilog,VHDL-Donkey-Kong,137,2,2022-02-12 20:33:48+00:00,[],None
137,https://github.com/bjonnh/fomu-playground.git,2019-12-27 03:41:30+00:00,A repository in which I put my Fomu (https://tomu.im/fomu.html) experiments.,0,bjonnh/fomu-playground,230368119,Verilog,fomu-playground,24833,1,2023-02-24 06:50:37+00:00,[],https://api.github.com/licenses/isc
138,https://github.com/garodimb/verilog_examples.git,2019-12-20 14:20:09+00:00,This repository contains basic verilog examples,0,garodimb/verilog_examples,229278294,Verilog,verilog_examples,15,1,2021-09-30 08:36:28+00:00,[],None
139,https://github.com/aquaxis/aq_axis_t32f64.git,2019-12-03 07:00:30+00:00,,0,aquaxis/aq_axis_t32f64,225552566,Verilog,aq_axis_t32f64,3,1,2022-02-18 20:12:05+00:00,[],None
140,https://github.com/andrsmllr/icebreaker_devbrd.git,2019-12-08 10:34:27+00:00,Play and learn with the Icebreaker development board featuring a Lattice iCE40 UP5K FPGA and a completely open-source toolchain..,0,andrsmllr/icebreaker_devbrd,226650570,Verilog,icebreaker_devbrd,9,1,2020-07-22 04:53:58+00:00,[],https://api.github.com/licenses/mit
141,https://github.com/Robin-Lai-YY/CPEN-211-Labs.git,2019-12-20 23:58:41+00:00,,0,Robin-Lai-YY/CPEN-211-Labs,229353383,Verilog,CPEN-211-Labs,12956,1,2023-01-13 06:06:33+00:00,[],None
142,https://github.com/TENCAT/FPGA-Synth.git,2019-12-02 07:11:24+00:00,This project is our final project for our digital signals 2 class,0,TENCAT/FPGA-Synth,225308859,Verilog,FPGA-Synth,10,1,2019-12-11 21:06:51+00:00,[],None
143,https://github.com/davidhoo1988/rollo-hardware.git,2019-12-02 12:41:45+00:00,,1,davidhoo1988/rollo-hardware,225372492,Verilog,rollo-hardware,1127957,1,2022-07-19 21:06:54+00:00,[],https://api.github.com/licenses/gpl-3.0
144,https://github.com/kser000/CA_project.git,2019-12-01 09:02:51+00:00,,0,kser000/CA_project,225133023,Verilog,CA_project,52,1,2019-12-18 11:49:59+00:00,[],None
145,https://github.com/kamiry/FPGA-project-1.git,2019-12-03 02:56:46+00:00,,6,kamiry/FPGA-project-1,225517403,Verilog,FPGA-project-1,537,1,2021-12-22 17:31:30+00:00,[],None
146,https://github.com/aquaxis/aq_axi_sigcap.git,2019-12-03 12:58:48+00:00,,0,aquaxis/aq_axi_sigcap,225620736,Verilog,aq_axi_sigcap,13,1,2022-02-18 20:04:52+00:00,[],None
147,https://github.com/KaoutherElhamdi/Spaceinvaders.git,2019-12-09 19:51:06+00:00,Verilog,0,KaoutherElhamdi/Spaceinvaders,226954711,Verilog,Spaceinvaders,56,1,2022-04-21 00:33:29+00:00,[],None
148,https://github.com/matthewbarondeau/AES_Hardware_Accelerator.git,2019-12-05 02:06:43+00:00,,2,matthewbarondeau/AES_Hardware_Accelerator,225995463,Verilog,AES_Hardware_Accelerator,18100,1,2023-01-10 09:49:13+00:00,[],None
149,https://github.com/meawoppl/nextpnr-bug-repro.git,2019-12-10 15:10:04+00:00,Not much to this all,0,meawoppl/nextpnr-bug-repro,227150258,Verilog,nextpnr-bug-repro,2,1,2023-03-05 03:37:02+00:00,[],None
150,https://github.com/Digital-circuits-team/Final-DC-exp.git,2019-12-16 09:53:01+00:00,char game,0,Digital-circuits-team/Final-DC-exp,228354727,Verilog,Final-DC-exp,15149,1,2020-10-22 11:51:46+00:00,[],https://api.github.com/licenses/mit
151,https://github.com/samjijina/fpga-arm-control.git,2019-12-18 08:24:15+00:00,Developed Verilog code for the Altera DE0 FPGA which utilized closed feedback-loops to control multiple DC servos in the MeArm robot arm.,0,samjijina/fpga-arm-control,228792610,Verilog,fpga-arm-control,14,1,2023-05-31 04:07:57+00:00,[],None
152,https://github.com/midimaster21b/SHA-Module.git,2019-12-05 07:21:06+00:00,"A simple SHA-256 implementation in VHDL and Verilog, simulated using a basic UVM testbench.",0,midimaster21b/SHA-Module,226040848,Verilog,SHA-Module,66,1,2023-11-09 12:54:00+00:00,"['verilog', 'fusesoc', 'systemverilog', 'uvm', 'vhdl']",None
153,https://github.com/aquaxis/aq_axi_getfreq.git,2019-12-03 12:59:04+00:00,,0,aquaxis/aq_axi_getfreq,225620784,Verilog,aq_axi_getfreq,9,1,2022-02-18 20:05:07+00:00,[],None
154,https://github.com/jmjos/traffic_generator_receiver.git,2019-12-02 14:38:51+00:00,Traffic Generator for Network-On-Chip,1,jmjos/traffic_generator_receiver,225396238,,traffic_generator_receiver,1073,1,2022-06-28 09:39:38+00:00,[],None
155,https://github.com/monkeyboiii/multichannel-answering-machine.git,2019-12-14 11:46:07+00:00,SUSTech Digital Design 2019 Fall project,1,monkeyboiii/multichannel-answering-machine,228013793,Verilog,multichannel-answering-machine,2505,1,2020-09-17 12:19:42+00:00,[],None
156,https://github.com/shashanksathish/Arithmetic-Logic-Unit.git,2019-12-15 01:17:03+00:00,Technology Node is 65nm. With 0.4mW leakage power.,0,shashanksathish/Arithmetic-Logic-Unit,228112147,Verilog,Arithmetic-Logic-Unit,346,1,2020-06-19 16:02:31+00:00,[],None
157,https://github.com/kamelMohsen/Logic-2.git,2019-12-26 01:23:40+00:00,,0,kamelMohsen/Logic-2,230173218,Verilog,Logic-2,2,1,2021-01-08 14:04:12+00:00,[],None
158,https://github.com/SidaChen1999/Snake-Game-FPGA.git,2020-01-01 04:50:25+00:00,A student project of simple Snake Game based on FPGA verilog,1,SidaChen1999/Snake-Game-FPGA,231176552,Verilog,Snake-Game-FPGA,14,1,2020-01-10 14:59:35+00:00,[],None
159,https://github.com/SerCharles/EDA.git,2019-12-09 10:34:16+00:00,2018年EDA学习留档,0,SerCharles/EDA,226846006,Verilog,EDA,4,1,2022-05-25 16:33:55+00:00,[],None
160,https://github.com/ruiyang69/ece550_tetris.git,2019-12-04 00:49:39+00:00,,0,ruiyang69/ece550_tetris,225746718,Verilog,ece550_tetris,57,1,2022-11-15 11:23:16+00:00,[],None
161,https://github.com/sakib-reza/Verilog-Pong-Game.git,2020-01-03 02:12:13+00:00,"A simple ""pong"" game made in Verilog. Similar to breakout clone. My high score was 16 on the highest speed.",1,sakib-reza/Verilog-Pong-Game,231494320,Verilog,Verilog-Pong-Game,215,1,2022-07-08 16:17:15+00:00,[],None
162,https://github.com/zhaoxuyang13/DCD-FPGA.git,2020-01-02 05:22:19+00:00,verilog codes for the DCD course.,0,zhaoxuyang13/DCD-FPGA,231312817,Verilog,DCD-FPGA,194,1,2022-08-21 13:36:33+00:00,[],None
163,https://github.com/brycecorbitt/ECE2029_Metronome.git,2019-11-30 20:43:30+00:00,Metronome Code for the Basys3. Final project for WPI's ECE2029 course.,1,brycecorbitt/ECE2029_Metronome,225067616,Verilog,ECE2029_Metronome,3577,1,2021-01-05 15:59:56+00:00,[],None
164,https://github.com/1999akinori/idealgaslawsimulator.git,2019-12-24 23:10:38+00:00,Created an ideal gas law simulator with Verilog and Quartus.,0,1999akinori/idealgaslawsimulator,230012547,Verilog,idealgaslawsimulator,44,1,2022-09-27 14:56:58+00:00,[],None
165,https://github.com/jameskokoska/VerilogPlaygroundFPGA.git,2019-12-24 06:41:38+00:00,🖥️ Various programs written in Verilog,0,jameskokoska/VerilogPlaygroundFPGA,229886376,Verilog,VerilogPlaygroundFPGA,44,1,2023-03-15 18:08:03+00:00,[],None
166,https://github.com/kkamankun/Digital-Logic-Circuits-2.git,2020-01-02 10:46:23+00:00,광운대학교 2019년 2학년 2학기,0,kkamankun/Digital-Logic-Circuits-2,231361607,Verilog,Digital-Logic-Circuits-2,7147,1,2021-02-02 06:27:12+00:00,[],None
167,https://github.com/heijligen/zynq_yosys.git,2020-01-02 22:54:04+00:00,,0,heijligen/zynq_yosys,231472422,Verilog,zynq_yosys,149,1,2022-02-09 14:37:02+00:00,[],None
168,https://github.com/nakengelhardt/abc9_script_opt.git,2019-12-19 18:18:02+00:00,ABC9 script tuning by genetic algorithm,0,nakengelhardt/abc9_script_opt,229113882,Verilog,abc9_script_opt,1506,1,2020-02-27 21:44:05+00:00,[],None
169,https://github.com/vsiddaia/CpuDesign.git,2019-12-04 03:46:47+00:00,Sample CPU Design,0,vsiddaia/CpuDesign,225773622,Verilog,CpuDesign,889,1,2020-11-23 23:28:53+00:00,[],None
170,https://github.com/unal-edigital1-2019-2/work03-simulacion-OV7670.git,2019-12-13 01:29:44+00:00,,0,unal-edigital1-2019-2/work03-simulacion-OV7670,227729922,Verilog,work03-simulacion-OV7670,3903,1,2022-07-07 18:08:26+00:00,[],None
171,https://github.com/danaur/verilog.git,2019-12-24 07:22:36+00:00,,0,danaur/verilog,229892953,Verilog,verilog,1,1,2020-01-03 04:21:10+00:00,[],None
172,https://github.com/Gogomoe/SUSTech_CS207_project.git,2019-12-05 11:55:18+00:00,Project of Digital Design in SUSTech.,0,Gogomoe/SUSTech_CS207_project,226091289,Verilog,SUSTech_CS207_project,20460,1,2022-02-02 05:11:04+00:00,['sustech'],None
173,https://github.com/Zeta611/cpu-design.git,2019-12-06 15:39:38+00:00,CPU design for the Digital Logic Design final project.,0,Zeta611/cpu-design,226359665,Verilog,cpu-design,22,1,2023-01-28 14:46:00+00:00,[],None
174,https://github.com/jack141088/VLSI1-Final-Floating-Point-Pipelined-Divider.git,2019-12-12 02:24:45+00:00,,0,jack141088/VLSI1-Final-Floating-Point-Pipelined-Divider,227502477,Verilog,VLSI1-Final-Floating-Point-Pipelined-Divider,38,1,2021-06-07 03:09:19+00:00,[],None
175,https://github.com/aquaxis/aq_fifo.git,2019-12-04 05:45:48+00:00,,0,aquaxis/aq_fifo,225788920,Verilog,aq_fifo,7,1,2022-02-18 20:03:04+00:00,[],None
176,https://github.com/apullin/curve25519_periph_i2c.git,2019-12-22 02:54:26+00:00,"An accelerator for Curve22519 calculation, as an I2C-accessible peripheral",0,apullin/curve25519_periph_i2c,229510357,Verilog,curve25519_periph_i2c,11,1,2019-12-30 06:51:37+00:00,[],None
177,https://github.com/Lu-YuCheng/CA2019_project2.git,2019-12-17 08:16:12+00:00,,0,Lu-YuCheng/CA2019_project2,228566890,Verilog,CA2019_project2,115,1,2021-05-14 13:09:17+00:00,[],None
178,https://github.com/meganewalsh/ECE411-computer-org-and-design.git,2020-01-03 15:25:57+00:00,Computer Organization & Design at the University of Illinois at Urbana-Champaign,0,meganewalsh/ECE411-computer-org-and-design,231614446,Verilog,ECE411-computer-org-and-design,1691,1,2020-04-16 14:22:26+00:00,[],None
179,https://github.com/aquaxis/aq_axi_sdma64.git,2019-12-03 12:57:15+00:00,,0,aquaxis/aq_axi_sdma64,225620420,Verilog,aq_axi_sdma64,29,1,2022-02-18 20:04:35+00:00,[],None
180,https://github.com/nucfive/Verilog.git,2019-12-20 14:59:30+00:00,Verilog,0,nucfive/Verilog,229284596,Verilog,Verilog,138,1,2020-01-09 15:55:00+00:00,[],None
181,https://github.com/hugoferreira/blackicemx-homebrew-computer.git,2019-12-22 23:57:29+00:00,A (re-)imagined homebrew 8-bit computer implemented in Verilog (for the BlackiceMx),0,hugoferreira/blackicemx-homebrew-computer,229646694,Verilog,blackicemx-homebrew-computer,9,1,2020-02-03 23:11:02+00:00,"['verilog', 'fpga', '8bit']",None
182,https://github.com/fmahon/BBAI_ECP5_Fusion.git,2019-12-19 22:56:08+00:00,ECP5 test with BB-AI,0,fmahon/BBAI_ECP5_Fusion,229151715,Verilog,BBAI_ECP5_Fusion,1494,1,2020-08-10 16:59:21+00:00,[],None
183,https://github.com/crlarsen/hp_mul.git,2019-12-15 05:14:44+00:00,,1,crlarsen/hp_mul,228132307,Verilog,hp_mul,8,1,2023-07-28 05:10:33+00:00,[],None
184,https://github.com/PragmaticCoder/nios2RTOS.git,2020-01-04 22:13:27+00:00,Real-Time Operating System,0,PragmaticCoder/nios2RTOS,231835779,Verilog,nios2RTOS,39958,1,2021-10-12 11:26:42+00:00,[],https://api.github.com/licenses/mit
185,https://github.com/kensaba101/LEDs-in-Verilog.git,2019-12-16 02:58:00+00:00,A simple 'Hello World' project for Digilent's Zybo Zynq-7000 board,0,kensaba101/LEDs-in-Verilog,228290789,Verilog,LEDs-in-Verilog,7,1,2023-01-28 01:21:56+00:00,[],None
186,https://github.com/calvinjarrod/Speculative-TLB.git,2019-12-03 03:24:20+00:00,This Verilog module simulates a Translation Lookaside Buffer using speculation to aide in virtualization address translation.,0,calvinjarrod/Speculative-TLB,225521830,Verilog,Speculative-TLB,533,1,2023-06-16 10:03:22+00:00,[],https://api.github.com/licenses/mit
187,https://github.com/AHueya/Pipeline-Datapath.git,2019-12-04 04:43:11+00:00,Pipeline Datapath for our Advanced Computer Organization class.,0,AHueya/Pipeline-Datapath,225780799,Verilog,Pipeline-Datapath,159,1,2021-07-29 14:08:28+00:00,[],None
188,https://github.com/wklaebe/icebreaker-whirlygig.git,2020-01-01 13:33:06+00:00,a random number generator on an iCE40 UP5k FPGA,1,wklaebe/icebreaker-whirlygig,231220468,Verilog,icebreaker-whirlygig,17,1,2021-02-24 21:10:10+00:00,[],https://api.github.com/licenses/gpl-3.0
189,https://github.com/kennymcavoy/Verilog_AES_SHA.git,2019-12-13 01:00:09+00:00,Verilog AES decryption to SHA verification project,0,kennymcavoy/Verilog_AES_SHA,227725810,Verilog,Verilog_AES_SHA,797,1,2022-02-20 17:41:10+00:00,[],None
190,https://github.com/JurgeShi/e200_opensource.git,2019-12-28 12:16:19+00:00,,0,JurgeShi/e200_opensource,230605841,Verilog,e200_opensource,93081,1,2020-11-23 16:39:31+00:00,[],https://api.github.com/licenses/apache-2.0
191,https://github.com/tommythorn/OrangeCrab_Hello.git,2019-12-29 09:13:10+00:00,Simple OrangeCrab Verilog design using LED and serial IO,0,tommythorn/OrangeCrab_Hello,230727768,Verilog,OrangeCrab_Hello,6,1,2022-03-17 00:25:15+00:00,[],https://api.github.com/licenses/unlicense
192,https://github.com/shubham-kinhikar/HDLC-Deframer.git,2019-12-25 14:42:20+00:00,"HDLC deframer can be used to convert framer to packets. The deframer modifies the bytes streams output of the framer to discrete packets, adding SOP and EOP. It also verifies the CRC over the packet and generate an error signal if there is CRC mismatch.",0,shubham-kinhikar/HDLC-Deframer,230115531,Verilog,HDLC-Deframer,138,1,2019-12-28 14:41:55+00:00,[],None
193,https://github.com/SylvieShen/Image-Edge-Detection.git,2019-12-10 04:02:46+00:00,"Implement SOBEL operator using Matlab, Verilog and Python respectively",0,SylvieShen/Image-Edge-Detection,227025927,Verilog,Image-Edge-Detection,84156,1,2024-01-15 05:54:21+00:00,[],None
194,https://github.com/xmliszt/bombsweeper.git,2019-11-30 07:06:49+00:00,50.002 T1-2,0,xmliszt/bombsweeper,224973740,Verilog,bombsweeper,7222,1,2019-12-04 03:55:04+00:00,[],None
195,https://github.com/jxwleong/altera-de1-traffic-light-controller.git,2019-12-06 05:14:36+00:00,Using finite state machine (FSM)  approach  to design a traffic light controller on Altera DE1 development board.,1,jxwleong/altera-de1-traffic-light-controller,226250851,Verilog,altera-de1-traffic-light-controller,19710,1,2022-10-20 08:53:54+00:00,"['altera-de1', 'fsm', 'verilog', 'fpga']",None
196,https://github.com/gabrielnogueiralt/Projeto-SD.git,2019-12-11 16:56:00+00:00,Projeto 2 da cadeira de Sistemas Digitais,0,gabrielnogueiralt/Projeto-SD,227416581,Verilog,Projeto-SD,441,1,2020-06-03 02:09:14+00:00,[],None
197,https://github.com/VI-Tran-computerEngineer/verilog_alarm_clock.git,2019-12-12 17:19:47+00:00,Design an Alarm Clock system by using Verilog HDL code and display on Altera De2i board,0,VI-Tran-computerEngineer/verilog_alarm_clock,227659368,Verilog,verilog_alarm_clock,1463,1,2021-12-02 15:17:14+00:00,[],https://api.github.com/licenses/gpl-3.0
198,https://github.com/yayayaya555/----FPGA--.git,2019-12-27 09:41:14+00:00,特权同学FPGA例程，未修改,0,yayayaya555/----FPGA--,230415942,Verilog,----FPGA--,22542,1,2023-02-10 04:22:45+00:00,['example-project'],None
199,https://github.com/Hide-on-bush2/MultyCycleCPU.git,2019-12-08 07:49:15+00:00,多周期无流水CPU设计,0,Hide-on-bush2/MultyCycleCPU,226632871,Verilog,MultyCycleCPU,6751,1,2021-01-06 07:05:30+00:00,[],None
200,https://github.com/yaohsiaopid/ee4292_graph.git,2019-12-18 09:42:15+00:00,,0,yaohsiaopid/ee4292_graph,228807355,Verilog,ee4292_graph,46009,1,2020-10-20 08:19:04+00:00,[],None
201,https://github.com/stevenyu113228/MIPS-CPU.git,2019-12-22 13:15:35+00:00,"Use Verilog to build pipeline MIPS CPU, 台科大計算機組織",0,stevenyu113228/MIPS-CPU,229570376,Verilog,MIPS-CPU,8428,1,2022-03-04 05:03:56+00:00,[],None
202,https://github.com/aquaxis/riscv_debug.git,2019-12-10 06:21:35+00:00,,1,aquaxis/riscv_debug,227044016,Verilog,riscv_debug,661,1,2022-02-18 20:04:16+00:00,[],None
203,https://github.com/RossComputerGuy/SlimProc.git,2019-12-04 14:47:30+00:00,SlimProc is a 32-bit RISC instruction set,0,RossComputerGuy/SlimProc,225890163,Verilog,SlimProc,44,1,2023-12-20 19:29:47+00:00,"['verilog', 'fpga', 'processor', 'cpu-emulator']",https://api.github.com/licenses/gpl-3.0
204,https://github.com/abhaypatil2000/Verilog-sobel-edge-detector.git,2019-12-05 13:43:15+00:00,On fpga4students you would get a code which onl simulates and here I have a code which also implements and can be burned on a fpga board,0,abhaypatil2000/Verilog-sobel-edge-detector,226111501,Verilog,Verilog-sobel-edge-detector,7,1,2023-01-28 09:03:36+00:00,[],None
205,https://github.com/hsuanchia/FPGA-Snake.git,2019-12-18 03:41:25+00:00,,0,hsuanchia/FPGA-Snake,228751928,Verilog,FPGA-Snake,68470,1,2023-01-17 08:03:24+00:00,[],None
206,https://github.com/RemaJore/DDS-IP.git,2020-01-01 22:53:38+00:00,"A simple waveform generator using Direct Digital Synthesis, working as an AXI Lite IP",1,RemaJore/DDS-IP,231272593,Verilog,DDS-IP,43,1,2022-03-26 09:23:18+00:00,[],None
207,https://github.com/merledu/5-Stage-Pipeline-RISC-V-Architecture-in-Verilog.git,2019-12-05 07:56:01+00:00,This repository contains the verilog cde files of 5 stage Pipeline RISC-V architecture,1,merledu/5-Stage-Pipeline-RISC-V-Architecture-in-Verilog,226046827,Verilog,5-Stage-Pipeline-RISC-V-Architecture-in-Verilog,8,1,2021-12-20 20:33:38+00:00,[],None
208,https://github.com/EHash/MMX.git,2019-12-08 12:00:45+00:00,MM firmware with extension,1,EHash/MMX,226660548,Verilog,MMX,43,1,2019-12-09 10:38:38+00:00,[],https://api.github.com/licenses/unlicense
209,https://github.com/marsohod4you/WS2812B-FPGA-Emulation-.git,2019-12-30 17:44:16+00:00,"Lets try to emulate RGB LED chip WS2812B in FPGA, Marsohod, Altera MAX II CPLD",0,marsohod4you/WS2812B-FPGA-Emulation-,230956259,Verilog,WS2812B-FPGA-Emulation-,74,1,2022-06-20 23:18:04+00:00,[],None
210,https://github.com/Lauxin/DSP_PJ3_64FFT.git,2019-12-04 06:03:32+00:00,64-FFT verilog and matlabXpython√,1,Lauxin/DSP_PJ3_64FFT,225791550,Verilog,DSP_PJ3_64FFT,99,1,2022-06-29 15:57:53+00:00,[],None
211,https://github.com/raminrasoulinezhad/LUXOR_FPGA20.git,2019-12-07 03:22:43+00:00,,0,raminrasoulinezhad/LUXOR_FPGA20,226449148,Verilog,LUXOR_FPGA20,367,1,2021-04-25 19:10:28+00:00,[],https://api.github.com/licenses/agpl-3.0
212,https://github.com/akshayr3/ECE385_final_project_3D_Rendering.git,2019-12-11 19:04:26+00:00,Created a 3D minecraft like simulation using System,0,akshayr3/ECE385_final_project_3D_Rendering,227439675,Verilog,ECE385_final_project_3D_Rendering,27237,1,2023-04-14 17:43:32+00:00,[],None
213,https://github.com/dueToLife/FPGA_VGA_plane_game.git,2019-12-20 07:25:33+00:00,Just a homework.,0,dueToLife/FPGA_VGA_plane_game,229212727,Verilog,FPGA_VGA_plane_game,62,1,2019-12-26 03:29:23+00:00,[],None
214,https://github.com/redpanda3/soDLA_equi.git,2019-12-10 22:45:19+00:00,equivalence checking for soDLA,2,redpanda3/soDLA_equi,227229861,Verilog,soDLA_equi,2432,1,2024-01-16 09:34:31+00:00,[],
215,https://github.com/MohammadrezaRezvani/SystolicArray.git,2019-12-08 21:00:07+00:00,,1,MohammadrezaRezvani/SystolicArray,226730813,Verilog,SystolicArray,91,1,2021-07-16 08:45:24+00:00,[],None
216,https://github.com/alexzhang007/RISCV.git,2020-01-01 10:25:43+00:00,"VerilogHDL version superscale RV32&64, may consider the vector operation",1,alexzhang007/RISCV,231201867,Verilog,RISCV,14,1,2023-04-04 04:09:49+00:00,[],None
217,https://github.com/thanhtung2105/My_FPGA_DE1-SoC_Full_Lab.git,2019-12-19 07:49:34+00:00,,1,thanhtung2105/My_FPGA_DE1-SoC_Full_Lab,229002973,Verilog,My_FPGA_DE1-SoC_Full_Lab,8163,1,2020-01-19 15:30:40+00:00,[],None
218,https://github.com/2channelkrt/BLAS-in-Verilog.git,2019-12-10 08:55:56+00:00,,0,2channelkrt/BLAS-in-Verilog,227071806,Verilog,BLAS-in-Verilog,31,1,2021-03-07 10:44:26+00:00,[],None
219,https://github.com/abclzr/Homework-RISCV.git,2019-12-21 06:10:45+00:00,a RISCV project for Computer System(1),0,abclzr/Homework-RISCV,229385435,Verilog,Homework-RISCV,8625,1,2022-09-10 01:42:55+00:00,[],None
220,https://github.com/dpetrisko/bsg_hardfloat.git,2019-12-14 23:22:48+00:00,,0,dpetrisko/bsg_hardfloat,228102798,Verilog,bsg_hardfloat,508,1,2024-02-28 11:57:46+00:00,[],None
221,https://github.com/jameskokoska/PianoTiles-Verilog.git,2019-12-24 07:37:57+00:00,"🎹 A Piano Tiles game written in Verilog, for the DE1-SoC FPGA board, with VGA graphics output and keyboard input",1,jameskokoska/PianoTiles-Verilog,229895335,Verilog,PianoTiles-Verilog,4796,1,2023-03-15 18:08:02+00:00,[],None
222,https://github.com/Neuromod/3D-Lorenz.git,2019-11-30 15:38:14+00:00,FPGA 3D Lorenz System,0,Neuromod/3D-Lorenz,225033146,Verilog,3D-Lorenz,7,1,2020-12-13 01:53:41+00:00,[],None
223,https://github.com/trongtran1234/CPU_RISV-V.git,2019-12-19 16:01:04+00:00,Design CPU RISV-V 32 bit,1,trongtran1234/CPU_RISV-V,229090185,Verilog,CPU_RISV-V,14,1,2020-06-14 04:16:16+00:00,[],None
224,https://github.com/silencespeaker755/CA-project1.git,2019-12-03 08:59:12+00:00,,0,silencespeaker755/CA-project1,225574466,Verilog,CA-project1,91,1,2021-04-11 03:21:08+00:00,[],None
225,https://github.com/Loosemond/WS2811-Controler.git,2019-12-14 16:36:44+00:00,This controler is made with an FPGA using ISE and verilog,0,Loosemond/WS2811-Controler,228054473,Verilog,WS2811-Controler,21,1,2023-02-12 03:11:54+00:00,[],https://api.github.com/licenses/gpl-3.0
226,https://github.com/aniket0511/Vedic-Multiplier.git,2019-12-16 15:39:07+00:00,Hardware Implementation of Vedic Multiplier using Verilog,0,aniket0511/Vedic-Multiplier,228419266,Verilog,Vedic-Multiplier,706,1,2023-07-04 05:40:21+00:00,[],None
227,https://github.com/jxwleong/altera-de1-processor.git,2019-12-06 03:57:59+00:00,Synthesize a general purpose microprocessor (GPM) using verilog hdl code on Altera DE1 development board. The processor was used to find the greatest common divisor (GCD) between two integers.,1,jxwleong/altera-de1-processor,226242163,Verilog,altera-de1-processor,9593,1,2023-09-07 11:14:42+00:00,"['altera-de1', 'verilog', 'processors', 'fpga', 'cocotb-testing', 'gcd']",None
228,https://github.com/razmikTovmas/Memory.git,2019-12-17 11:09:22+00:00,Simple Verilog implementation of memory.,0,razmikTovmas/Memory,228598579,Verilog,Memory,3,1,2020-10-24 22:00:04+00:00,[],https://api.github.com/licenses/mit
229,https://github.com/Yveh/RISC-V-CPU.git,2019-12-29 06:18:34+00:00,homework of CA,0,Yveh/RISC-V-CPU,230711478,Verilog,RISC-V-CPU,33,1,2020-11-10 11:53:16+00:00,[],https://api.github.com/licenses/mit
230,https://github.com/mkvachev/wm8731.git,2019-12-20 10:09:14+00:00,WM8731 Verilog IP for Altera DE1-SoC,0,mkvachev/wm8731,229240435,Verilog,wm8731,18,1,2023-11-28 06:33:26+00:00,"['verilog', 'audio', 'codec', 'wm8731']",https://api.github.com/licenses/gpl-3.0
231,https://github.com/Rekodr/3DES-verilog.git,2019-12-11 07:11:28+00:00,synthesizable 3DES in verilog ,2,Rekodr/3DES-verilog,227300100,Verilog,3DES-verilog,19,1,2021-07-15 06:55:18+00:00,[],None
232,https://github.com/guticketa/myfive.git,2019-12-06 15:18:22+00:00,Simple RISC-V Core,0,guticketa/myfive,226355896,Verilog,myfive,15,1,2019-12-10 15:36:02+00:00,[],None
233,https://github.com/shakhovm/CpuProject.git,2019-12-23 20:23:19+00:00,,0,shakhovm/CpuProject,229817914,Verilog,CpuProject,10351,1,2021-03-25 20:44:22+00:00,[],None
234,https://github.com/tyler569/intcode-cpu.git,2019-12-07 21:35:30+00:00,An HDL implementation of the intcode CPU from Advent of Code 2019,0,tyler569/intcode-cpu,226579025,Verilog,intcode-cpu,20,1,2023-05-10 20:42:02+00:00,[],https://api.github.com/licenses/mit
235,https://github.com/ugurcanavcu/EECS2021_Labs.git,2019-12-31 06:22:55+00:00,All important codes from EECS2021,0,ugurcanavcu/EECS2021_Labs,231037970,Verilog,EECS2021_Labs,31,1,2022-02-27 09:54:05+00:00,[],None
236,https://github.com/hexthat/simple_npx.git,2019-12-05 19:59:18+00:00,Basic Neopixel driver for tinyFPGA-BX,0,hexthat/simple_npx,226178923,Verilog,simple_npx,4,0,2019-12-05 20:04:48+00:00,[],None
237,https://github.com/danmin20/ComputerStructure.git,2019-12-12 07:26:56+00:00,Project : MIPS CPU,0,danmin20/ComputerStructure,227546057,Verilog,ComputerStructure,8,0,2019-12-12 07:35:03+00:00,[],None
238,https://github.com/dgeller97/EECS-2021-P2.git,2019-12-26 18:33:19+00:00,,0,dgeller97/EECS-2021-P2,230310666,Verilog,EECS-2021-P2,20,0,2019-12-26 18:34:20+00:00,[],None
239,https://github.com/GitHubliu09/CBIT_V3.git,2019-12-28 07:17:21+00:00,,0,GitHubliu09/CBIT_V3,230574023,Verilog,CBIT_V3,210,0,2020-06-02 08:31:57+00:00,[],None
240,https://github.com/Second-Of-Time/SLTIU-3-8.git,2019-12-27 05:37:49+00:00,,0,Second-Of-Time/SLTIU-3-8,230379836,Verilog,SLTIU-3-8,174,0,2021-04-17 14:49:34+00:00,[],None
241,https://github.com/ywang530/Doodle-Jump_FPGA.git,2019-12-03 05:39:39+00:00,Doodle Jump on FPGA,0,ywang530/Doodle-Jump_FPGA,225539723,Verilog,Doodle-Jump_FPGA,28509,0,2020-11-16 23:59:47+00:00,[],None
242,https://github.com/skycity11/Oscilloscope.git,2019-12-04 02:00:09+00:00,基于AD7928的单通道虚拟示波器设计,0,skycity11/Oscilloscope,225756713,Verilog,Oscilloscope,17279,0,2019-12-04 06:47:01+00:00,[],None
243,https://github.com/kibarra89/fibverilog.git,2019-12-07 05:45:00+00:00,,0,kibarra89/fibverilog,226462400,Verilog,fibverilog,1,0,2019-12-07 05:45:37+00:00,[],None
244,https://github.com/AldenHunt/WaveGenerator.git,2019-12-08 19:25:53+00:00,Work for Alden Hunt Senior Thesis,0,AldenHunt/WaveGenerator,226719440,Verilog,WaveGenerator,467316,0,2020-06-20 03:36:46+00:00,[],None
245,https://github.com/m853183350/FPGA-.git,2019-12-23 08:17:19+00:00,作业,0,m853183350/FPGA-,229707947,Verilog,FPGA-,9,0,2019-12-23 08:19:42+00:00,[],None
246,https://github.com/aria-23/CPU.git,2019-12-22 16:40:49+00:00,,0,aria-23/CPU,229598621,Verilog,CPU,12,0,2019-12-29 15:34:46+00:00,[],None
247,https://github.com/opensiriusfox/fpga-led_passthrough.git,2019-12-22 00:36:02+00:00,TinyFPGA BX Tinkering,0,opensiriusfox/fpga-led_passthrough,229500234,Verilog,fpga-led_passthrough,9,0,2023-06-10 23:11:56+00:00,[],None
248,https://github.com/jason-T-Tang/CS147_Da_Vinci.git,2019-12-21 00:48:21+00:00,A ModelSim simulation of a mixed model DaVinci computer system with a 32-bit processor and 256 MB memory that is double word (32-bit) addressable 64M address). For Computer Architecture class.,0,jason-T-Tang/CS147_Da_Vinci,229357369,Verilog,CS147_Da_Vinci,1867,0,2019-12-21 00:53:29+00:00,[],None
249,https://github.com/Thori97/sysele.git,2019-12-02 05:44:18+00:00,実験,0,Thori97/sysele,225294799,Verilog,sysele,6,0,2019-12-02 05:46:36+00:00,[],None
250,https://github.com/dangn511/actual1dcompstruct.git,2019-12-01 16:27:42+00:00,oh god oh fuck,0,dangn511/actual1dcompstruct,225192327,Verilog,actual1dcompstruct,2135,0,2019-12-05 07:32:33+00:00,[],None
251,https://github.com/AbeerVaishnav13/D-FlipFlop.git,2019-12-10 08:31:12+00:00,Verilog code for D FlipFlop,0,AbeerVaishnav13/D-FlipFlop,227067051,Verilog,D-FlipFlop,573,0,2019-12-10 08:31:23+00:00,[],None
252,https://github.com/mthomascomp/ece2610.git,2019-12-01 03:17:33+00:00,verilog code ,0,mthomascomp/ece2610,225100419,Verilog,ece2610,4,0,2019-12-05 01:19:48+00:00,[],None
253,https://github.com/kamilbizon/voltmeter.git,2019-12-17 12:10:15+00:00,,0,kamilbizon/voltmeter,228608674,Verilog,voltmeter,13,0,2019-12-17 12:11:23+00:00,[],None
254,https://github.com/ZhaolinGao/ECE-241-Final-Project-Stack.git,2019-12-18 22:01:23+00:00,,0,ZhaolinGao/ECE-241-Final-Project-Stack,228928710,Verilog,ECE-241-Final-Project-Stack,18532,0,2019-12-19 04:04:14+00:00,['verilog'],None
255,https://github.com/Leiliu99/Audio-Tuner.git,2020-01-04 22:58:13+00:00,,0,Leiliu99/Audio-Tuner,231840121,Verilog,Audio-Tuner,130211,0,2020-01-04 23:02:03+00:00,[],None
256,https://github.com/Jing-You/ICLAB_HW5.git,2019-12-01 11:34:29+00:00,,0,Jing-You/ICLAB_HW5,225150872,Verilog,ICLAB_HW5,10519,0,2019-12-11 23:54:41+00:00,[],None
257,https://github.com/amfry/Discrete_HammingCode.git,2019-12-03 21:37:57+00:00,,0,amfry/Discrete_HammingCode,225721439,Verilog,Discrete_HammingCode,18,0,2019-12-08 19:01:28+00:00,[],None
258,https://github.com/kimsoobin01/Practice09.git,2019-12-02 05:01:51+00:00,,0,kimsoobin01/Practice09,225289339,Verilog,Practice09,3,0,2019-12-02 05:03:38+00:00,[],None
259,https://github.com/Kotaro7750/risky.git,2019-12-09 23:52:01+00:00,,0,Kotaro7750/risky,226990505,Verilog,risky,19,0,2019-12-09 23:52:21+00:00,[],https://api.github.com/licenses/mit
260,https://github.com/Alexander-Steblyuk/Processor_project.git,2019-12-04 11:16:00+00:00,,0,Alexander-Steblyuk/Processor_project,225848849,Verilog,Processor_project,1538,0,2019-12-04 11:22:24+00:00,[],None
261,https://github.com/anuraagnarang/mor1kx_net_test.git,2019-12-04 22:02:07+00:00,,0,anuraagnarang/mor1kx_net_test,225965133,Verilog,mor1kx_net_test,2612,0,2019-12-05 14:03:04+00:00,[],
262,https://github.com/sirchuckalot/av_common.git,2019-12-07 21:46:07+00:00,,0,sirchuckalot/av_common,226580032,Verilog,av_common,3,0,2019-12-07 23:26:15+00:00,[],https://api.github.com/licenses/isc
263,https://github.com/gaem-mu/verilogRunner.git,2019-12-10 17:38:15+00:00,,0,gaem-mu/verilogRunner,227179871,Verilog,verilogRunner,5921,0,2019-12-10 19:55:18+00:00,[],None
264,https://github.com/gadm21/MPC_FPGA.git,2019-12-17 13:13:37+00:00,,0,gadm21/MPC_FPGA,228619947,Verilog,MPC_FPGA,0,0,2019-12-17 13:27:55+00:00,[],None
265,https://github.com/OscarShiang/Raiden.git,2019-12-26 15:13:34+00:00,A verilog project written in Digital System 2019,0,OscarShiang/Raiden,230284007,Verilog,Raiden,17,0,2020-05-22 00:58:16+00:00,[],None
266,https://github.com/KarlChuang/CA_final.git,2019-12-26 06:29:37+00:00,,0,KarlChuang/CA_final,230208455,Verilog,CA_final,968,0,2019-12-26 06:31:04+00:00,[],None
267,https://github.com/hxp123cn/ODriveHardware.git,2019-12-26 13:30:57+00:00,,1,hxp123cn/ODriveHardware,230269445,Verilog,ODriveHardware,30996,0,2019-12-26 13:36:13+00:00,[],https://api.github.com/licenses/mit
268,https://github.com/lee-chaeeun/FPGA-parking-controller.git,2019-12-23 07:00:28+00:00,"Simple FPGA private parking controller design using Digilent Nexys 4 Artix-7 FPGA Trainer Board https://www.xilinx.com/products/boards-and-kits/1-3yznp5.html  FPGA coded to receive parking input from switches (ON = car parked). Password sequence input from left, right, up, center switches. If correct password is entered, LED light is turned on above parking switch input. If password is incorrect, LED light is not turned on. If 16 cars are parked through input switches, 7 segment display exhibits FULL .",0,lee-chaeeun/FPGA-parking-controller,229695595,Verilog,FPGA-parking-controller,9,0,2019-12-23 07:19:56+00:00,[],None
269,https://github.com/agarwal-220196/Decoders-and-JK-flip-flops.git,2019-12-14 06:15:23+00:00,This lab contains verilog codes for ECEN 651 Lab 2,0,agarwal-220196/Decoders-and-JK-flip-flops,227975785,Verilog,Decoders-and-JK-flip-flops,3,0,2020-01-16 01:10:57+00:00,[],None
270,https://github.com/wangyipengw1p/MICAS19summer.git,2019-12-15 08:04:59+00:00,,0,wangyipengw1p/MICAS19summer,228149991,Verilog,MICAS19summer,82,0,2019-12-15 14:35:55+00:00,[],None
271,https://github.com/Francesca0901/CPU.git,2019-12-16 04:14:12+00:00,,0,Francesca0901/CPU,228300856,Verilog,CPU,1156,0,2019-12-16 04:59:20+00:00,[],None
272,https://github.com/MSNThing/Milestone-5.git,2019-12-24 06:11:48+00:00,,0,MSNThing/Milestone-5,229881962,Verilog,Milestone-5,1167,0,2019-12-24 06:13:43+00:00,[],None
273,https://github.com/chrisHuxi/hardware-embedding-system-praktikum.git,2019-12-23 23:11:21+00:00,hardware embedding system praktikum&homework@TU Dresden 2019 winter semester,0,chrisHuxi/hardware-embedding-system-praktikum,229835575,Verilog,hardware-embedding-system-praktikum,3887,0,2020-01-21 00:34:16+00:00,[],None
274,https://github.com/TAIHAOL/Pipelined_CPU.git,2019-12-22 22:05:04+00:00,,0,TAIHAOL/Pipelined_CPU,229637059,Verilog,Pipelined_CPU,1337,0,2022-04-07 19:18:50+00:00,[],None
275,https://github.com/ajrkerr/fpga-verilog-experiments.git,2019-12-23 02:04:43+00:00,Experimenting with verilog,0,ajrkerr/fpga-verilog-experiments,229659008,Verilog,fpga-verilog-experiments,118,0,2019-12-23 02:05:40+00:00,[],None
276,https://github.com/c0np4nn4/LEA_Project.git,2019-12-27 09:27:14+00:00,Implementation of LEA Cryptography Algorithm,0,c0np4nn4/LEA_Project,230413803,Verilog,LEA_Project,443,0,2024-02-16 05:31:08+00:00,[],None
277,https://github.com/dmcgrath19/Circuit_2.git,2019-12-08 17:55:11+00:00,,0,dmcgrath19/Circuit_2,226708358,Verilog,Circuit_2,1,0,2020-11-27 01:30:18+00:00,[],None
278,https://github.com/rmital589/RohanMital_Projects.git,2019-12-07 08:11:14+00:00,Some of the verilog codes from projects I have worked on,0,rmital589/RohanMital_Projects,226477638,Verilog,RohanMital_Projects,123,0,2019-12-07 08:18:52+00:00,[],None
279,https://github.com/peoner/G-spot.git,2019-12-05 15:33:47+00:00,,0,peoner/G-spot,226133642,Verilog,G-spot,203,0,2020-01-18 11:39:17+00:00,[],None
280,https://github.com/fares-soliman/Pokemon_Battle.git,2019-12-06 12:40:04+00:00,A simple Pokemon Battle simulator using Verilog and an FPGA,0,fares-soliman/Pokemon_Battle,226327584,Verilog,Pokemon_Battle,6063,0,2019-12-22 03:01:29+00:00,[],None
281,https://github.com/wengmaochi/FPGA_RSA256_Decoder.git,2019-12-04 07:48:21+00:00,,0,wengmaochi/FPGA_RSA256_Decoder,225809367,Verilog,FPGA_RSA256_Decoder,121,0,2022-10-11 02:21:23+00:00,[],None
282,https://github.com/w4yne4125/CA_project1.git,2019-12-03 06:00:00+00:00,,0,w4yne4125/CA_project1,225542763,Verilog,CA_project1,1153,0,2020-06-19 11:59:20+00:00,[],None
283,https://github.com/dpbaines/mandelbrot-set.git,2019-12-09 22:16:07+00:00,"A real time mandelbrot set generator set up for the DE1-SoC, outputs a VGA signal and takes input from a PS2 keyboard. ",0,dpbaines/mandelbrot-set,226978467,Verilog,mandelbrot-set,37409,0,2019-12-09 22:24:02+00:00,[],None
284,https://github.com/francisfu-embedded/Finite-State-Machine-on-DE1-SoC.git,2019-12-28 14:12:22+00:00,This is a simple finite state machine whose change of state is indicated by the LED displays on a DE1-SoC,0,francisfu-embedded/Finite-State-Machine-on-DE1-SoC,230618759,Verilog,Finite-State-Machine-on-DE1-SoC,1,0,2019-12-28 14:13:54+00:00,[],None
285,https://github.com/neurorulez/jtframe.git,2019-12-02 09:40:12+00:00,Common framework for MiST and ZX-UNO/DOS core development. With special focus on arcade cores.,23,neurorulez/jtframe,225338302,Verilog,jtframe,20767,0,2021-12-04 19:24:38+00:00,[],https://api.github.com/licenses/gpl-3.0
286,https://github.com/jyqhahah/Arch2019-cpu.git,2019-12-13 06:44:21+00:00,2019Arch homework,0,jyqhahah/Arch2019-cpu,227774347,Verilog,Arch2019-cpu,32,0,2021-03-14 13:30:32+00:00,[],None
287,https://github.com/daytonflores/Pipelined-MIPS-Processor-With-DES.git,2019-12-12 05:39:07+00:00,,0,daytonflores/Pipelined-MIPS-Processor-With-DES,227528552,Verilog,Pipelined-MIPS-Processor-With-DES,24,0,2022-12-12 01:23:27+00:00,"['5-stage-pipeline', 'data-encryption-standard', 'mips-processor', 'quartus', 'altera', 'de2', 'fpga']",None
288,https://github.com/GuRikO1/sorting_net.git,2019-12-13 08:57:37+00:00,sorting 32 num. series,0,GuRikO1/sorting_net,227797533,Verilog,sorting_net,49,0,2020-02-09 10:46:27+00:00,[],None
289,https://github.com/Senrli/mojosnakefinal.git,2019-12-13 09:49:02+00:00,final code for the mojo snake repo,0,Senrli/mojosnakefinal,227807291,Verilog,mojosnakefinal,27700,0,2019-12-13 09:54:15+00:00,[],None
290,https://github.com/dendenxu/DigitalLogicDesign.git,2019-12-17 14:03:19+00:00,,0,dendenxu/DigitalLogicDesign,228629289,Verilog,DigitalLogicDesign,29101,0,2021-01-11 05:35:58+00:00,[],https://api.github.com/licenses/mit
291,https://github.com/jammychiou1/CA2019_project2.git,2019-12-20 16:32:52+00:00,,0,jammychiou1/CA2019_project2,229299987,Verilog,CA2019_project2,357,0,2021-12-08 02:55:12+00:00,[],None
292,https://github.com/BlondeVillain/Longform-Half-Adder.git,2019-12-18 23:12:04+00:00,,0,BlondeVillain/Longform-Half-Adder,228936677,Verilog,Longform-Half-Adder,0,0,2019-12-18 23:13:15+00:00,[],None
293,https://github.com/CraigP17/CSC258.git,2019-12-22 21:36:52+00:00,"My coursework labs and project for CSC258, Computer Organization",0,CraigP17/CSC258,229634242,Verilog,CSC258,58,0,2020-01-05 03:27:24+00:00,"['vga', 'alu', 'coursework', 'verilog']",None
294,https://github.com/AbeerVaishnav13/4-bit-Comparator.git,2019-12-10 08:30:38+00:00,Verilog code for 4-bit Comparator,0,AbeerVaishnav13/4-bit-Comparator,227066955,Verilog,4-bit-Comparator,671,0,2019-12-10 08:30:48+00:00,[],None
295,https://github.com/guillermofbriceno/riscv-zedern.git,2019-12-16 05:49:26+00:00,A RISCV test implementation targetted at the iCE40 HX8K FPGA,0,guillermofbriceno/riscv-zedern,228312184,Verilog,riscv-zedern,79,0,2022-02-12 05:58:14+00:00,[],None
296,https://github.com/momentforever/DiceGame.git,2019-12-11 10:32:02+00:00,EDA,0,momentforever/DiceGame,227339320,Verilog,DiceGame,2204,0,2021-12-17 06:52:46+00:00,[],None
297,https://github.com/BlondeVillain/LongformXor.git,2019-12-16 02:37:20+00:00,,0,BlondeVillain/LongformXor,228287770,Verilog,LongformXor,2,0,2019-12-18 23:14:54+00:00,[],None
298,https://github.com/Holisha/CO.git,2019-12-15 15:26:21+00:00,,0,Holisha/CO,228206303,Verilog,CO,29013,0,2020-06-20 17:44:24+00:00,[],None
299,https://github.com/tom2rd/VerilogHDL-Modelsim1.git,2019-12-20 07:02:55+00:00,Tutorial and Exercises for modelsim verilog  https://www.macnica.co.jp/business/semiconductor/articles/pdf/Verilog-HDL_Trial_Lab-Manual_r1__1.pdf,0,tom2rd/VerilogHDL-Modelsim1,229209182,Verilog,VerilogHDL-Modelsim1,13,0,2019-12-24 05:25:52+00:00,[],None
300,https://github.com/jaguar1700AD/Verilog-Booth-Multiplier-and-Distributive-Law-Verification.git,2019-12-25 20:46:33+00:00,Verify the distributive law over the multiplication operator. (Using a booth's multiplier for performing the multiplication),0,jaguar1700AD/Verilog-Booth-Multiplier-and-Distributive-Law-Verification,230151744,Verilog,Verilog-Booth-Multiplier-and-Distributive-Law-Verification,2,0,2019-12-25 20:49:39+00:00,[],None
301,https://github.com/mbe-lyc/IAT-Filter.git,2019-12-26 17:59:36+00:00,,0,mbe-lyc/IAT-Filter,230306439,Verilog,IAT-Filter,0,0,2019-12-31 03:59:51+00:00,[],None
302,https://github.com/mbe-lyc/SPPM-Rate-Controller.git,2019-12-26 18:01:45+00:00,,0,mbe-lyc/SPPM-Rate-Controller,230306703,Verilog,SPPM-Rate-Controller,0,0,2019-12-31 04:00:19+00:00,[],None
303,https://github.com/mbe-lyc/Event-Divider.git,2019-12-26 18:02:13+00:00,,0,mbe-lyc/Event-Divider,230306762,Verilog,Event-Divider,0,0,2019-12-31 03:59:04+00:00,[],None
304,https://github.com/elexor/MiSTer-Arcade-SEGASYS1.git,2019-12-25 00:20:26+00:00,FPGA implementation of SEGA SYSTEM 1 arcade board,0,elexor/MiSTer-Arcade-SEGASYS1,230017235,Verilog,MiSTer-Arcade-SEGASYS1,349,0,2020-04-06 07:14:55+00:00,[],https://api.github.com/licenses/gpl-3.0
305,https://github.com/nitishsoni079/Sequential-and-combinatorial-circuits.git,2020-01-03 05:42:32+00:00,,0,nitishsoni079/Sequential-and-combinatorial-circuits,231519849,Verilog,Sequential-and-combinatorial-circuits,7,0,2020-01-03 05:54:02+00:00,[],None
306,https://github.com/VaskarNath/snake-hardware.git,2019-12-31 05:08:00+00:00,,0,VaskarNath/snake-hardware,231029297,Verilog,snake-hardware,27,0,2019-12-31 05:20:12+00:00,[],None
307,https://github.com/jason841226/mod4591inverse.git,2019-12-05 18:10:50+00:00,,0,jason841226/mod4591inverse,226161733,Verilog,mod4591inverse,3,0,2019-12-05 18:13:05+00:00,[],None
308,https://github.com/mnico005/tempPi.git,2019-12-05 02:23:16+00:00,,0,mnico005/tempPi,225998043,Verilog,tempPi,23,0,2020-02-05 02:19:33+00:00,[],None
309,https://github.com/Arkay-1248/Battleship.git,2019-12-13 16:01:24+00:00,Battleship built on a DE1-Cyclone II using Verilog in Quartus 13.0sp1 ,0,Arkay-1248/Battleship,227874472,Verilog,Battleship,15987,0,2019-12-14 03:38:55+00:00,[],None
310,https://github.com/agarwal-220196/Data-memory-and-Instruction-memory.git,2019-12-14 08:16:12+00:00,,0,agarwal-220196/Data-memory-and-Instruction-memory,227988939,Verilog,Data-memory-and-Instruction-memory,4,0,2020-01-16 01:11:56+00:00,[],None
311,https://github.com/nicolaserlonghi/modeling_synthesis_floating_point_single_precision_multiplier.git,2019-12-17 07:09:56+00:00,University project,0,nicolaserlonghi/modeling_synthesis_floating_point_single_precision_multiplier,228555304,Verilog,modeling_synthesis_floating_point_single_precision_multiplier,880,0,2022-09-28 19:13:43+00:00,[],None
312,https://github.com/MihailLyaskov/PSGIS-Project.git,2019-12-19 08:56:26+00:00,PSGIS University project,0,MihailLyaskov/PSGIS-Project,229014380,Verilog,PSGIS-Project,127,0,2020-02-15 18:01:29+00:00,[],None
313,https://github.com/divyajainsurana/CVSD_final.git,2019-12-20 11:05:47+00:00,,0,divyajainsurana/CVSD_final,229249444,Verilog,CVSD_final,47221,0,2020-09-09 10:22:52+00:00,[],None
314,https://github.com/chenyan1998/Term4_ComputerStructure_FPGA.git,2019-12-06 05:12:47+00:00,,0,chenyan1998/Term4_ComputerStructure_FPGA,226250634,Verilog,Term4_ComputerStructure_FPGA,1643,0,2021-04-12 08:42:38+00:00,[],None
315,https://github.com/abeltranortiz/Digital-System.git,2019-12-05 14:46:03+00:00,Verilog system input two positive numbers and output a positive number after perform arithmetic’s operations.,0,abeltranortiz/Digital-System,226124301,Verilog,Digital-System,7,0,2019-12-19 03:08:04+00:00,[],None
316,https://github.com/msmnafly/LEDblink.git,2019-12-24 12:19:51+00:00,LED Blink on Xilinx Cora Z7s FPGA Board,0,msmnafly/LEDblink,229936820,Verilog,LEDblink,5,0,2019-12-24 12:31:48+00:00,[],None
317,https://github.com/YujiaZhao/My-Verilog-Text.git,2019-12-20 18:05:08+00:00,一些写到深夜的作业代码,0,YujiaZhao/My-Verilog-Text,229313347,Verilog,My-Verilog-Text,5,0,2019-12-21 01:25:24+00:00,[],None
318,https://github.com/AyaElAkhras/i2cMaster.git,2019-12-22 22:41:12+00:00,This program implements an i2c master that supports writing to a slave. ,0,AyaElAkhras/i2cMaster,229640489,Verilog,i2cMaster,14,0,2020-07-02 22:16:23+00:00,[],None
319,https://github.com/mlmram/projects.git,2019-12-22 09:16:31+00:00,,0,mlmram/projects,229543947,Verilog,projects,3,0,2021-08-28 16:50:42+00:00,[],None
320,https://github.com/kjwcoo/Digital-Experiment.git,2019-12-22 09:11:05+00:00,"Digital Experiment taught by Prof. Daesik Hong in Yonsei University (Fall, 2019)",0,kjwcoo/Digital-Experiment,229543404,Verilog,Digital-Experiment,5,0,2019-12-23 04:25:44+00:00,[],None
321,https://github.com/omarabdo997/MIPS.git,2019-12-27 20:31:54+00:00,Using Verilog ,0,omarabdo997/MIPS,230514795,Verilog,MIPS,2,0,2019-12-27 20:33:06+00:00,[],None
322,https://github.com/cmbrothers/Verilog-Examples-4to1Mux.git,2019-12-27 00:09:20+00:00,4to1 Mux implementation using two different descriptor styles.,0,cmbrothers/Verilog-Examples-4to1Mux,230344193,Verilog,Verilog-Examples-4to1Mux,1,0,2019-12-27 00:11:51+00:00,[],None
323,https://github.com/ShinFeb/CPU-1.git,2019-12-25 10:37:18+00:00,,0,ShinFeb/CPU-1,230086994,Verilog,CPU-1,6,0,2019-12-25 10:39:32+00:00,[],None
324,https://github.com/opensiriusfox/fpga-count_ssd.git,2019-12-29 00:29:51+00:00,,0,opensiriusfox/fpga-count_ssd,230683946,Verilog,fpga-count_ssd,5,0,2023-06-10 23:11:36+00:00,[],None
325,https://github.com/mbe-lyc/EXP-2P2C-Coincidence.git,2019-12-31 03:09:21+00:00,,0,mbe-lyc/EXP-2P2C-Coincidence,231016710,Verilog,EXP-2P2C-Coincidence,4,0,2019-12-31 03:54:30+00:00,[],None
326,https://github.com/nitishsoni079/UART_Verilog.git,2020-01-03 05:55:18+00:00,,0,nitishsoni079/UART_Verilog,231521466,Verilog,UART_Verilog,2,0,2020-01-03 05:56:11+00:00,[],None
327,https://github.com/qxdn/ram-counter.git,2019-12-29 14:44:01+00:00,,0,qxdn/ram-counter,230763282,Verilog,ram-counter,4926,0,2019-12-31 05:23:01+00:00,[],None
328,https://github.com/Fighter-Ren/yuv_bram.git,2019-12-28 08:31:54+00:00,,0,Fighter-Ren/yuv_bram,230582025,Verilog,yuv_bram,2209,0,2019-12-31 07:11:42+00:00,[],None
329,https://github.com/sergiozavala2/Pipelined-System.git,2019-12-15 23:44:31+00:00, Design and simulate the Datapath and control unit for a Pipelined System,0,sergiozavala2/Pipelined-System,228269020,Verilog,Pipelined-System,3205,0,2020-01-24 18:35:56+00:00,[],None
330,https://github.com/xiejinglei/VE370-p2-CPU.git,2019-12-16 14:28:58+00:00,project 2,0,xiejinglei/VE370-p2-CPU,228405381,Verilog,VE370-p2-CPU,17,0,2021-12-19 09:13:09+00:00,[],None
331,https://github.com/GokhanArslan/FPGA.git,2019-12-01 12:59:52+00:00,Includes FPGA projects,0,GokhanArslan/FPGA,225162029,Verilog,FPGA,13,0,2019-12-01 13:18:35+00:00,[],None
332,https://github.com/frexcuadillera/multicycle_processor.git,2019-12-04 10:37:11+00:00,,0,frexcuadillera/multicycle_processor,225841955,Verilog,multicycle_processor,2738,0,2019-12-28 16:16:00+00:00,[],None
333,https://github.com/cobanior/ML-ploynomial-regression.git,2019-11-30 21:37:13+00:00,"This is a Verilog implementation of a common machine learning algorithm, called Polynomial Regression. This algorithm finds the parameters for a 3-rd degree polynomial fit of 4 data points. ",0,cobanior/ML-ploynomial-regression,225072758,Verilog,ML-ploynomial-regression,37,0,2019-12-02 00:16:13+00:00,[],None
334,https://github.com/shadman-kaif/Hot-Wheels-Verilog.git,2019-12-02 15:37:30+00:00,"🏎️ Car racing game using FPGA, VGA, Verilog, and De1-SOC board",0,shadman-kaif/Hot-Wheels-Verilog,225410060,Verilog,Hot-Wheels-Verilog,5523,0,2020-02-19 02:37:10+00:00,[],None
335,https://github.com/talmadage/mul.git,2019-12-03 03:18:26+00:00,,0,talmadage/mul,225520902,Verilog,mul,95,0,2019-12-03 03:20:19+00:00,[],None
336,https://github.com/rajaansuggs/VerilogCode.git,2019-12-08 15:49:05+00:00,,0,rajaansuggs/VerilogCode,226691616,Verilog,VerilogCode,51,0,2019-12-20 18:54:11+00:00,[],None
337,https://github.com/aqwer357/ProjetoSD2.git,2019-12-09 00:50:04+00:00,,0,aqwer357/ProjetoSD2,226755153,Verilog,ProjetoSD2,1825,0,2019-12-10 19:46:44+00:00,[],None
338,https://github.com/meihei3/cell_automaton_fpga.git,2019-12-09 09:01:04+00:00,,0,meihei3/cell_automaton_fpga,226828263,Verilog,cell_automaton_fpga,1,0,2019-12-09 09:16:26+00:00,[],None
339,https://github.com/bverwey/newest.git,2019-12-07 00:49:34+00:00,,0,bverwey/newest,226434874,Verilog,newest,1,0,2019-12-07 00:49:44+00:00,[],None
340,https://github.com/liuweiseu/PSR_DDC_150M.git,2019-12-06 20:28:48+00:00,,0,liuweiseu/PSR_DDC_150M,226404786,Verilog,PSR_DDC_150M,104523,0,2019-12-07 23:25:41+00:00,[],None
341,https://github.com/MSNThing/Milestone-4.git,2019-12-24 06:08:54+00:00,,0,MSNThing/Milestone-4,229881560,Verilog,Milestone-4,133,0,2019-12-24 06:11:22+00:00,[],None
342,https://github.com/FanMover/FPGA_calculator.git,2019-12-27 08:26:23+00:00,4 figure number calculator (Add Substract Multiple Divide) in FPGA Altera DE2 and show on lcd monitor ,0,FanMover/FPGA_calculator,230403370,Verilog,FPGA_calculator,6706,0,2019-12-27 11:52:52+00:00,[],None
343,https://github.com/type59ty/aging-experiment.git,2019-12-29 10:39:41+00:00,multi-core nbti simulation platform,0,type59ty/aging-experiment,230736019,Verilog,aging-experiment,14996,0,2020-06-11 10:06:51+00:00,[],None
344,https://github.com/lm-sousa/PSDI-Project.git,2019-12-31 10:29:22+00:00,,0,lm-sousa/PSDI-Project,231071503,Verilog,PSDI-Project,2480,0,2020-12-30 17:08:40+00:00,[],https://api.github.com/licenses/gpl-3.0
345,https://github.com/ChanHyukYang/ECE253-Labs.git,2020-01-04 07:41:59+00:00,Various labs done in verilog and ARM assembly for ECE253 in second year for Engineering Science at the University of Toronto.,0,ChanHyukYang/ECE253-Labs,231727349,Verilog,ECE253-Labs,730,0,2020-01-04 20:02:59+00:00,[],None
346,https://github.com/ALI-P48/cpuverilog.git,2019-12-23 07:40:59+00:00,,0,ALI-P48/cpuverilog,229702007,,cpuverilog,3,0,2023-09-29 11:25:13+00:00,[],None
347,https://github.com/hyunsuchae/MCU.git,2019-12-23 21:49:37+00:00,,0,hyunsuchae/MCU,229827571,Verilog,MCU,399,0,2019-12-23 21:55:18+00:00,[],None
348,https://github.com/bman12three4/vga-text-mode.git,2020-01-01 02:29:02+00:00,,0,bman12three4/vga-text-mode,231167432,Verilog,vga-text-mode,433,0,2020-04-08 05:55:25+00:00,[],None
349,https://github.com/sparkmxy/Naive-RISCV-CPU.git,2020-01-01 08:23:07+00:00,,0,sparkmxy/Naive-RISCV-CPU,231191775,Verilog,Naive-RISCV-CPU,91,0,2020-01-04 06:09:49+00:00,[],None
350,https://github.com/rominaehsanii/Digital-Design-Lab-Khu.git,2019-12-09 17:46:00+00:00,,1,rominaehsanii/Digital-Design-Lab-Khu,226932261,Verilog,Digital-Design-Lab-Khu,14,0,2020-01-07 08:16:07+00:00,[],None
351,https://github.com/owenhardy00/PID-Helicopter.git,2019-12-05 17:11:42+00:00,ECE287 Final Project - PID controller on FGA output,0,owenhardy00/PID-Helicopter,226151868,Verilog,PID-Helicopter,25014,0,2019-12-13 21:52:06+00:00,[],None
352,https://github.com/klecknerlab/acoustic_array_driver.git,2019-12-16 22:50:18+00:00,"FPGA based driver for holographic acoustic array, and associated software",0,klecknerlab/acoustic_array_driver,228489779,Verilog,acoustic_array_driver,72,0,2022-02-17 19:37:18+00:00,[],https://api.github.com/licenses/apache-2.0
353,https://github.com/RossGann/Pong-Cyclone2.git,2019-12-13 09:29:53+00:00,Pong video game implemented on cyclone 2 board using Verilog HDL,0,RossGann/Pong-Cyclone2,227803813,Verilog,Pong-Cyclone2,2171,0,2021-07-11 11:43:58+00:00,[],None
354,https://github.com/DerikAdan/TrenaDigital.git,2019-12-17 14:29:29+00:00,Ferramenta de medição de distâncias por sensor ultrassônico.,0,DerikAdan/TrenaDigital,228634500,Verilog,TrenaDigital,16,0,2019-12-17 14:29:38+00:00,[],None
355,https://github.com/Amezu/verilog-exercises.git,2019-12-17 18:57:18+00:00,,0,Amezu/verilog-exercises,228682360,Verilog,verilog-exercises,4,0,2019-12-17 23:19:32+00:00,[],None
356,https://github.com/juliaps/Jups-Core.git,2019-12-18 00:07:42+00:00,Jups-Core is a monocycle  MIPS-based archicteture.,0,juliaps/Jups-Core,228723208,Verilog,Jups-Core,99846,0,2020-06-06 12:51:15+00:00,[],None
357,https://github.com/samuelcomeau6/verilog-modules.git,2019-12-19 23:43:38+00:00,Useful Verilog Modules,0,samuelcomeau6/verilog-modules,229156413,Verilog,verilog-modules,5,0,2020-03-02 05:25:41+00:00,[],None
358,https://github.com/KrishnaTechHub/namaste.git,2019-12-21 05:16:01+00:00,,0,KrishnaTechHub/namaste,229380015,Verilog,namaste,3,0,2019-12-21 05:36:27+00:00,[],None
359,https://github.com/cyung3/Spartan-6-Stopwatch.git,2019-12-19 20:16:07+00:00,Spartan FPGA Stopwatch implemented using Verilog,0,cyung3/Spartan-6-Stopwatch,229131766,Verilog,Spartan-6-Stopwatch,8,0,2019-12-19 20:18:12+00:00,[],None
360,https://github.com/jianshitansuantong233/Dance-Dance-Revolution.git,2019-11-30 01:05:14+00:00,,0,jianshitansuantong233/Dance-Dance-Revolution,224941930,Verilog,Dance-Dance-Revolution,13,0,2019-11-30 01:07:58+00:00,[],None
361,https://github.com/mattwaldron/midieval.git,2019-12-15 23:33:35+00:00,,0,mattwaldron/midieval,228268106,Verilog,midieval,9326,0,2020-01-01 01:16:15+00:00,[],None
362,https://github.com/WasifButt/Super-Mario.git,2019-12-31 19:28:02+00:00,Final project for ECE241 (Digital Systems) - Verilog,0,WasifButt/Super-Mario,231138222,Verilog,Super-Mario,32692,0,2023-11-20 19:43:08+00:00,[],None
363,https://github.com/mbe-lyc/SPPM-Coincidence.git,2019-12-26 18:02:51+00:00,,0,mbe-lyc/SPPM-Coincidence,230306849,Verilog,SPPM-Coincidence,1,0,2019-12-31 03:59:30+00:00,[],None
364,https://github.com/swhan0329/Traffic_Light_Coding_Project.git,2019-12-26 18:40:59+00:00,traffic lights coding using modelsim,0,swhan0329/Traffic_Light_Coding_Project,230311570,Verilog,Traffic_Light_Coding_Project,1,0,2020-03-25 05:01:34+00:00,"['verilog', 'traffic-light', 'modelsim']",None
365,https://github.com/meehan39/16-bit-ALU.git,2019-12-24 06:01:21+00:00,,0,meehan39/16-bit-ALU,229880476,Verilog,16-bit-ALU,817,0,2019-12-24 06:02:19+00:00,[],None
366,https://github.com/cmbrothers/Verilog-Examples-7SegDriver.git,2019-12-26 23:57:48+00:00,7-Segment display module driver for Nexys 4 FPDGA board from Digilent. Used in several other projects.,0,cmbrothers/Verilog-Examples-7SegDriver,230343277,Verilog,Verilog-Examples-7SegDriver,1,0,2019-12-26 23:58:03+00:00,[],None
367,https://github.com/DigitalCircuit-ComputerSystem/DigitalCircuit-ComputerSystem.git,2019-12-08 02:25:02+00:00,Homework of Experiments in Digital Circuit,0,DigitalCircuit-ComputerSystem/DigitalCircuit-ComputerSystem,226603265,Verilog,DigitalCircuit-ComputerSystem,199994,0,2019-12-27 06:55:48+00:00,[],None
368,https://github.com/graytm/Too-Much-Cake.git,2019-12-06 21:12:45+00:00,Video game designed to be played on the FPGA,0,graytm/Too-Much-Cake,226411772,Verilog,Too-Much-Cake,11193,0,2019-12-10 19:51:45+00:00,[],None
369,https://github.com/quanhe-code/fpga.git,2019-12-06 13:21:32+00:00,FPGA学习demo,0,quanhe-code/fpga,226334762,,fpga,14738,0,2020-01-09 03:07:45+00:00,[],None
370,https://github.com/surinderdhillon2019/clk_wiz_0_ex.git,2019-12-07 14:24:27+00:00,,0,surinderdhillon2019/clk_wiz_0_ex,226526506,Verilog,clk_wiz_0_ex,47,0,2019-12-08 21:56:40+00:00,[],None
371,https://github.com/sirchuckalot/av_bfm.git,2019-12-07 22:23:16+00:00,,0,sirchuckalot/av_bfm,226583547,Verilog,av_bfm,16,0,2019-12-23 02:31:25+00:00,[],None
372,https://github.com/zx1239856/SPIM23.git,2019-12-08 18:51:49+00:00,Simple MIPS32 Implementation,1,zx1239856/SPIM23,226715351,Verilog,SPIM23,2255,0,2021-01-28 08:02:29+00:00,"['mips32cpu', 'computer-architecture', 'course-project']",None
373,https://github.com/torstencodes/BlockRunner.git,2019-12-12 18:19:46+00:00,,0,torstencodes/BlockRunner,227669865,Verilog,BlockRunner,2571,0,2020-07-01 21:54:24+00:00,[],None
374,https://github.com/DamAbey/Niosii_FPGA.git,2019-12-02 08:10:26+00:00,,0,DamAbey/Niosii_FPGA,225319943,Verilog,Niosii_FPGA,160891,0,2019-12-02 08:15:23+00:00,[],None
375,https://github.com/Quantum999/4-Bit-Universal-Shifter.git,2019-12-01 14:54:29+00:00,"This is a project of 4 bit universal shift register with select lines as 00: no change, 01: complement, 10: right shift, 11: left shift",1,Quantum999/4-Bit-Universal-Shifter,225178756,Verilog,4-Bit-Universal-Shifter,18,0,2019-12-01 15:36:45+00:00,[],None
376,https://github.com/gieflij/sw_github.git,2019-12-02 05:46:41+00:00,,0,gieflij/sw_github,225295145,Verilog,sw_github,3004,0,2020-11-11 13:27:49+00:00,[],None
377,https://github.com/zentornoe/SW_GIT.git,2019-12-01 06:07:08+00:00,,0,zentornoe/SW_GIT,225114764,Verilog,SW_GIT,82,0,2020-11-11 07:31:01+00:00,[],None
378,https://github.com/weiyi-li/32-bit-Single-cycle-MIPS-Processor.git,2019-12-02 05:18:37+00:00,A 32-bit single-cycle processor with MIPS architecture,0,weiyi-li/32-bit-Single-cycle-MIPS-Processor,225291417,Verilog,32-bit-Single-cycle-MIPS-Processor,12359,0,2020-11-26 06:18:11+00:00,[],None
379,https://github.com/alifele/VHDL-and-verilog-for-FPGA.git,2019-11-30 17:01:16+00:00,Very High Speed Integrated Circuit Hardware Description Language and Verilog for Field-programmable gate array,0,alifele/VHDL-and-verilog-for-FPGA,225043473,Verilog,VHDL-and-verilog-for-FPGA,581,0,2020-11-22 16:58:03+00:00,[],None
380,https://github.com/wcptbtptpbcptdtptp/FPGA.git,2019-12-14 15:11:14+00:00,,0,wcptbtptpbcptdtptp/FPGA,228042671,Verilog,FPGA,15,0,2019-12-17 11:26:19+00:00,[],None
381,https://github.com/N-dogg/verilog.git,2019-12-11 07:37:23+00:00,George Hotz school for CS - Section 2,0,N-dogg/verilog,227304807,Verilog,verilog,13,0,2019-12-12 02:32:54+00:00,['verilog'],None
382,https://github.com/saurabhraj9618/uhd_latest_build.git,2019-12-20 05:54:33+00:00,,0,saurabhraj9618/uhd_latest_build,229199411,Verilog,uhd_latest_build,37327,0,2019-12-20 06:09:12+00:00,[],
383,https://github.com/mxh1999/riscv.git,2019-12-21 05:50:24+00:00,A simple RISC-V cpu,0,mxh1999/riscv,229383322,Verilog,riscv,2296,0,2021-05-07 08:19:37+00:00,[],https://api.github.com/licenses/mit
384,https://github.com/yankevn/LSE.git,2019-12-17 06:06:55+00:00,Little Space Explorer,0,yankevn/LSE,228545114,Verilog,LSE,46097,0,2019-12-17 06:11:23+00:00,[],None
385,https://github.com/banksh/Xilinx-Playground.git,2019-12-25 03:27:31+00:00,FPGA learning progression,0,banksh/Xilinx-Playground,230035250,Verilog,Xilinx-Playground,894,0,2020-01-07 01:32:44+00:00,[],None
386,https://github.com/Bill-hbrhbr/digital_systems_final_project.git,2020-01-02 00:13:42+00:00,The final project folder of the second-year ECE hardware course ECE241 (Digital Systems),0,Bill-hbrhbr/digital_systems_final_project,231278960,Verilog,digital_systems_final_project,1039,0,2020-01-02 00:16:35+00:00,[],None
387,https://github.com/M-Daeva/verilog-uart-receiver.git,2019-12-07 16:43:18+00:00,,0,M-Daeva/verilog-uart-receiver,226544864,Verilog,verilog-uart-receiver,92,0,2019-12-07 16:50:43+00:00,[],None
388,https://github.com/jfkbuzin/clock_quartus.git,2019-12-02 15:17:39+00:00,digital circuits project 2016,0,jfkbuzin/clock_quartus,225405308,Verilog,clock_quartus,858,0,2019-12-02 15:30:54+00:00,[],None
389,https://github.com/Alejandro0399/Tarea_12.git,2019-12-02 13:49:44+00:00,"Tarea 12, Aqruitectura Computacional",0,Alejandro0399/Tarea_12,225385737,Verilog,Tarea_12,286,0,2019-12-02 13:51:22+00:00,[],None
390,https://github.com/PurbashaPanda1/Final_project.git,2019-12-02 13:22:52+00:00,,0,PurbashaPanda1/Final_project,225380433,Verilog,Final_project,2183,0,2019-12-02 13:50:08+00:00,[],None
391,https://github.com/tanshinjie/ComputationStructure_PassTheBomb.git,2019-12-03 01:58:54+00:00,50.002 Computation Strucutre 1D Project,0,tanshinjie/ComputationStructure_PassTheBomb,225507990,Verilog,ComputationStructure_PassTheBomb,10244,0,2021-05-15 06:44:47+00:00,[],None
392,https://github.com/mohsenkabirian/ComputerArchitectureLab.git,2019-12-03 16:50:32+00:00,Computer Artchitecture Lab Projects,0,mohsenkabirian/ComputerArchitectureLab,225670639,Verilog,ComputerArchitectureLab,14,0,2020-01-20 16:01:29+00:00,[],None
393,https://github.com/grimmweeper/ColourCombinator.git,2019-12-03 17:39:19+00:00,,0,grimmweeper/ColourCombinator,225680165,Verilog,ColourCombinator,1602,0,2019-12-03 21:25:55+00:00,[],None
394,https://github.com/BiliouriV/MIPS-Microprocessor-without-Interlocked-Pipe-Stages-.git,2019-12-08 18:14:15+00:00,,0,BiliouriV/MIPS-Microprocessor-without-Interlocked-Pipe-Stages-,226710663,Verilog,MIPS-Microprocessor-without-Interlocked-Pipe-Stages-,377,0,2019-12-08 18:19:07+00:00,[],None
395,https://github.com/hoagkub/MIPS-PIPELINE-32-BIT-5-STAGE.git,2019-12-08 13:39:39+00:00,Mô phỏng MIPS PIPELINE 32-BIT 5-STAGE,0,hoagkub/MIPS-PIPELINE-32-BIT-5-STAGE,226673431,Verilog,MIPS-PIPELINE-32-BIT-5-STAGE,274,0,2021-12-21 15:20:04+00:00,[],None
396,https://github.com/stank2010/Contest1.git,2019-12-26 21:56:13+00:00,VHDL in DDCAMP read value from dipswitch and send to hdmi,0,stank2010/Contest1,230332897,Verilog,Contest1,51757,0,2019-12-27 18:35:08+00:00,[],None
397,https://github.com/esteban-gasan/single-cycle-processor.git,2019-12-28 06:38:49+00:00,A Verilog implementation of a single cycle processor using the LEGv8 instruction set architecture,0,esteban-gasan/single-cycle-processor,230569961,Verilog,single-cycle-processor,25,0,2020-01-13 08:01:29+00:00,"['verilog', 'legv8', 'single-cycle-processor']",https://api.github.com/licenses/mit
398,https://github.com/CPUmaker/ComputerOrganizationDesign-BUAA.git,2019-12-25 19:26:23+00:00,This is mainly about how to make a CPU in verilog,0,CPUmaker/ComputerOrganizationDesign-BUAA,230144849,Verilog,ComputerOrganizationDesign-BUAA,1113,0,2021-04-23 08:30:38+00:00,[],https://api.github.com/licenses/mit
399,https://github.com/ramyelgendi/RISC-V-Pipelined-Cycle.git,2019-12-18 14:29:10+00:00,RISC-V Pipelined Cycle in verilog with FPGA support,0,ramyelgendi/RISC-V-Pipelined-Cycle,228857266,Verilog,RISC-V-Pipelined-Cycle,16356,0,2022-05-10 10:07:37+00:00,[],None
400,https://github.com/brunosmmm/logicap.git,2020-01-02 14:47:50+00:00,Simple digital capture core,0,brunosmmm/logicap,231401680,Verilog,logicap,112,0,2021-03-12 15:03:20+00:00,[],None
401,https://github.com/Heppokoyuki/UART.git,2019-12-24 09:29:35+00:00,,0,Heppokoyuki/UART,229912870,Verilog,UART,4,0,2020-02-09 02:06:22+00:00,[],None
402,https://github.com/CharlesLinLBK/Four-Person_Responder.git,2019-12-04 10:42:21+00:00,四人抢答器,0,CharlesLinLBK/Four-Person_Responder,225842828,Verilog,Four-Person_Responder,28,0,2023-03-17 08:20:47+00:00,[],None
403,https://github.com/LuciusSchoenbaum/EE543_project.git,2019-11-30 03:18:27+00:00,"EE 543 project, Fall 2019 for Dr. Na Gong",0,LuciusSchoenbaum/EE543_project,224953204,Verilog,EE543_project,38,0,2019-12-04 07:34:59+00:00,"['verilog', 'verilog-hdl']",None
404,https://github.com/marlls1989/verif.git,2019-12-09 19:06:02+00:00,,0,marlls1989/verif,226946517,Verilog,verif,127,0,2019-12-10 21:01:15+00:00,[],None
405,https://github.com/zebra38324/SJTU_ComputerArchitectureExperiments.git,2019-12-12 12:52:50+00:00,,0,zebra38324/SJTU_ComputerArchitectureExperiments,227606664,Verilog,SJTU_ComputerArchitectureExperiments,146,0,2019-12-12 13:09:48+00:00,[],None
406,https://github.com/microbraino/32bit_adder_substractor.git,2019-12-16 15:37:01+00:00,pre synthesized adder/substructor module,0,microbraino/32bit_adder_substractor,228418871,Verilog,32bit_adder_substractor,45,0,2019-12-16 16:09:49+00:00,[],https://api.github.com/licenses/mit
407,https://github.com/sasa-git/HDL_practice.git,2019-12-10 08:24:18+00:00,Verilogの練習,0,sasa-git/HDL_practice,227065772,Verilog,HDL_practice,7,0,2020-02-06 06:41:02+00:00,[],None
408,https://github.com/liubq98/CPU.git,2019-12-13 08:43:57+00:00,计组实验,0,liubq98/CPU,227795020,Verilog,CPU,12,0,2019-12-13 08:46:37+00:00,[],None
409,https://github.com/Yveswen111/FPGA_final_project.git,2019-12-19 08:04:04+00:00,final project for 2019 hardware experiment,0,Yveswen111/FPGA_final_project,229005314,Verilog,FPGA_final_project,1322,0,2020-01-14 07:58:05+00:00,[],None
410,https://github.com/rogi77/SPI_logic.git,2019-12-15 08:04:53+00:00,SPI user logic verilog code for DE0 SOC,0,rogi77/SPI_logic,228149981,Verilog,SPI_logic,12,0,2019-12-15 08:12:31+00:00,[],None
411,https://github.com/mohit11511/Vending-machine.git,2020-01-03 22:02:02+00:00,,0,mohit11511/Vending-machine,231672681,Verilog,Vending-machine,15,0,2020-08-04 18:00:35+00:00,[],None
412,https://github.com/nitishsoni079/32-BIT-RISC-Processor.git,2020-01-03 05:28:09+00:00,,0,nitishsoni079/32-BIT-RISC-Processor,231518220,Verilog,32-BIT-RISC-Processor,3,0,2020-01-03 05:41:18+00:00,[],None
413,https://github.com/mohit11511/Cordic-_function.git,2019-12-13 09:36:23+00:00,,0,mohit11511/Cordic-_function,227805028,Verilog,Cordic-_function,22,0,2019-12-27 14:28:12+00:00,[],None
414,https://github.com/thodoxuan392/numberguessing_verilog.git,2019-12-16 08:21:21+00:00,,0,thodoxuan392/numberguessing_verilog,228337194,Verilog,numberguessing_verilog,5,0,2019-12-16 08:30:11+00:00,[],None
415,https://github.com/SoyaManabe/clock24.git,2019-12-07 21:27:09+00:00,,0,SoyaManabe/clock24,226578208,Verilog,clock24,2,0,2019-12-07 21:27:40+00:00,[],None
416,https://github.com/singhkulneet/16-bit_Computer.git,2019-12-09 10:56:15+00:00,,0,singhkulneet/16-bit_Computer,226849865,Verilog,16-bit_Computer,6,0,2020-11-06 21:25:41+00:00,[],None
417,https://github.com/3ep-one/cad.git,2019-12-13 12:46:09+00:00,,0,3ep-one/cad,227838730,Verilog,cad,41,0,2020-09-19 11:11:52+00:00,[],https://api.github.com/licenses/mit
418,https://github.com/LegendChen-X/Snake.git,2019-12-21 02:45:29+00:00,Snake-Verilog,0,LegendChen-X/Snake,229367107,Verilog,Snake,42840,0,2020-08-28 01:02:30+00:00,[],None
419,https://github.com/GasilinDV/phy_ksz9021_nios_2.git,2019-12-21 12:00:20+00:00,,0,GasilinDV/phy_ksz9021_nios_2,229421198,Verilog,phy_ksz9021_nios_2,33,0,2019-12-21 12:22:29+00:00,[],None
420,https://github.com/theoremoon/hardwares.git,2019-12-23 15:34:14+00:00,hardware description,0,theoremoon/hardwares,229778953,Verilog,hardwares,71,0,2020-01-27 11:13:34+00:00,[],None
421,https://github.com/SadafAsad/MIPS-Pipeline-CPU-Architecture.git,2019-12-02 18:30:50+00:00,,0,SadafAsad/MIPS-Pipeline-CPU-Architecture,225442407,Verilog,MIPS-Pipeline-CPU-Architecture,84,0,2019-12-15 18:11:55+00:00,[],None
422,https://github.com/perry0513/SingleCycleMIPS.git,2019-12-03 08:29:23+00:00,,0,perry0513/SingleCycleMIPS,225568586,Verilog,SingleCycleMIPS,1785,0,2021-06-15 15:03:55+00:00,[],None
423,https://github.com/froncek/fpga_brute.git,2019-12-04 03:13:39+00:00,,0,froncek/fpga_brute,225768463,Verilog,fpga_brute,55,0,2019-12-08 19:18:26+00:00,[],None
424,https://github.com/passawayj/design-4-adders.git,2019-12-05 17:00:51+00:00,,0,passawayj/design-4-adders,226149933,Verilog,design-4-adders,1,0,2019-12-05 17:01:16+00:00,[],None
425,https://github.com/billsong0407/Combinational_Lock_System.git,2019-12-06 20:01:54+00:00,Implemented with Moore Finite State Machine using Verilog,0,billsong0407/Combinational_Lock_System,226400481,Verilog,Combinational_Lock_System,8,0,2020-01-25 15:28:24+00:00,[],None
426,https://github.com/nevzatsevim/FPGA_Verilog_Game.git,2019-12-06 17:34:43+00:00,,0,nevzatsevim/FPGA_Verilog_Game,226379001,Verilog,FPGA_Verilog_Game,868,0,2020-02-05 23:40:39+00:00,[],None
427,https://github.com/OmarElNaja/FPGA-Advanced-Calculator.git,2020-01-04 22:22:28+00:00,An Advanced Scientific Calculator capable of performing computations on matrices and complex numbers. Implemented on the DE1-SoC FPGA board.,0,OmarElNaja/FPGA-Advanced-Calculator,231836824,Verilog,FPGA-Advanced-Calculator,7,0,2020-01-05 23:43:55+00:00,[],None
428,https://github.com/IamDestruction/HDLbits-Solution.git,2019-12-18 12:11:37+00:00,Repository contains solution of problemSet given on hdlbits.01xz.net / HDLbits,0,IamDestruction/HDLbits-Solution,228832826,Verilog,HDLbits-Solution,21,0,2020-01-23 08:15:52+00:00,[],https://api.github.com/licenses/unlicense
429,https://github.com/ianleeflc/FPGAs.git,2019-11-30 19:21:19+00:00,,0,ianleeflc/FPGAs,225059454,Verilog,FPGAs,8,0,2019-12-01 07:07:10+00:00,[],None
430,https://github.com/leeseho/VerilogHDL_block_break_game.git,2019-12-07 10:21:33+00:00,2019-2 Embedded Hardware Design,0,leeseho/VerilogHDL_block_break_game,226492396,Verilog,VerilogHDL_block_break_game,7,0,2019-12-08 12:09:24+00:00,[],None
431,https://github.com/joeljhanster/Electronic-Game.git,2019-12-03 23:34:05+00:00,,0,joeljhanster/Electronic-Game,225737643,Verilog,Electronic-Game,2547,0,2019-12-04 00:47:39+00:00,[],None
432,https://github.com/jsagsagat/JomezzyProject.git,2019-12-08 08:27:56+00:00,,0,jsagsagat/JomezzyProject,226636901,Verilog,JomezzyProject,356,0,2019-12-09 21:17:41+00:00,[],None
433,https://github.com/HadeelMabrouk/Pipelined-RISC-V-Processor.git,2019-12-09 23:28:05+00:00,an implementation of a pipelined RISC-V processor using a single-ported memory on FPGA,0,HadeelMabrouk/Pipelined-RISC-V-Processor,226987780,Verilog,Pipelined-RISC-V-Processor,1288,0,2019-12-09 23:29:05+00:00,[],None
434,https://github.com/YangZhaoWeblog/CS61CNote.git,2020-01-01 05:16:10+00:00,This is personal Learing data,0,YangZhaoWeblog/CS61CNote,231178205,Verilog,CS61CNote,63808,0,2020-01-01 05:26:50+00:00,[],None
435,https://github.com/kopinions/mcu.git,2020-01-01 15:33:27+00:00,,0,kopinions/mcu,231232924,Verilog,mcu,23,0,2020-01-15 06:01:29+00:00,[],None
436,https://github.com/GuillemCabo/VGA_BlackIce-Mx.git,2019-12-31 12:40:17+00:00,Simple example VGA for BlackIce MX fpga,0,GuillemCabo/VGA_BlackIce-Mx,231086750,Verilog,VGA_BlackIce-Mx,6,0,2020-01-07 16:07:59+00:00,[],None
437,https://github.com/Fighter-Ren/fre_div.git,2019-12-31 06:50:56+00:00,frequency divider,0,Fighter-Ren/fre_div,231041867,Verilog,fre_div,67,0,2019-12-31 07:04:34+00:00,[],None
438,https://github.com/ChenYangZuo/HDU_EDAexperiment_code.git,2019-12-24 09:24:13+00:00,,0,ChenYangZuo/HDU_EDAexperiment_code,229912071,Verilog,HDU_EDAexperiment_code,39983,0,2019-12-24 09:26:30+00:00,[],https://api.github.com/licenses/gpl-2.0
439,https://github.com/ljmsn/odivehardware.git,2019-12-27 04:58:28+00:00,,0,ljmsn/odivehardware,230375749,Verilog,odivehardware,30996,0,2019-12-27 04:59:37+00:00,[],https://api.github.com/licenses/mit
440,https://github.com/jiazhiprojects/Computer-Organization.git,2019-12-26 22:32:35+00:00,Capstone Course Project for CSC258-Computer Organization. We made a simplified Tetris game in Verilog.,0,jiazhiprojects/Computer-Organization,230336208,Verilog,Computer-Organization,18,0,2019-12-26 23:48:12+00:00,[],None
441,https://github.com/bpanda-dev/dvlsi.git,2019-12-07 10:12:08+00:00,Hopfield Network,0,bpanda-dev/dvlsi,226491320,Verilog,dvlsi,79,0,2019-12-07 10:21:51+00:00,[],None
442,https://github.com/passawayj/Design-ALU-20192-.git,2019-12-05 16:55:44+00:00,,0,passawayj/Design-ALU-20192-,226149029,Verilog,Design-ALU-20192-,5,0,2019-12-05 19:48:15+00:00,[],None
443,https://github.com/mahussain1/Elevator-Desgin-and-Simulation.git,2019-12-05 13:08:30+00:00,Design and Simulation of Elevator Model using Verilog HDL ,0,mahussain1/Elevator-Desgin-and-Simulation,226104753,Verilog,Elevator-Desgin-and-Simulation,54,0,2019-12-06 12:15:02+00:00,[],https://api.github.com/licenses/mit
444,https://github.com/ChangOliver-ClassProject/CA19-Pipelined_CPU.git,2019-12-06 14:10:20+00:00,2019 Fall Computer Architecture class project,0,ChangOliver-ClassProject/CA19-Pipelined_CPU,226343456,Verilog,CA19-Pipelined_CPU,223,0,2020-07-16 09:57:50+00:00,[],None
445,https://github.com/smilepengg/Verilog-Labs.git,2019-12-24 03:06:59+00:00,Verilog labs that were done as a part of ECE253 (Digital and Computer Systems course) at the University of Toronto ,0,smilepengg/Verilog-Labs,229860577,Verilog,Verilog-Labs,17,0,2019-12-24 22:04:07+00:00,[],None
446,https://github.com/michael1017/verilog_dino.git,2019-12-24 10:28:50+00:00,,0,michael1017/verilog_dino,229921690,Verilog,verilog_dino,11654,0,2020-01-09 14:11:46+00:00,[],None
447,https://github.com/LilyLiu0719/CA2019.git,2019-12-21 09:28:25+00:00,,0,LilyLiu0719/CA2019,229405344,Verilog,CA2019,16465,0,2019-12-31 04:26:37+00:00,[],None
448,https://github.com/dmcgrath19/Circuit_1.git,2019-12-08 17:53:30+00:00,,0,dmcgrath19/Circuit_1,226708119,Verilog,Circuit_1,1,0,2020-11-27 01:29:18+00:00,[],None
449,https://github.com/ehdtn4545/Verilog.git,2019-12-10 04:58:42+00:00,just practice,0,ehdtn4545/Verilog,227032607,Verilog,Verilog,1,0,2019-12-10 05:08:18+00:00,[],None
450,https://github.com/dilshan-n-wickramarachchi/FPGATranciever-.git,2019-12-09 17:45:43+00:00,Implementing a UART based transceiver in FPGA,0,dilshan-n-wickramarachchi/FPGATranciever-,226932195,Verilog,FPGATranciever-,1318,0,2023-01-28 16:25:00+00:00,[],None
451,https://github.com/kibarra89/fibonacci.git,2019-12-03 02:05:41+00:00,,0,kibarra89/fibonacci,225509224,Verilog,fibonacci,1,0,2019-12-03 02:16:54+00:00,[],None
452,https://github.com/AbeerVaishnav13/8to1-MUX.git,2019-12-10 08:31:46+00:00,verilog code for 8to1 MUX,1,AbeerVaishnav13/8to1-MUX,227067143,Verilog,8to1-MUX,647,0,2019-12-10 08:31:58+00:00,[],None
453,https://github.com/AbeerVaishnav13/Mod-n-Up-Counter.git,2019-12-10 08:26:48+00:00,Verilog code for Mod-n Up Counter,0,AbeerVaishnav13/Mod-n-Up-Counter,227066241,Verilog,Mod-n-Up-Counter,1015,0,2019-12-10 10:37:35+00:00,[],None
454,https://github.com/APChehadi/ECEN-2350-Digital-Logic-Lab-3.git,2019-12-10 21:03:01+00:00,,0,APChehadi/ECEN-2350-Digital-Logic-Lab-3,227215156,Verilog,ECEN-2350-Digital-Logic-Lab-3,12240,0,2019-12-12 07:00:21+00:00,[],None
455,https://github.com/blohmeier/ece7387_projTry2.git,2019-12-11 00:22:50+00:00,,0,blohmeier/ece7387_projTry2,227241020,Verilog,ece7387_projTry2,14,0,2019-12-11 18:47:41+00:00,[],None
456,https://github.com/waylon666/ab_out.git,2019-12-28 02:02:58+00:00,,0,waylon666/ab_out,230545161,Verilog,ab_out,2987,0,2019-12-28 02:08:27+00:00,[],None
457,https://github.com/na10m/Hardware-Image-Decompressor.git,2019-12-28 05:06:18+00:00,"Using the Altera DE2 board, SystemVerilog was used to design a digital circuit to decompress a 320x240 pixel image. Common case efficiency was increased in interpolation and colour space conversion by achieving utilization constraints of on-board multipliers",0,na10m/Hardware-Image-Decompressor,230561176,Verilog,Hardware-Image-Decompressor,4618,0,2022-02-24 23:38:32+00:00,[],None
458,https://github.com/neurorulez/Unamiga.git,2019-12-14 14:41:13+00:00,Implementación del Minimig de Jepalza para la placa UnAmiga con fixes y añadidos mios.,0,neurorulez/Unamiga,228038265,Verilog,Unamiga,53508,0,2019-12-14 14:48:29+00:00,[],None
459,https://github.com/Gopalsvs/set-associative-cache.git,2019-12-13 17:49:19+00:00,,0,Gopalsvs/set-associative-cache,227893631,Verilog,set-associative-cache,1,0,2020-11-01 09:22:12+00:00,[],None
460,https://github.com/zackgh/FPGA-tutorials.git,2019-12-13 21:21:20+00:00,,0,zackgh/FPGA-tutorials,227924150,Verilog,FPGA-tutorials,21,0,2019-12-13 21:29:55+00:00,[],None
461,https://github.com/gm300a/ecsample.git,2019-12-30 00:22:59+00:00,,0,gm300a/ecsample,230819741,Verilog,ecsample,19,0,2020-01-10 08:15:59+00:00,[],None
462,https://github.com/aojsd/RISC-V-IO2I-Processor.git,2019-12-31 16:47:42+00:00,,0,aojsd/RISC-V-IO2I-Processor,231120409,Verilog,RISC-V-IO2I-Processor,165,0,2020-01-15 05:01:28+00:00,[],None
463,https://github.com/roberlander2/ece411.git,2019-12-26 04:17:02+00:00,,0,roberlander2/ece411,230193573,Verilog,ece411,243,0,2019-12-26 04:21:57+00:00,[],None
464,https://github.com/Ting0325/ICLAB_project.git,2019-12-27 08:50:24+00:00,Out-of-order execution using Tomasulo's algorithm,1,Ting0325/ICLAB_project,230407000,Verilog,ICLAB_project,103,0,2020-01-12 23:42:52+00:00,[],None
465,https://github.com/jaguar1700AD/Verilog-Program-to-design-a-16X4-mux-from-a-4X2-mux.git,2019-12-25 21:12:34+00:00,,0,jaguar1700AD/Verilog-Program-to-design-a-16X4-mux-from-a-4X2-mux,230154189,Verilog,Verilog-Program-to-design-a-16X4-mux-from-a-4X2-mux,6,0,2019-12-25 21:16:24+00:00,[],None
466,https://github.com/Van-NguyenPham/VLSI.git,2019-12-18 08:10:06+00:00,,0,Van-NguyenPham/VLSI,228790211,Verilog,VLSI,8960,0,2020-01-04 04:39:43+00:00,[],None
467,https://github.com/agarwal-220196/ECEN-lab-6.git,2019-12-14 09:05:11+00:00,,0,agarwal-220196/ECEN-lab-6,227994780,Verilog,ECEN-lab-6,13,0,2019-12-14 09:15:53+00:00,[],None
468,https://github.com/stank2010/VDHL_Contest1_Complete.git,2020-01-02 06:52:30+00:00,Contest1 ของค่าย DDCamp แบบสมบูรณ์ ให้ทำการเอาค่าจาก testPatt ไปเขียนลง ddr แล้วอ่านออก HDMI,0,stank2010/VDHL_Contest1_Complete,231324780,Verilog,VDHL_Contest1_Complete,34410,0,2020-01-02 07:00:48+00:00,[],None
469,https://github.com/MSNThing/Milestone-3.git,2019-12-24 05:57:05+00:00,,0,MSNThing/Milestone-3,229879900,Verilog,Milestone-3,123,0,2019-12-24 06:00:37+00:00,[],None
470,https://github.com/MaitreyiJ/CourseWork.git,2019-12-23 12:43:26+00:00,,0,MaitreyiJ/CourseWork,229750901,Verilog,CourseWork,17,0,2019-12-23 13:24:25+00:00,[],None
471,https://github.com/cuongloveyou/mipspipeline.git,2019-12-22 15:50:33+00:00,,0,cuongloveyou/mipspipeline,229591972,Verilog,mipspipeline,7,0,2019-12-25 04:41:00+00:00,[],None
472,https://github.com/forember/mips_cpu_611.git,2019-12-31 05:30:08+00:00,"MIPS CPU from 2016 CSCE 611 class, modified to work with Verilator",0,forember/mips_cpu_611,231031563,Verilog,mips_cpu_611,60,0,2023-01-28 09:58:57+00:00,[],https://api.github.com/licenses/mit
473,https://github.com/bonkyzhu/ComputerOrganizationProject.git,2019-12-30 10:03:01+00:00,NEUQ2017计算机组成课设,0,bonkyzhu/ComputerOrganizationProject,230892178,Verilog,ComputerOrganizationProject,2415,0,2019-12-30 10:05:21+00:00,[],None
474,https://github.com/pegasus-toolset/color-v.git,2019-12-30 11:53:04+00:00,,1,pegasus-toolset/color-v,230907193,Verilog,color-v,14,0,2021-04-07 09:09:18+00:00,[],https://api.github.com/licenses/mit
475,https://github.com/lakshya-4gp/Verilog-based-CPU-implementation.git,2019-12-30 15:48:48+00:00,,0,lakshya-4gp/Verilog-based-CPU-implementation,230941172,Verilog,Verilog-based-CPU-implementation,81,0,2019-12-30 16:40:05+00:00,[],None
476,https://github.com/asnows/prj_q5.git,2019-12-19 02:37:36+00:00,base on altera clyone 10lp,0,asnows/prj_q5,228960131,Verilog,prj_q5,35266,0,2020-01-02 03:06:25+00:00,[],None
477,https://github.com/ffy062/Logic_Design_Lab_Final.git,2019-12-19 05:20:45+00:00,logic design lab final project,0,ffy062/Logic_Design_Lab_Final,228980786,Verilog,Logic_Design_Lab_Final,81,0,2020-01-12 16:28:56+00:00,[],None
478,https://github.com/mohit11511/An-implementation-of-Automatted-Teller-Machine-using-Verilog-HDL.git,2019-12-12 20:14:53+00:00,,0,mohit11511/An-implementation-of-Automatted-Teller-Machine-using-Verilog-HDL,227688382,Verilog,An-implementation-of-Automatted-Teller-Machine-using-Verilog-HDL,137,0,2020-03-18 16:53:27+00:00,[],None
479,https://github.com/meihei3/x-mas-l-chika.git,2019-12-20 09:49:10+00:00,,0,meihei3/x-mas-l-chika,229236805,Verilog,x-mas-l-chika,8,0,2019-12-20 16:17:18+00:00,[],None
480,https://github.com/cousinben6/RSA_Encryptor_verilog.git,2020-01-03 21:51:00+00:00,just a simple exponent calculator in verilog turned into an RSA encryptor/decryptor,0,cousinben6/RSA_Encryptor_verilog,231671342,Verilog,RSA_Encryptor_verilog,5,0,2020-01-03 21:52:19+00:00,[],None
481,https://github.com/qpslqlcl12/FPGA-study.git,2020-01-03 03:01:25+00:00,,0,qpslqlcl12/FPGA-study,231501509,Verilog,FPGA-study,3,0,2020-01-03 07:43:59+00:00,[],None
482,https://github.com/gameboyjisoo/MIPS.git,2020-01-03 05:09:46+00:00,MIPS hardware design,0,gameboyjisoo/MIPS,231516197,Verilog,MIPS,19872,0,2020-01-03 05:28:35+00:00,[],None
483,https://github.com/ChangOliver-ClassProject/CA19-Single_Cycle_CPU.git,2019-12-06 14:27:52+00:00,2019 Fall Computer Architecture practice,0,ChangOliver-ClassProject/CA19-Single_Cycle_CPU,226346651,Verilog,CA19-Single_Cycle_CPU,4,0,2020-07-16 09:47:59+00:00,[],None
484,https://github.com/isildur93/digital-clock.git,2019-12-09 18:26:03+00:00,digital clock with allarm,0,isildur93/digital-clock,226939371,Verilog,digital-clock,382,0,2019-12-09 18:50:09+00:00,[],None
485,https://github.com/Charlotte2000s/-.git,2019-12-12 02:28:31+00:00,数电大实验，简易电子门铃的设计与实现,0,Charlotte2000s/-,227503058,Verilog,-,10,0,2019-12-12 02:31:35+00:00,[],None
486,https://github.com/cbourcier3/codesign.git,2019-12-12 16:46:06+00:00,This folder contain the entire work done during the co-design's final exam,0,cbourcier3/codesign,227652993,Verilog,codesign,29,0,2020-10-08 08:09:58+00:00,[],None
487,https://github.com/huiwen99/1DGamePrototype.git,2019-12-04 09:35:47+00:00,Mojo files for 1D Electronic Game Prototype RoRo,0,huiwen99/1DGamePrototype,225830301,Verilog,1DGamePrototype,2305,0,2019-12-04 09:43:42+00:00,[],None
488,https://github.com/CEFETTA/Diretorio.git,2019-12-02 19:05:35+00:00,,0,CEFETTA/Diretorio,225448491,Verilog,Diretorio,98,0,2019-12-06 15:52:18+00:00,[],None
489,https://github.com/Visual-e/frame_buffer.git,2019-12-02 18:14:08+00:00,Формирование VGA изображения с использованием NIOS II.,0,Visual-e/frame_buffer,225439377,Verilog,frame_buffer,2328,0,2019-12-08 11:15:53+00:00,[],None
490,https://github.com/AymanNasser/Single-Cycle-MIPS-Processor-2019.git,2019-12-03 22:29:07+00:00,"Developed MIPS Processor Using Verilog HDL, Please Read README.md File for Detailed Description",2,AymanNasser/Single-Cycle-MIPS-Processor-2019,225729811,Verilog,Single-Cycle-MIPS-Processor-2019,14,0,2019-12-14 02:19:20+00:00,[],None
491,https://github.com/tlnguyen4/simon.git,2019-12-02 16:52:05+00:00,,0,tlnguyen4/simon,225424630,Verilog,simon,46,0,2019-12-03 00:03:52+00:00,[],None
492,https://github.com/j2hn-oh/SW_SoC.git,2019-12-01 03:13:42+00:00,Realization of digital clock with time and date selection output through UART input,0,j2hn-oh/SW_SoC,225100068,Verilog,SW_SoC,7,0,2019-12-04 16:25:11+00:00,[],None
493,https://github.com/RotaryKer/FIFO.git,2019-12-04 08:32:33+00:00,,0,RotaryKer/FIFO,225817599,Verilog,FIFO,1,0,2019-12-04 08:33:47+00:00,[],None
494,https://github.com/MrCanadianMenace/Capstone_FFT_prototype.git,2019-12-01 21:51:38+00:00,,0,MrCanadianMenace/Capstone_FFT_prototype,225236230,Verilog,Capstone_FFT_prototype,23,0,2020-03-05 23:50:16+00:00,[],None
495,https://github.com/khenderick/icebreaker.git,2019-12-15 12:52:18+00:00,,0,khenderick/icebreaker,228183657,Verilog,icebreaker,62,0,2019-12-29 19:33:12+00:00,"['icebreaker', 'fpga', 'verilog']",https://api.github.com/licenses/mit
496,https://github.com/andythebreaker/npl_cpu.git,2019-12-19 22:22:22+00:00,nlp_cpu,0,andythebreaker/npl_cpu,229148015,Verilog,npl_cpu,4221,0,2019-12-27 08:09:07+00:00,[],None
497,https://github.com/Andrew-xj/Rock-paper-scissors-Game.git,2019-12-26 06:49:03+00:00,,0,Andrew-xj/Rock-paper-scissors-Game,230211284,Verilog,Rock-paper-scissors-Game,25,0,2020-01-10 03:10:31+00:00,[],None
498,https://github.com/baoweike666/temp.git,2019-12-19 14:37:06+00:00,,0,baoweike666/temp,229073054,Verilog,temp,5,0,2019-12-20 13:01:09+00:00,[],None
499,https://github.com/cyung3/Spartan-6-Bopit.git,2019-12-19 20:21:18+00:00,Bop it game on Spartan-6 FPGA,0,cyung3/Spartan-6-Bopit,229132458,Verilog,Spartan-6-Bopit,13,0,2019-12-19 20:24:21+00:00,[],None
500,https://github.com/shinscholin/CPU_DSD_UAS.git,2019-12-22 06:33:12+00:00,Tugas akhir mata kuliah DSD Universitas Multimedia Nusantara,0,shinscholin/CPU_DSD_UAS,229528129,Verilog,CPU_DSD_UAS,53,0,2020-05-22 07:47:06+00:00,[],None
501,https://github.com/yakode/10810-LDL-Final.git,2019-12-24 08:06:11+00:00,Virtual Piano,0,yakode/10810-LDL-Final,229899593,Verilog,10810-LDL-Final,4,0,2019-12-24 08:15:35+00:00,[],None
502,https://github.com/zahra996/Architecture_Lab.git,2019-12-26 13:51:46+00:00,,0,zahra996/Architecture_Lab,230272309,Verilog,Architecture_Lab,4,0,2019-12-27 11:11:57+00:00,[],None
503,https://github.com/jchen8tw-hw/CA_hw4.git,2019-12-27 07:30:26+00:00,single cycle MIPS,0,jchen8tw-hw/CA_hw4,230395396,,CA_hw4,716,0,2020-07-31 01:52:27+00:00,[],None
504,https://github.com/DevLeti/mipsCPU_2019.git,2019-12-27 14:28:40+00:00,"mipsCPU - computer structure class, 2019 2nd semeter term project.",0,DevLeti/mipsCPU_2019,230458123,Verilog,mipsCPU_2019,7,0,2019-12-27 14:33:02+00:00,[],None
505,https://github.com/pranavdave/Verilog.git,2019-12-30 17:28:06+00:00,Floating bit arithmetic,0,pranavdave/Verilog,230954313,Verilog,Verilog,9,0,2019-12-30 17:34:28+00:00,[],None
506,https://github.com/EmmaZhao0413/Tuner-with-DE1-SOC.git,2020-01-04 00:28:42+00:00,,0,EmmaZhao0413/Tuner-with-DE1-SOC,231686852,Verilog,Tuner-with-DE1-SOC,1536,0,2020-01-04 00:44:02+00:00,[],None
507,https://github.com/Cam-Wang/lab5.git,2019-12-05 21:56:22+00:00,lab5,0,Cam-Wang/lab5,226195879,Verilog,lab5,2,0,2019-12-05 21:56:43+00:00,[],None
508,https://github.com/stephenla0/DL-lab-3.git,2019-12-06 22:19:49+00:00,,0,stephenla0/DL-lab-3,226420616,Verilog,DL-lab-3,7,0,2020-02-29 19:50:44+00:00,[],None
509,https://github.com/Rakantion/rkk.git,2019-12-08 13:33:12+00:00,,0,Rakantion/rkk,226672619,Verilog,rkk,4,0,2019-12-08 19:49:05+00:00,[],None
510,https://github.com/SkyJohnson/SingleCycle-MIPS-Processor.git,2019-12-08 01:32:17+00:00,Learning about Verilog and CPU architectures by designing and simulating a basic single-cycle CPU core based on MIPS architecture,0,SkyJohnson/SingleCycle-MIPS-Processor,226598914,Verilog,SingleCycle-MIPS-Processor,153,0,2019-12-08 01:45:43+00:00,[],None
511,https://github.com/Jing-You/ICLAB-FINAL-vector-processor.git,2019-12-14 07:22:56+00:00,,1,Jing-You/ICLAB-FINAL-vector-processor,227983027,Verilog,ICLAB-FINAL-vector-processor,19597,0,2020-01-09 12:55:52+00:00,[],None
512,https://github.com/k-a-cox/Language-Overview.git,2019-12-14 20:26:51+00:00,This is to track a few projects I've completed in the languages I've worked on.,0,k-a-cox/Language-Overview,228084236,Verilog,Language-Overview,18576,0,2019-12-14 21:36:46+00:00,[],None
513,https://github.com/wsyzxxxx/Tetris.git,2019-12-16 02:05:23+00:00,"This is a game demo of Tetris in verilog, mips, FPGA, and C++.",0,wsyzxxxx/Tetris,228283398,Verilog,Tetris,3300,0,2019-12-16 02:06:33+00:00,[],None
514,https://github.com/iuliateodorescu/Stopwatch.git,2019-12-11 12:16:06+00:00,,0,iuliateodorescu/Stopwatch,227358578,Verilog,Stopwatch,1,0,2019-12-11 12:17:48+00:00,[],None
515,https://github.com/dilen11/microcontroller.git,2019-12-12 06:00:38+00:00,this is a simple micorcontroller designed in verilof,0,dilen11/microcontroller,227531773,Verilog,microcontroller,114,0,2019-12-12 06:02:37+00:00,[],None
516,https://github.com/kkkgabriel/spaceWars.git,2019-12-03 22:23:22+00:00,,0,kkkgabriel/spaceWars,225728969,Verilog,spaceWars,8618,0,2019-12-03 22:32:51+00:00,[],None
517,https://github.com/officiallynik/AES_Implementation.git,2019-12-03 17:29:43+00:00,,0,officiallynik/AES_Implementation,225678332,Verilog,AES_Implementation,12,0,2019-12-04 03:22:41+00:00,[],None
518,https://github.com/edisonhello/pipelined-cpu.git,2019-12-04 08:09:36+00:00,,0,edisonhello/pipelined-cpu,225813327,Verilog,pipelined-cpu,76,0,2020-01-17 13:56:49+00:00,[],None
519,https://github.com/sush7874/UART_DES_Encryption_FPGA.git,2019-12-03 10:18:14+00:00,,0,sush7874/UART_DES_Encryption_FPGA,225590755,Verilog,UART_DES_Encryption_FPGA,229,0,2019-12-04 05:18:53+00:00,[],None
520,https://github.com/0xf3cd/FPGA-Game-with-Ethernet-NIC.git,2019-12-01 16:27:21+00:00,"Course project of Computer Organization. A game running on self-made CPU, which uses self-made Ethernet NIC to communicate with a laptop",1,0xf3cd/FPGA-Game-with-Ethernet-NIC,225192275,Verilog,FPGA-Game-with-Ethernet-NIC,29,0,2019-12-01 16:28:58+00:00,[],None
521,https://github.com/rhyun9584/COSE222_COMPUTER-ARCHITECTURE.git,2019-12-01 07:16:18+00:00,,0,rhyun9584/COSE222_COMPUTER-ARCHITECTURE,225121656,Verilog,COSE222_COMPUTER-ARCHITECTURE,234,0,2019-12-28 06:19:56+00:00,[],None
522,https://github.com/bluwireless/blade-examples.git,2019-12-08 15:39:56+00:00,"Example Designs Using BLADE, DesignFormat and the BLADE Templating Engine",1,bluwireless/blade-examples,226690304,Verilog,blade-examples,2821,0,2019-12-15 13:20:22+00:00,[],https://api.github.com/licenses/gpl-3.0
523,https://github.com/sepehrrezaei/DigitalDesignLabCpu.git,2019-12-23 06:10:38+00:00,Digital Design Lab Group 3 ,0,sepehrrezaei/DigitalDesignLabCpu,229688261,Verilog,DigitalDesignLabCpu,30,0,2020-06-29 18:50:15+00:00,[],None
524,https://github.com/jayaramanrp/verilog.git,2020-01-04 17:49:12+00:00,,0,jayaramanrp/verilog,231804618,Verilog,verilog,3,0,2020-01-06 17:46:53+00:00,[],None
525,https://github.com/ngocdangkhoa102/RISCV_v1.1.git,2019-12-01 13:08:06+00:00,Code verilog of Single Cycle,0,ngocdangkhoa102/RISCV_v1.1,225163228,Verilog,RISCV_v1.1,5,0,2019-12-01 13:14:04+00:00,[],None
526,https://github.com/anuraagnarang/mor1kx_fi.git,2019-12-05 14:32:29+00:00,Stuck-at fault injection testbench for mor1kx core.,0,anuraagnarang/mor1kx_fi,226121520,Verilog,mor1kx_fi,10836,0,2019-12-05 14:47:23+00:00,[],None
527,https://github.com/tehis/mips-pipeline-processor.git,2019-12-31 06:27:31+00:00,,0,tehis/mips-pipeline-processor,231038645,Verilog,mips-pipeline-processor,11,0,2019-12-31 10:22:50+00:00,[],None
528,https://github.com/Pinin25/tone-generator.git,2019-12-31 21:26:01+00:00,A Verilog project on Pynq Z1 board to play different tones,0,Pinin25/tone-generator,231147997,Verilog,tone-generator,10,0,2019-12-31 22:07:01+00:00,[],None
529,https://github.com/jmacgregor21/vivadobringup.git,2019-12-01 19:06:59+00:00,,0,jmacgregor21/vivadobringup,225214152,Verilog,vivadobringup,1,0,2019-12-01 19:07:18+00:00,[],None
530,https://github.com/Javonn-wang/FPGA.git,2019-12-04 03:58:59+00:00,,0,Javonn-wang/FPGA,225775344,Verilog,FPGA,3,0,2019-12-04 04:07:39+00:00,[],None
531,https://github.com/zwei22/Single-Cycle-MISP.git,2019-12-07 10:49:52+00:00,,0,zwei22/Single-Cycle-MISP,226495565,Verilog,Single-Cycle-MISP,81035,0,2020-11-18 04:41:28+00:00,[],None
532,https://github.com/bigowlrrww/FPGA_I2C_Protocol.git,2019-12-07 04:22:26+00:00,,0,bigowlrrww/FPGA_I2C_Protocol,226454800,Verilog,FPGA_I2C_Protocol,1884,0,2021-04-21 23:20:06+00:00,[],None
533,https://github.com/wang7203311/finaldemo.git,2019-12-06 17:40:22+00:00,,0,wang7203311/finaldemo,226379905,Verilog,finaldemo,294427,0,2019-12-06 18:08:53+00:00,[],None
534,https://github.com/thebohemian/fpgafun.git,2019-12-23 18:05:15+00:00,F/OSS-only FPGA projects,0,thebohemian/fpgafun,229800648,Verilog,fpgafun,281,0,2022-04-30 02:14:57+00:00,[],https://api.github.com/licenses/gpl-3.0
535,https://github.com/mohammedBadawi/8237A-DMA.git,2019-12-25 00:21:09+00:00,,2,mohammedBadawi/8237A-DMA,230017286,Verilog,8237A-DMA,370,0,2019-12-28 15:40:41+00:00,[],None
536,https://github.com/uKarol/mem_ctl_hdl.git,2019-12-23 10:50:52+00:00,Repozytorium zawiera model asynchronicznego kontrolera pamięci RAM w języku Verilog,0,uKarol/mem_ctl_hdl,229733111,Verilog,mem_ctl_hdl,5,0,2019-12-23 11:32:41+00:00,[],None
537,https://github.com/cquxxey/VerilogProject.git,2019-12-20 14:07:37+00:00,just for verilog test,0,cquxxey/VerilogProject,229276277,Verilog,VerilogProject,1,0,2019-12-20 14:25:54+00:00,[],None
538,https://github.com/shinigamiDOverilog/verilog.git,2019-12-17 01:47:49+00:00,implementador chaveado de 12 bits,0,shinigamiDOverilog/verilog,228509923,Verilog,verilog,3,0,2019-12-17 01:56:08+00:00,[],None
539,https://github.com/sivaramprasanth/MIPS-Architecture-without-pipelining.git,2019-12-14 04:53:17+00:00,,0,sivaramprasanth/MIPS-Architecture-without-pipelining,227967999,Verilog,MIPS-Architecture-without-pipelining,28,0,2019-12-14 05:08:18+00:00,[],None
540,https://github.com/HHyJin/Start_mips_cpu_verilog.git,2019-12-28 11:10:07+00:00,,0,HHyJin/Start_mips_cpu_verilog,230598937,Verilog,Start_mips_cpu_verilog,193,0,2020-03-13 11:08:25+00:00,[],None
541,https://github.com/rsistoso/Racing-Game-CPE-487.git,2019-12-05 06:00:35+00:00,,0,rsistoso/Racing-Game-CPE-487,226027599,Verilog,Racing-Game-CPE-487,41,0,2019-12-05 06:17:51+00:00,[],None
542,https://github.com/aleuniroma2/simonandro.git,2019-12-03 14:20:10+00:00,cose varie,0,aleuniroma2/simonandro,225638075,Verilog,simonandro,164479,0,2020-01-30 16:35:38+00:00,[],None
543,https://github.com/mwkmwkmwk/pul-examples.git,2019-12-03 11:15:50+00:00,,1,mwkmwkmwk/pul-examples,225601270,Verilog,pul-examples,12,0,2020-01-21 11:41:28+00:00,[],None
544,https://github.com/GreenBeard/385_SD_Card.git,2019-12-13 06:29:57+00:00,,0,GreenBeard/385_SD_Card,227772018,Verilog,385_SD_Card,284200,0,2020-07-14 00:38:00+00:00,[],None
545,https://github.com/18snyder/ECE287-Boom.git,2019-12-13 00:48:04+00:00,"This is our ECE287 bomb disarming project, Boom!",0,18snyder/ECE287-Boom,227724307,Verilog,ECE287-Boom,30,0,2019-12-13 09:29:27+00:00,[],None
546,https://github.com/FabrizioPerez/Arquitectura.git,2019-12-11 02:00:54+00:00,,0,FabrizioPerez/Arquitectura,227254154,Verilog,Arquitectura,11,0,2019-12-11 02:17:17+00:00,[],None
547,https://github.com/sirchuckalot/av_ram.git,2019-12-07 22:22:15+00:00,,0,sirchuckalot/av_ram,226583454,Verilog,av_ram,8,0,2019-12-29 00:56:04+00:00,[],https://api.github.com/licenses/isc
548,https://github.com/ZipingL/EE316_Labs.git,2019-12-15 04:17:45+00:00,,0,ZipingL/EE316_Labs,228127361,Verilog,EE316_Labs,1491,0,2019-12-15 04:18:41+00:00,[],None
549,https://github.com/TomohiroKida/hdl_samples.git,2019-12-15 07:55:49+00:00,,0,TomohiroKida/hdl_samples,228148957,Verilog,hdl_samples,20,0,2020-11-23 09:56:10+00:00,[],None
550,https://github.com/blue-hope/SAM_CPU.git,2019-12-15 13:24:28+00:00,SAM CPU modeling with Verilog,0,blue-hope/SAM_CPU,228188229,Verilog,SAM_CPU,7,0,2019-12-19 20:45:09+00:00,[],None
551,https://github.com/Heming-Zhong/mips-pipeline-cpu.git,2019-12-16 03:08:37+00:00,,0,Heming-Zhong/mips-pipeline-cpu,228292259,Verilog,mips-pipeline-cpu,143,0,2022-11-03 13:32:21+00:00,[],None
552,https://github.com/NKAMLESHRAJ/timer.git,2019-12-17 16:25:42+00:00,,0,NKAMLESHRAJ/timer,228656595,Verilog,timer,1,0,2019-12-17 16:36:31+00:00,[],None
553,https://github.com/koblahdavid/MiniRescueRover.git,2019-12-29 00:50:41+00:00,"The rover detects and move in the direction of pre-selected sounds of varying frequencies. At the source of the sound, the robot was to identify the specific sound using different pre-assigned LED colors",0,koblahdavid/MiniRescueRover,230685369,Verilog,MiniRescueRover,4240,0,2019-12-29 01:06:24+00:00,[],None
554,https://github.com/emilybyhuang/Parallel-Computing-Tuner.git,2019-12-29 06:20:47+00:00,Tuner using verilog. Tunes to one octave of notes in parallel using FIR filters.,0,emilybyhuang/Parallel-Computing-Tuner,230711692,Verilog,Parallel-Computing-Tuner,27,0,2021-02-09 01:41:44+00:00,[],None
555,https://github.com/fle734449/Verilog-Projects.git,2019-12-29 01:43:22+00:00,,0,fle734449/Verilog-Projects,230689329,Verilog,Verilog-Projects,8288,0,2019-12-29 01:58:08+00:00,[],None
556,https://github.com/beeflobill/junk.git,2019-12-29 02:55:54+00:00,A bunch of junk,0,beeflobill/junk,230694930,Verilog,junk,3,0,2019-12-29 03:00:55+00:00,[],None
557,https://github.com/kashefnegar/ARM.git,2019-12-31 05:01:06+00:00,,0,kashefnegar/ARM,231028635,Verilog,ARM,8,0,2019-12-31 05:02:28+00:00,[],None
558,https://github.com/Jackhuang-code/start_with_github.git,2019-12-19 00:54:18+00:00,hello-word,0,Jackhuang-code/start_with_github,228946847,Verilog,start_with_github,7,0,2019-12-19 01:41:22+00:00,['start'],None
559,https://github.com/bit-hack/verilog-opl2.git,2020-01-04 00:13:26+00:00,,0,bit-hack/verilog-opl2,231685518,Verilog,verilog-opl2,21,0,2020-01-04 00:14:26+00:00,[],None
560,https://github.com/CSMYang/CSC258.git,2019-11-30 23:58:18+00:00,,0,CSMYang/CSC258,225084960,Verilog,CSC258,35591,0,2019-12-01 00:16:24+00:00,[],None
561,https://github.com/hughorlin/ece241ProjectFall2019.git,2019-12-22 01:17:50+00:00,A ece241 project demo,0,hughorlin/ece241ProjectFall2019,229503130,Verilog,ece241ProjectFall2019,20,0,2019-12-23 04:57:19+00:00,[],None
562,https://github.com/kushagra-2503/CompArch.git,2019-12-18 03:46:02+00:00,,0,kushagra-2503/CompArch,228752577,Verilog,CompArch,2647,0,2020-01-26 05:05:59+00:00,"['hardware-designs', 'computer-architecture', 'verilog-hdl']",None
563,https://github.com/cmbrothers/Verilog-Examples-Adders.git,2019-12-27 00:13:45+00:00,"Two bit adder demo, Full and Half Adder.",0,cmbrothers/Verilog-Examples-Adders,230344538,Verilog,Verilog-Examples-Adders,1,0,2019-12-27 00:14:01+00:00,[],None
564,https://github.com/Suslikadze/Menu_on_screen.git,2019-12-26 12:11:38+00:00,,0,Suslikadze/Menu_on_screen,230258292,Verilog,Menu_on_screen,489,0,2019-12-27 09:52:23+00:00,[],None
565,https://github.com/anoopbabu99/LD_Lab.git,2019-12-05 10:15:23+00:00,Logic Design Lab - S3,0,anoopbabu99/LD_Lab,226073532,Verilog,LD_Lab,277,0,2019-12-10 06:49:22+00:00,[],None
566,https://github.com/iacanaw/XTEA_Async.git,2019-12-10 18:37:48+00:00,,1,iacanaw/XTEA_Async,227190679,Verilog,XTEA_Async,4471,0,2019-12-17 15:30:49+00:00,[],None
567,https://github.com/geroji/MazeRunner.git,2019-12-13 23:31:28+00:00,"My team, comprising of Richard Irwin, Dillon Brown, and myself, built a playable maze using an FPGA and VGA controller.",0,geroji/MazeRunner,227938970,Verilog,MazeRunner,10921,0,2019-12-14 05:25:03+00:00,['git'],None
568,https://github.com/learn-by-consciousness/multi-cycle-CPU.git,2019-12-24 07:57:21+00:00,,0,learn-by-consciousness/multi-cycle-CPU,229898215,Verilog,multi-cycle-CPU,183,0,2019-12-25 07:13:33+00:00,[],None
569,https://github.com/bman12three4/FPGA_blink.git,2019-12-26 23:34:14+00:00,,0,bman12three4/FPGA_blink,230341482,Verilog,FPGA_blink,13,0,2020-01-01 22:00:34+00:00,[],None
570,https://github.com/benymaxparsa/shift-register-8bit.git,2019-12-28 14:12:24+00:00,HW for my logic circuit class,0,benymaxparsa/shift-register-8bit,230618763,Verilog,shift-register-8bit,39,0,2019-12-29 19:55:11+00:00,[],None
571,https://github.com/jiyoulee/computer-architecture.git,2019-12-25 08:14:45+00:00,,0,jiyoulee/computer-architecture,230068234,Verilog,computer-architecture,204,0,2022-06-28 07:21:47+00:00,[],None
572,https://github.com/hqd7777/QHu.git,2019-12-25 22:39:47+00:00,,0,hqd7777/QHu,230160939,Verilog,QHu,1587,0,2019-12-25 22:54:53+00:00,[],None
573,https://github.com/crlarsen/fp_class.git,2019-12-24 13:41:39+00:00,Generalize/Parameterize hp_class Module,0,crlarsen/fp_class,229948787,Verilog,fp_class,5,0,2019-12-24 15:12:04+00:00,[],None
574,https://github.com/awael/HunterCPU.git,2019-12-22 21:01:50+00:00,This is a Verilog Implementation of RISC-V CPU that implements RV32I and RV16I. Read documentation for further details.,0,awael/HunterCPU,229630514,Verilog,HunterCPU,1193,0,2019-12-22 21:04:49+00:00,[],None
575,https://github.com/shaoyezh/Minesweeper.git,2019-12-28 20:27:48+00:00,CSC258 Final project. Implemented by Verilog,0,shaoyezh/Minesweeper,230662918,Verilog,Minesweeper,310,0,2019-12-29 02:07:02+00:00,[],None
576,https://github.com/icwiki/verilog-art.git,2019-12-09 15:45:29+00:00,Verilog's 100 arts,0,icwiki/verilog-art,226907743,Verilog,verilog-art,2,0,2019-12-09 15:49:41+00:00,[],https://api.github.com/licenses/mit
577,https://github.com/oscourse-tsinghua/undergraduate-hqing2020.git,2019-12-09 14:44:42+00:00,http://os.cs.tsinghua.edu.cn/research/undergraduate/hqing2020,1,oscourse-tsinghua/undergraduate-hqing2020,226894562,Verilog,undergraduate-hqing2020,15103,0,2023-02-13 14:31:55+00:00,[],None
578,https://github.com/Caramelzyf/EDA-2019fall.git,2019-12-01 17:21:03+00:00,,0,Caramelzyf/EDA-2019fall,225199491,Verilog,EDA-2019fall,863,0,2023-03-20 02:28:02+00:00,[],None
579,https://github.com/SoyaManabe/clock1.git,2019-12-02 21:36:48+00:00,,0,SoyaManabe/clock1,225473393,Verilog,clock1,1,0,2019-12-02 21:49:02+00:00,[],None
580,https://github.com/AlissonBoeing/projeto-final-dlpII.git,2019-12-10 16:40:57+00:00,,0,AlissonBoeing/projeto-final-dlpII,227168979,Verilog,projeto-final-dlpII,6890,0,2019-12-10 17:40:57+00:00,[],None
581,https://github.com/soy-sauce/Computer-Architecture.git,2019-12-11 23:35:15+00:00,Verilog Files from Comp Arch,0,soy-sauce/Computer-Architecture,227480518,Verilog,Computer-Architecture,5,0,2019-12-11 23:37:18+00:00,[],None
582,https://github.com/taiyonemo/Register_File_Verilog.git,2020-01-02 09:04:40+00:00,a register file written in Verilog HDL,0,taiyonemo/Register_File_Verilog,231345020,Verilog,Register_File_Verilog,384,0,2020-01-02 09:08:28+00:00,[],None
583,https://github.com/HanyMoussa/RISCV-Simulator.git,2019-12-31 10:27:13+00:00,,0,HanyMoussa/RISCV-Simulator,231071255,Verilog,RISCV-Simulator,657,0,2019-12-31 10:40:47+00:00,[],None
584,https://github.com/MehradNV/CPU.git,2019-12-22 19:04:59+00:00,,1,MehradNV/CPU,229616673,Verilog,CPU,20,0,2020-01-05 11:43:43+00:00,[],None
585,https://github.com/germancq/Verification_and_measurement_system.git,2019-12-23 11:23:47+00:00,,0,germancq/Verification_and_measurement_system,229738254,Verilog,Verification_and_measurement_system,3668,0,2020-02-26 13:31:13+00:00,[],None
586,https://github.com/qingyli/EE354_Final_project_Collecter_in_maze.git,2019-12-03 02:10:53+00:00,,1,qingyli/EE354_Final_project_Collecter_in_maze,225510042,Verilog,EE354_Final_project_Collecter_in_maze,12,0,2019-12-03 21:30:28+00:00,[],None
587,https://github.com/Tiff678/BetaArchitecture.git,2019-11-30 10:05:47+00:00,,0,Tiff678/BetaArchitecture,224992793,Verilog,BetaArchitecture,244,0,2019-11-30 10:08:14+00:00,[],None
588,https://github.com/Monairy/DMA-Controller.git,2019-12-12 16:17:29+00:00,,0,Monairy/DMA-Controller,227647471,Verilog,DMA-Controller,18,0,2019-12-20 21:54:26+00:00,[],None
589,https://github.com/rafaellugassy/YorkU-2021.git,2019-12-13 20:23:44+00:00,Computer Orginization,0,rafaellugassy/YorkU-2021,227916222,Verilog,YorkU-2021,20531,0,2019-12-13 20:29:54+00:00,[],None
590,https://github.com/fransiskusyoga/Dual-mode-DNN.git,2019-12-15 14:58:18+00:00,,0,fransiskusyoga/Dual-mode-DNN,228201964,Verilog,Dual-mode-DNN,4090,0,2019-12-15 15:20:15+00:00,[],None
591,https://github.com/aridaamaliarosa/DigitalSystemDesign.git,2019-12-15 20:43:35+00:00,,0,aridaamaliarosa/DigitalSystemDesign,228249559,Verilog,DigitalSystemDesign,10,0,2019-12-22 16:06:49+00:00,[],None
592,https://github.com/khederyy1997/DigitalDesignLab.git,2019-12-03 19:02:03+00:00,,0,khederyy1997/DigitalDesignLab,225694449,Verilog,DigitalDesignLab,8,0,2020-01-07 09:35:06+00:00,[],None
593,https://github.com/thanhtung2105/Simple_Processor-DE1.git,2019-12-12 19:32:52+00:00,,0,thanhtung2105/Simple_Processor-DE1,227681775,Verilog,Simple_Processor-DE1,5,0,2020-01-19 10:22:40+00:00,[],None
594,https://github.com/futuretech6/FlappyBird.git,2019-12-14 01:45:38+00:00,S.C.'s LCDF Project,0,futuretech6/FlappyBird,227950804,Verilog,FlappyBird,79081,0,2021-11-27 09:14:23+00:00,[],None
595,https://github.com/raymondbacco/projectParts.git,2019-12-18 05:18:42+00:00,,0,raymondbacco/projectParts,228763770,Verilog,projectParts,1033,0,2019-12-18 05:38:57+00:00,[],None
596,https://github.com/tonylabs/mojo-code-examples.git,2019-12-08 07:56:43+00:00,,0,tonylabs/mojo-code-examples,226633638,Verilog,mojo-code-examples,3186,0,2024-01-26 16:23:52+00:00,[],None
597,https://github.com/BrandonMFong/PipelineProcessor.git,2019-12-01 22:16:47+00:00,Five-Stage Pipeline Processor,0,BrandonMFong/PipelineProcessor,225239151,Verilog,PipelineProcessor,341,0,2023-01-28 14:03:54+00:00,[],None
598,https://github.com/MElody9120/UESTC--DigitalLogicDesign-Exp.git,2019-12-02 13:07:01+00:00,Something just no fun XD  Digital logic design Homework,0,MElody9120/UESTC--DigitalLogicDesign-Exp,225377370,Verilog,UESTC--DigitalLogicDesign-Exp,26,0,2023-04-15 13:31:48+00:00,[],https://api.github.com/licenses/mit
599,https://github.com/suzcan/es3f1_camera.git,2019-11-30 12:33:18+00:00,,0,suzcan/es3f1_camera,225009498,Verilog,es3f1_camera,35988,0,2020-01-08 12:32:14+00:00,[],None
600,https://github.com/tojslee/Verilog_Project.git,2019-12-01 06:53:35+00:00,2019 Logic Circuit Design (CSI2111-01) Project,0,tojslee/Verilog_Project,225119331,Verilog,Verilog_Project,61,0,2019-12-17 06:46:26+00:00,['verilog'],None
601,https://github.com/mohit11511/An-implementation-of-Arithmetic-logic-unit-using-Verilog-HDL.git,2019-12-13 21:18:14+00:00,,0,mohit11511/An-implementation-of-Arithmetic-logic-unit-using-Verilog-HDL,227923767,Verilog,An-implementation-of-Arithmetic-logic-unit-using-Verilog-HDL,17,0,2020-03-18 21:03:30+00:00,[],None
602,https://github.com/tkolanka/cse240d_fa19_project.git,2019-12-14 06:33:42+00:00,,0,tkolanka/cse240d_fa19_project,227977692,Verilog,cse240d_fa19_project,15590,0,2019-12-14 08:04:33+00:00,[],None
603,https://github.com/Koaz/Dodge-Oka.git,2019-12-03 11:54:14+00:00,,0,Koaz/Dodge-Oka,225608134,Verilog,Dodge-Oka,1748,0,2019-12-03 11:59:29+00:00,[],None
604,https://github.com/ShinFeb/SingleCycleCPU.git,2019-12-03 15:23:14+00:00,,0,ShinFeb/SingleCycleCPU,225652168,Verilog,SingleCycleCPU,7,0,2019-12-03 15:26:05+00:00,[],None
605,https://github.com/nam2934/CPU_SAM.git,2019-12-04 09:24:25+00:00,,0,nam2934/CPU_SAM,225827919,Verilog,CPU_SAM,42,0,2019-12-13 08:14:53+00:00,[],None
606,https://github.com/0307kwon/2019.2_LogicCircuitDesign.git,2019-12-04 10:28:06+00:00,2019학년도 2학기 논리회로설계 과목 (modelsim을 사용한 코딩),0,0307kwon/2019.2_LogicCircuitDesign,225840331,Verilog,2019.2_LogicCircuitDesign,18559,0,2019-12-04 10:39:05+00:00,[],None
607,https://github.com/bit-hack/scottcpu.git,2019-12-05 10:07:03+00:00,but how do it know - An fpga implementation of the scottcpu,0,bit-hack/scottcpu,226071977,Verilog,scottcpu,0,0,2019-12-05 10:11:16+00:00,[],None
608,https://github.com/RANolan/DLX.git,2019-12-05 21:10:00+00:00,DLX Processor,0,RANolan/DLX,226189694,Verilog,DLX,216,0,2019-12-10 00:22:27+00:00,[],None
609,https://github.com/comododragon/linaii.git,2019-12-06 15:19:37+00:00,A high-level performance analysis tool for FPGA-based accelerators,0,comododragon/linaii,226356116,Verilog,linaii,2135,0,2021-10-26 07:30:20+00:00,[],https://api.github.com/licenses/gpl-3.0
610,https://github.com/AbeerVaishnav13/MealyFSM.git,2019-12-10 08:29:30+00:00,Verilog code for behavioral model implementation of MealyFSM,0,AbeerVaishnav13/MealyFSM,227066734,Verilog,MealyFSM,626,0,2019-12-10 08:29:40+00:00,[],None
611,https://github.com/nzzlinh/RISCV_Pipeline_Arch_Implementation.git,2019-12-10 11:38:28+00:00,,0,nzzlinh/RISCV_Pipeline_Arch_Implementation,227105048,Verilog,RISCV_Pipeline_Arch_Implementation,3265,0,2021-04-10 08:18:45+00:00,[],None
612,https://github.com/unal-edigital2-2019-2/work02.git,2019-12-13 04:39:27+00:00,,0,unal-edigital2-2019-2/work02,227757276,Verilog,work02,4335,0,2020-02-10 01:56:50+00:00,[],None
613,https://github.com/sysadmin-sergey/TwoButtonVerilogSimon.git,2019-12-03 22:21:37+00:00,,0,sysadmin-sergey/TwoButtonVerilogSimon,225728717,Verilog,TwoButtonVerilogSimon,101,0,2019-12-03 23:25:07+00:00,[],None
614,https://github.com/renkarsu/verilogExperimentAtRits.git,2019-12-03 22:09:57+00:00,,0,renkarsu/verilogExperimentAtRits,225727102,Verilog,verilogExperimentAtRits,992,0,2020-04-16 02:10:56+00:00,[],None
615,https://github.com/EricCheng2222/MIPS.git,2019-12-14 14:27:21+00:00,,0,EricCheng2222/MIPS,228036267,Verilog,MIPS,10,0,2019-12-14 15:31:07+00:00,[],None
616,https://github.com/allen4565/git.git,2019-12-14 12:04:10+00:00,,0,allen4565/git,228016193,Verilog,git,5,0,2019-12-15 09:43:44+00:00,[],None
617,https://github.com/redpanda3/soDLA_dev.git,2019-12-22 20:14:38+00:00,development mode of soDLA,1,redpanda3/soDLA_dev,229624598,Verilog,soDLA_dev,1911,0,2020-03-14 03:40:22+00:00,[],https://api.github.com/licenses/gpl-3.0
618,https://github.com/jimcppdp/rtl.git,2019-12-23 07:14:43+00:00,verilog vhdl,0,jimcppdp/rtl,229697870,Verilog,rtl,1,0,2019-12-23 07:21:13+00:00,[],None
619,https://github.com/cmbrothers/Verilog-Examples-FInal-Projecct.git,2019-12-26 23:44:34+00:00,Verilog HDL examples made in Vivado software for Engr202,0,cmbrothers/Verilog-Examples-FInal-Projecct,230342252,Verilog,Verilog-Examples-FInal-Projecct,2,0,2019-12-26 23:49:33+00:00,[],None
620,https://github.com/cmbrothers/Verilog-Example-Basic-clockdivider.git,2019-12-27 00:06:55+00:00,Clock divider used in other projects.,1,cmbrothers/Verilog-Example-Basic-clockdivider,230343984,Verilog,Verilog-Example-Basic-clockdivider,0,0,2019-12-27 00:07:08+00:00,[],None
621,https://github.com/bcohen116/Embedded_Systems_Fall2019.git,2019-12-26 16:26:15+00:00,Collection of projects from my Embedded Systems class from the University of Cincinnati Fall 2019,0,bcohen116/Embedded_Systems_Fall2019,230294102,Verilog,Embedded_Systems_Fall2019,5366,0,2019-12-26 16:44:08+00:00,[],None
622,https://github.com/MSNThing/Milestone-6.git,2019-12-24 06:14:56+00:00,,0,MSNThing/Milestone-6,229882408,Verilog,Milestone-6,7,0,2019-12-24 06:15:21+00:00,[],None
623,https://github.com/peter1719/np_sync.git,2019-12-02 14:06:29+00:00,VLSI_HW6,0,peter1719/np_sync,225389139,Verilog,np_sync,39,0,2019-12-12 06:27:34+00:00,[],None
624,https://github.com/vigneshrad/PositMultiplier.git,2019-12-02 21:47:18+00:00,,0,vigneshrad/PositMultiplier,225475027,Verilog,PositMultiplier,42,0,2019-12-02 21:53:18+00:00,[],None
625,https://github.com/Dianaaaa/fpga-programs.git,2020-01-03 04:25:02+00:00,,0,Dianaaaa/fpga-programs,231511552,Verilog,fpga-programs,33,0,2020-01-03 06:29:33+00:00,[],None
626,https://github.com/tehis/PDP-processor.git,2020-01-03 08:03:26+00:00,,0,tehis/PDP-processor,231541373,Verilog,PDP-processor,7,0,2020-01-03 19:51:28+00:00,[],None
627,https://github.com/zhpinkman/mips-pipeline.git,2020-01-01 14:10:52+00:00,Implementation of the MIPS pipeline processor using Verilog language.,0,zhpinkman/mips-pipeline,231224272,Verilog,mips-pipeline,204,0,2021-08-07 10:56:55+00:00,"['mips', 'pipeline', 'computer-architecture']",None
628,https://github.com/ifTNT/myMIPS.git,2019-12-29 14:44:17+00:00,Self challenge: write a MIPS core with 5-stages-pipeline and cache in verilog.,0,ifTNT/myMIPS,230763316,Verilog,myMIPS,35,0,2019-12-29 14:51:59+00:00,[],None
629,https://github.com/nicholasmatanga/RISC-Machine-Code.git,2019-12-30 01:21:19+00:00,,0,nicholasmatanga/RISC-Machine-Code,230825206,Verilog,RISC-Machine-Code,35,0,2021-02-13 09:47:51+00:00,[],None
630,https://github.com/kasrarsh/ARM-CPU-VERILOG.git,2019-12-29 18:31:12+00:00,digital-lab-cpu-verilog ,0,kasrarsh/ARM-CPU-VERILOG,230788436,Verilog,ARM-CPU-VERILOG,24,0,2020-03-09 19:22:05+00:00,[],None
631,https://github.com/iuliateodorescu/VUmeter.git,2019-12-11 11:46:11+00:00,,0,iuliateodorescu/VUmeter,227353031,Verilog,VUmeter,1084,0,2020-11-05 09:56:22+00:00,[],None
632,https://github.com/jayteaftw/Coen21.git,2019-12-22 04:57:58+00:00,Coen 21's Lab work: contains schematic and Verilog Code,0,jayteaftw/Coen21,229520144,Verilog,Coen21,17561,0,2019-12-22 05:17:05+00:00,[],None
633,https://github.com/BlondeVillain/Longform-Full-Adder.git,2019-12-18 23:15:25+00:00,,0,BlondeVillain/Longform-Full-Adder,228937005,Verilog,Longform-Full-Adder,2,0,2019-12-19 00:39:41+00:00,[],None
634,https://github.com/ramyelgendi/RISC-V-Single-Cycle.git,2019-12-18 14:24:50+00:00,RISC-V Single Cycle Datapath in Verilog,0,ramyelgendi/RISC-V-Single-Cycle,228856495,Verilog,RISC-V-Single-Cycle,460,0,2022-05-10 10:23:00+00:00,[],None
635,https://github.com/huangh32/Embedded-System_by-C-programming.git,2019-12-19 03:33:41+00:00,"FPGA, Embedded System Labs by C coding",0,huangh32/Embedded-System_by-C-programming,228968221,Verilog,Embedded-System_by-C-programming,263,0,2019-12-19 03:39:17+00:00,[],None
636,https://github.com/bandana095/Computer-Architecture.git,2020-01-04 19:09:02+00:00,Consisting of all the verilog assignments done by me during my Masters and TA,0,bandana095/Computer-Architecture,231814701,Verilog,Computer-Architecture,1,0,2020-01-04 19:17:23+00:00,[],None
637,https://github.com/Nick31729/FPGA_final_project.git,2020-01-04 07:19:32+00:00,,0,Nick31729/FPGA_final_project,231725097,Verilog,FPGA_final_project,69,0,2020-01-09 13:10:03+00:00,[],None
638,https://github.com/VVONJAE/logical_circuit_design.git,2019-12-04 17:44:16+00:00,논리회로설계 텀프로젝트,0,VVONJAE/logical_circuit_design,225924089,Verilog,logical_circuit_design,13,0,2020-11-09 06:57:05+00:00,[],None
639,https://github.com/mahussain1/Hamming-error-detection-and-correction.git,2019-12-06 10:00:01+00:00,Hamming Code for single bit error detection and correction implementation using Verilog HDL,0,mahussain1/Hamming-error-detection-and-correction,226298480,Verilog,Hamming-error-detection-and-correction,437,0,2022-05-06 05:29:08+00:00,[],https://api.github.com/licenses/mit
640,https://github.com/SidB16/DigitalLogicDesigns.git,2019-12-12 01:35:00+00:00,A set of digital circuits I synthesized in my journey to learn about Digitial Logic. Written in Verliog.,0,SidB16/DigitalLogicDesigns,227495235,Verilog,DigitalLogicDesigns,28,0,2020-01-04 13:25:56+00:00,[],None
641,https://github.com/apookash55/DDCOProject.git,2019-11-30 11:26:27+00:00,,0,apookash55/DDCOProject,225001762,Verilog,DDCOProject,8,0,2019-11-30 11:28:56+00:00,[],None
642,https://github.com/mawetpiv/OLD_8bit-CPU-forFun.git,2019-11-30 21:13:39+00:00,verilog design and assembler for simple 8 bit cpu,0,mawetpiv/OLD_8bit-CPU-forFun,225070566,Verilog,OLD_8bit-CPU-forFun,1746,0,2020-09-15 13:24:45+00:00,[],None
643,https://github.com/AbeerVaishnav13/Mod-8-Up-Counter.git,2019-12-10 08:28:03+00:00,Verilog code for Mod-8 Up Counter,0,AbeerVaishnav13/Mod-8-Up-Counter,227066466,Verilog,Mod-8-Up-Counter,570,0,2019-12-10 08:28:13+00:00,[],None
644,https://github.com/Nasirinezhad/TictakToe.git,2019-12-15 14:26:35+00:00,A Tic Tak Toe game designed for FPGA,0,Nasirinezhad/TictakToe,228197270,Verilog,TictakToe,520,0,2021-04-22 05:59:51+00:00,[],https://api.github.com/licenses/mit
645,https://github.com/dbids/FPGA-Whack_A_Mole-1.git,2019-12-21 00:22:22+00:00,Verilog implementation of the classic game Whack-A-Mole on a Xilinx Nexys FPGA board.  Use the buttons to whack the moles which light up on the LEDS and try for a high score indicated on the seven segment display.,1,dbids/FPGA-Whack_A_Mole-1,229355309,Verilog,FPGA-Whack_A_Mole-1,50,0,2020-12-26 20:46:18+00:00,[],None
646,https://github.com/muzeyen/Digital-Design.git,2019-12-26 17:51:07+00:00,,0,muzeyen/Digital-Design,230305309,Verilog,Digital-Design,1739,0,2019-12-26 18:16:39+00:00,[],None
647,https://github.com/jakhuyen/stopwatch.git,2019-12-25 19:43:17+00:00,,0,jakhuyen/stopwatch,230146377,Verilog,stopwatch,21,0,2020-01-25 19:43:34+00:00,[],None
648,https://github.com/apseng03/My_VCode.git,2019-11-30 04:50:24+00:00,,0,apseng03/My_VCode,224961093,Verilog,My_VCode,7,0,2019-11-30 04:53:09+00:00,[],None
649,https://github.com/Ojjie/DDCO-Lab-Project.git,2019-11-30 13:00:50+00:00,A combinational circuit to count the number of 1's in a 16 bit binary number.,0,Ojjie/DDCO-Lab-Project,225013025,Verilog,DDCO-Lab-Project,152,0,2021-11-18 05:26:02+00:00,[],None
650,https://github.com/yuqi-lee/digital-circuits.git,2019-12-03 06:34:27+00:00,,0,yuqi-lee/digital-circuits,225548369,Verilog,digital-circuits,41482,0,2020-05-22 02:25:53+00:00,[],https://api.github.com/licenses/mit
651,https://github.com/NoahM48/Asteroids-Mk.2.git,2019-12-08 02:05:18+00:00,,1,NoahM48/Asteroids-Mk.2,226601595,Verilog,Asteroids-Mk.2,125,0,2019-12-13 07:46:32+00:00,[],None
652,https://github.com/Brad-oren/Project3-.git,2019-12-08 00:01:28+00:00,,0,Brad-oren/Project3-,226591885,Verilog,Project3-,22,0,2019-12-12 03:56:29+00:00,[],None
653,https://github.com/Husaimawx/password_lock-verilog-.git,2020-01-04 15:38:27+00:00,数电大作业（源文件，报告）,0,Husaimawx/password_lock-verilog-,231787170,,password_lock-verilog-,7145,0,2020-01-04 15:38:29+00:00,[],https://api.github.com/licenses/mit
654,https://github.com/yangxiao235/mips_cpu.git,2019-12-31 04:03:18+00:00,,0,yangxiao235/mips_cpu,231023193,Verilog,mips_cpu,27,0,2019-12-31 04:07:00+00:00,[],None
655,https://github.com/marwanmostfa/ppi-project.git,2019-12-17 03:44:20+00:00,8255 Verilog Implementation,1,marwanmostfa/ppi-project,228527335,Verilog,ppi-project,5,0,2019-12-17 04:02:05+00:00,[],None
656,https://github.com/bendl/vmicro16_cluster_soc.git,2019-12-15 18:46:36+00:00,Latency improvements for the Vmicro16_soc project by clustering cores into groups and using multi-level interconnects,0,bendl/vmicro16_cluster_soc,228233398,Verilog,vmicro16_cluster_soc,36006,0,2020-02-29 01:18:05+00:00,[],None
657,https://github.com/francisfu-embedded/Verilog-FPGA-Simple-RISC-Machine.git,2019-12-23 02:35:58+00:00,Simple RISC Machine in Verilog FPGA,0,francisfu-embedded/Verilog-FPGA-Simple-RISC-Machine,229662862,Verilog,Verilog-FPGA-Simple-RISC-Machine,9,0,2020-02-16 22:34:13+00:00,[],None
658,https://github.com/music-and-electronics/FPGA-Practice.git,2019-12-23 05:29:37+00:00,,0,music-and-electronics/FPGA-Practice,229682918,Verilog,FPGA-Practice,0,0,2020-07-06 07:34:21+00:00,[],None
659,https://github.com/mojianhuiGZ/exercise.git,2019-12-29 21:47:58+00:00,,0,mojianhuiGZ/exercise,230807100,Verilog,exercise,12,0,2020-01-13 01:30:56+00:00,[],None
660,https://github.com/weirenxue/zcu111-Custom-IP-GPIO-IRQ.git,2019-12-29 04:09:35+00:00,ZCU111 自訂一個IP，用以接收外部訊號源，觸發輸出IRQ訊號。,0,weirenxue/zcu111-Custom-IP-GPIO-IRQ,230700911,Verilog,zcu111-Custom-IP-GPIO-IRQ,6497,0,2020-01-05 15:59:10+00:00,[],None
661,https://github.com/ChangOliver-ClassProject/CA19-Cached_Pipelined_CPU.git,2020-01-02 17:10:21+00:00,2019 Fall Computer Architecture class project,0,ChangOliver-ClassProject/CA19-Cached_Pipelined_CPU,231425832,Verilog,CA19-Cached_Pipelined_CPU,18,0,2020-07-16 10:02:33+00:00,[],None
662,https://github.com/jsamrao/processor.git,2020-01-03 19:29:35+00:00,"Designed an 8-bit processor. Developed the ISA. Implemented the instruction fetch, instruction decode, ALU and data path, and instruction execute unit, and data memory. Coded RTL in Verilog. Wrote assembly programs (array sorting) to run and simulate on the processor",0,jsamrao/processor,231651867,Verilog,processor,148,0,2020-01-03 21:42:33+00:00,[],None
663,https://github.com/ramezmoussa/RISCV-32I.git,2019-12-31 10:47:21+00:00,A pipelined implementation of the RISC-V-32I Processor with support for compressed instructions (Verilog),0,ramezmoussa/RISCV-32I,231073493,Verilog,RISCV-32I,592,0,2019-12-31 10:55:54+00:00,[],None
664,https://github.com/the6p4c/periwinkle-hdl.git,2019-12-08 08:16:05+00:00," Semi-complete Verilog implementation of Ike T. Sanglay Jr.'s ""Periwinkle"" OISC",0,the6p4c/periwinkle-hdl,226635636,Verilog,periwinkle-hdl,18,0,2023-11-27 02:36:29+00:00,[],https://api.github.com/licenses/unlicense
