0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1533660504,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/CONFREG/confreg.v,1557749968,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v,,confreg,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,1576381033,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v,,soc_lite_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,1576328749,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll_clk_wiz.v,1576328748,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/data_ram/sim/data_ram.v,1576328753,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/xilinx_ip/inst_ram/sim/inst_ram.v,1576393291,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v,,inst_ram,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU.v,1576384022,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/defines.vh,ALU,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/ALU_control.v,1576063167,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/defines.vh,ALU_control,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v,1510280214,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,,adder,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/controller.v,1576385541,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v,,controller,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/data_memory_controller.v,1576400384,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v,,data_memory_controller,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/datapath.v,1576385461,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v,,datapath,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/defines.vh,1575965352,verilog,,,,,,,,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/div_radix2.v,1576390272,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v,,div_radix2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/eqcmp.v,1576239446,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/defines.vh,eqcmp,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenr.v,1576305131,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v,,flopenr,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopenrc.v,1576171637,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v,,flopenrc,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/flopr.v,1575639269,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v,,flopr,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hazard.v,1576393092,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/defines.vh,hazard,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/hilo_reg.v,1513049654,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v,,hilo_reg,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/load_which.v,1576400227,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v,,load_which,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/main_decoder.v,1576255569,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/defines.vh,main_decoder,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mips.v,1576377776,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v,,mips,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux2.v,1575639747,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v,,mux2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/mux3.v,1511449701,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v,,mux3,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/regfile.v,1574836356,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v,,regfile,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/signext.v,1576071140,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v,,signext,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/sl2.v,1574671955,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/rtl/soc_lite_top.v,,sl2,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/store_which.v,1576261098,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v,,store_which,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/top.v,1576380401,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,,top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/new/PC.v,1576334248,verilog,,C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/imports/myCPU/adder.v,,PC,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
C:/Users/xieyuhuai/Desktop/design/func_test_v0.01/soc_sram_func/testbench/mycpu_tb.v,1557735452,verilog,,,,tb_top,,,../../../../../../rtl/xilinx_ip/clk_pll;../../../../mycpu.srcs/sources_1/imports/myCPU,,,,,
