--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Sun Jan 10 04:28:19 2016

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     UniboardTop
Constraint file: UniboardTop_temp_lse.sdc 
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 83.000000 -waveform { 0.000000 41.500000 } -name clk_12MHz [ get_ports { clk_12MHz } ]
            177 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 76.040ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \protocol_interface/uart_output/baud_gen/count_1707__i1  (from clk_12MHz +)
   Destination:    FD1S3AX    D              \protocol_interface/uart_output/baud_gen/clk_o_14  (to clk_12MHz +)

   Delay:                   6.800ns  (62.1% logic, 37.9% route), 18 logic levels.

 Constraint Details:

      6.800ns data_path \protocol_interface/uart_output/baud_gen/count_1707__i1 to \protocol_interface/uart_output/baud_gen/clk_o_14 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 76.040ns

 Path Details: \protocol_interface/uart_output/baud_gen/count_1707__i1 to \protocol_interface/uart_output/baud_gen/clk_o_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \protocol_interface/uart_output/baud_gen/count_1707__i1 (from clk_12MHz)
Route         2   e 1.315                                  \protocol_interface/uart_output/baud_gen/count[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_2
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21562
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_4
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21563
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_6
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21564
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_8
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21565
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_10
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21566
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_12
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21567
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_14
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21568
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_16
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21569
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_18
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21570
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_20
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21571
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_22
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21572
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_24
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21573
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_26
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21574
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_28
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21575
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_30
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21576
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_32
Route         1   e 0.020                                  \protocol_interface/uart_output/baud_gen/n21577
FCI_TO_F    ---     0.598            CIN to S[2]           \protocol_interface/uart_output/baud_gen/sub_1381_add_2_cout
Route         1   e 0.941                                  \protocol_interface/uart_output/baud_gen/n5351
                  --------
                    6.800  (62.1% logic, 37.9% route), 18 logic levels.


Passed:  The following path meets requirements by 76.040ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \protocol_interface/uart_input/baud_gen/count_1706__i1  (from clk_12MHz +)
   Destination:    FD1S3IX    D              \protocol_interface/uart_input/baud_gen/clk_o_14  (to clk_12MHz +)

   Delay:                   6.800ns  (62.1% logic, 37.9% route), 18 logic levels.

 Constraint Details:

      6.800ns data_path \protocol_interface/uart_input/baud_gen/count_1706__i1 to \protocol_interface/uart_input/baud_gen/clk_o_14 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 76.040ns

 Path Details: \protocol_interface/uart_input/baud_gen/count_1706__i1 to \protocol_interface/uart_input/baud_gen/clk_o_14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \protocol_interface/uart_input/baud_gen/count_1706__i1 (from clk_12MHz)
Route         2   e 1.315                                  \protocol_interface/uart_input/baud_gen/count[1]
A1_TO_FCO   ---     0.827           A[2] to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_2
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21642
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_4
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21643
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_6
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21644
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_8
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21645
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_10
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21646
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_12
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21647
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_14
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21648
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_16
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21649
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_18
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21650
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_20
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21651
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_22
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21652
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_24
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21653
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_26
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21654
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_28
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21655
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_30
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21656
FCI_TO_FCO  ---     0.157            CIN to COUT           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_32
Route         1   e 0.020                                  \protocol_interface/uart_input/baud_gen/n21657
FCI_TO_F    ---     0.598            CIN to S[2]           \protocol_interface/uart_input/baud_gen/sub_1379_add_2_cout
Route         1   e 0.941                                  \protocol_interface/uart_input/baud_gen/n5316
                  --------
                    6.800  (62.1% logic, 37.9% route), 18 logic levels.


Passed:  The following path meets requirements by 76.040ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \arm_x/step_clk_gen/count_1705__i0  (from clk_12MHz +)
   Destination:    FD1S3IX    D              \arm_x/step_clk_gen/clk_o_18  (to clk_12MHz +)

   Delay:                   6.800ns  (62.1% logic, 37.9% route), 18 logic levels.

 Constraint Details:

      6.800ns data_path \arm_x/step_clk_gen/count_1705__i0 to \arm_x/step_clk_gen/clk_o_18 meets
     83.000ns delay constraint less
      0.160ns L_S requirement (totaling 82.840ns) by 76.040ns

 Path Details: \arm_x/step_clk_gen/count_1705__i0 to \arm_x/step_clk_gen/clk_o_18

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \arm_x/step_clk_gen/count_1705__i0 (from clk_12MHz)
Route         3   e 1.315                                  \arm_x/step_clk_gen/count[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \arm_x/step_clk_gen/sub_1376_add_2_1
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21674
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_3
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21675
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_5
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21676
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_7
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21677
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_9
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21678
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_11
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21679
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_13
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21680
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_15
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21681
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_17
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21682
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_19
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21683
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_21
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21684
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_23
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21685
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_25
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21686
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_27
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21687
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_29
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21688
FCI_TO_FCO  ---     0.157            CIN to COUT           \arm_x/step_clk_gen/sub_1376_add_2_31
Route         1   e 0.020                                  \arm_x/step_clk_gen/n21689
FCI_TO_F    ---     0.598            CIN to S[2]           \arm_x/step_clk_gen/sub_1376_add_2_33
Route         1   e 0.941                                  \arm_x/step_clk_gen/n5247
                  --------
                    6.800  (62.1% logic, 37.9% route), 18 logic levels.

Report: 6.960 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 83.000000          |             |             |
-waveform { 0.000000 41.500000 } -name  |             |             |
clk_12MHz [ get_ports { clk_12MHz } ]   |    83.000 ns|     6.960 ns|    18  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  4939 paths, 1093 nets, and 2061 connections (85.5% coverage)


Peak memory: 232050688 bytes, TRCE: 8192 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
