Info: constrained 'rgb0' to bel 'X4/Y31/io0'
Info: constrained 'rgb1' to bel 'X5/Y31/io0'
Info: constrained 'rgb2' to bel 'X6/Y31/io0'
Warning: unmatched constraint 'pmod_1' (on line 4)
Warning: unmatched constraint 'pmod_2' (on line 5)
Warning: unmatched constraint 'pmod_3' (on line 6)
Warning: unmatched constraint 'pmod_4' (on line 7)
Warning: unmatched constraint 'pmoda_1' (on line 8)
Warning: unmatched constraint 'pmoda_2' (on line 9)
Warning: unmatched constraint 'pmoda_3' (on line 10)
Warning: unmatched constraint 'pmoda_4' (on line 11)
Info: constrained 'clki' to bel 'X12/Y0/io1'
Warning: unmatched constraint 'user_1' (on line 13)
Warning: unmatched constraint 'user_2' (on line 14)
Warning: unmatched constraint 'user_3' (on line 15)
Warning: unmatched constraint 'user_4' (on line 16)
Warning: unmatched constraint 'touch_1' (on line 17)
Warning: unmatched constraint 'touch_2' (on line 18)
Warning: unmatched constraint 'touch_3' (on line 19)
Warning: unmatched constraint 'touch_4' (on line 20)
Warning: unmatched constraint 'spi_mosi' (on line 21)
Warning: unmatched constraint 'spi_miso' (on line 22)
Warning: unmatched constraint 'spi_clk' (on line 23)
Warning: unmatched constraint 'spi_io2' (on line 24)
Warning: unmatched constraint 'spi_io3' (on line 25)
Warning: unmatched constraint 'spi_cs' (on line 26)
Info: constrained 'usb_dn' to bel 'X19/Y31/io0'
Info: constrained 'usb_dp' to bel 'X19/Y31/io1'
Info: constrained 'usb_dp_pu' to bel 'X12/Y31/io0'
Info: constraining clock net 'clki' to 48.00 MHz
Info: constraining clock net 'clk' to 48.00 MHz
Warning: net 'clk_3mhz' does not exist in design, ignoring clock constraint
Info: constraining clock net 'clk_12mhz' to 12.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: usb_dn feeds SB_IO u_usb_dn, removing $nextpnr_iobuf usb_dn.
Info: usb_dp_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_dp_pu.
Info: rgb2 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb1 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb0 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: usb_dp feeds SB_IO u_usb_dp, removing $nextpnr_iobuf usb_dp.
Info: Packing LUT-FFs..
Info:      691 LCs used as LUT4 only
Info:      333 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       68 LCs used as DFF only
Info: Packing carries..
Info:       16 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained SB_RGBA_DRV 'RGBA_DRIVER' to X0/Y30/rgba_drv_0
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 332)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 54)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting u_usb_cdc.u_sie.clk_gate [cen] (fanout 18)
Info: promoting u_usb_cdc.u_sie.datain_toggle_q_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_I3_O [cen] (fanout 16)
Info: promoting clk_12mhz (fanout 11)
Info: Constraining chains...
Info:       19 LCs used to legalise carry chains.
Info: Checksum: 0x7308b5f0

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xceac1f72

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1129/ 5280    21%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     1/    1   100%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1067 cells, random placement wirelen = 28372.
Info:     at initial placer iter 0, wirelen = 95
Info:     at initial placer iter 1, wirelen = 241
Info:     at initial placer iter 2, wirelen = 79
Info:     at initial placer iter 3, wirelen = 98
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 83, spread = 5207, legal = 5397; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 345, spread = 4225, legal = 4437; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 490, spread = 3633, legal = 3838; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 743, spread = 3387, legal = 3786; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 956, spread = 3468, legal = 3810; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 1145, spread = 3449, legal = 3866; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 1214, spread = 3356, legal = 3650; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 1336, spread = 3114, legal = 3462; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 1384, spread = 3189, legal = 3398; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 1417, spread = 3404, legal = 3572; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 1534, spread = 3542, legal = 3853; time = 0.02s
Info:     at iteration #12, type ALL: wirelen solved = 1686, spread = 3682, legal = 4014; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 1702, spread = 3640, legal = 4120; time = 0.02s
Info:     at iteration #14, type ALL: wirelen solved = 1755, spread = 3818, legal = 4146; time = 0.03s
Info: HeAP Placer Time: 0.52s
Info:   of which solving equations: 0.30s
Info:   of which spreading cells: 0.04s
Info:   of which strict legalisation: 0.04s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 482, wirelen = 3398
Info:   at iteration #5: temp = 0.000000, timing cost = 568, wirelen = 2883
Info:   at iteration #10: temp = 0.000000, timing cost = 525, wirelen = 2693
Info:   at iteration #15: temp = 0.000000, timing cost = 578, wirelen = 2606
Info:   at iteration #20: temp = 0.000000, timing cost = 567, wirelen = 2506
Info:   at iteration #23: temp = 0.000000, timing cost = 579, wirelen = 2491 
Info: SA placement time 0.93s

Info: Max frequency for clock                'clk': 26.36 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock 'clk_12mhz_$glb_clk': 128.30 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.41 ns
Info: Max delay posedge clk                -> <async>                   : 8.97 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 15.43 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 14.02 ns

Info: Slack histogram:
Info:  legend: * represents 14 endpoint(s)
Info:          + represents [1,14) endpoint(s)
Info: [-17107, -12283) |********+
Info: [-12283,  -7459) |***********+
Info: [ -7459,  -2635) |**+
Info: [ -2635,   2189) |***+
Info: [  2189,   7013) |***********************+
Info: [  7013,  11837) |**************************+
Info: [ 11837,  16661) |************************************************************ 
Info: [ 16661,  21485) |***+
Info: [ 21485,  26309) | 
Info: [ 26309,  31133) | 
Info: [ 31133,  35957) | 
Info: [ 35957,  40781) | 
Info: [ 40781,  45605) | 
Info: [ 45605,  50429) | 
Info: [ 50429,  55253) | 
Info: [ 55253,  60077) | 
Info: [ 60077,  64901) | 
Info: [ 64901,  69725) |+
Info: [ 69725,  74549) |+
Info: [ 74549,  79373) |**+
Info: Checksum: 0x4c505aa6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 4015 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       53        893 |   53   893 |      3075|       0.13       0.13|
Info:       2000 |      199       1747 |  146   854 |      2260|       0.16       0.28|
Info:       3000 |      367       2579 |  168   832 |      1458|       0.13       0.42|
Info:       4000 |      545       3401 |  178   822 |       686|       0.13       0.55|
Info:       4873 |      680       4140 |  135   739 |         0|       0.18       0.72|
Info: Routing complete.
Info: Router1 time 0.72s
Info: Checksum: 0x84a3d4c4

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_3_D_SB_LUT4_O_LC.O
Info:  3.0  4.4    Net u_usb_cdc.u_sie.crc16_q_SB_DFFER_Q_13_D_SB_LUT4_O_I2_SB_LUT4_I1_1_O[1] budget 0.703000 ns (12,26) -> (5,26)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  5.3  Source u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.O
Info:  3.6  8.9    Net u_usb_cdc.u_bulk_endp.in_req_i_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_O_I3[1] budget 0.703000 ns (5,26) -> (8,20)
Info:                Sink u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.1  Source u_usb_cdc.ctrl_stall_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_LC.O
Info:  1.8 11.8    Net u_usb_cdc.ctrl_stall_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_O_I2[1] budget 0.703000 ns (8,20) -> (8,20)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 13.0  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  3.1 16.1    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I3_O[1] budget 0.702000 ns (8,20) -> (8,26)
Info:                Sink u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 17.3  Source u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I0_SB_LUT4_O_1_LC.O
Info:  1.8 19.1    Net u_usb_cdc.u_sie.phy_state_q_SB_DFFR_Q_4_D_SB_LUT4_O_I0[1] budget 0.702000 ns (8,26) -> (8,26)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 20.3  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_1_LC.O
Info:  3.6 23.9    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O[0] budget 0.702000 ns (8,26) -> (11,20)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 25.2  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_LC.O
Info:  1.8 27.0    Net u_usb_cdc.ctrl_stall_SB_LUT4_I2_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2[0] budget 0.705000 ns (11,20) -> (12,21)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 28.2  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.O
Info:  2.4 30.6    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I3[2] budget 0.705000 ns (12,21) -> (12,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 31.4  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_LC.O
Info:  2.3 33.7    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2] budget 0.705000 ns (12,20) -> (11,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 34.9  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 36.7    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I2[0] budget 0.704000 ns (11,20) -> (12,20)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 37.9  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_LC.I2
Info: 12.9 ns logic, 25.0 ns routing

Info: Critical path report for clock 'clk_12mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.data_rstn_SB_DFFR_Q_DFFLC.O
Info:  2.4  3.8    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.data_rstn budget 40.485001 ns (1,21) -> (1,19)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.data_rstn_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:98.4-112.31
Info:                  ../../../usb_cdc/bulk_endp.v:286.20-286.32
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.9  4.7  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.data_rstn_SB_LUT4_I3_LC.O
Info:  3.0  7.7    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.data_rstn_SB_LUT4_I3_O budget 40.484001 ns (1,19) -> (2,21)
Info:                Sink u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_2_LC.SR
Info:  0.1  7.8  Setup u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_2_LC.SR
Info: 2.4 ns logic, 5.4 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source u_usb_dn.D_IN_0
Info:  3.2  3.2    Net rx_dn budget 19.599001 ns (19,31) -> (17,27)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:98.4-112.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:44.18-44.25
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  1.2  4.4  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 1.2 ns logic, 3.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.u_phy_tx.tx_state_q_SB_DFFR_Q_D_SB_LUT4_O_I1_SB_LUT4_I3_3_LC.O
Info:  3.0  4.3    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.355999 ns (10,28) -> (12,30)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  5.6  Source tx_dp_SB_LUT4_O_LC.O
Info:  3.9  9.5    Net tx_dp budget 40.355999 ns (12,30) -> (19,31)
Info:                Sink u_usb_dp.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/loopback/loopback.v:98.4-112.31
Info:                  ../../../usb_cdc/sie.v:546.4-553.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info: 2.6 ns logic, 6.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_12mhz_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.out_fifo_q_SB_DFFER_Q_43_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net u_usb_cdc.u_bulk_endp.out_fifo_q[28] budget 19.357000 ns (3,18) -> (3,18)
Info:                Sink u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3  4.4  Source u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  2.4  6.8    Net u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3] budget 19.356001 ns (3,18) -> (3,17)
Info:                Sink u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.7  Source u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  9.5    Net u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_I0[2] budget 19.356001 ns (3,17) -> (3,17)
Info:                Sink u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.7  Source u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2_SB_LUT4_O_LC.O
Info:  3.1 13.7    Net u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_I2[1] budget 19.356001 ns (3,17) -> (2,21)
Info:                Sink u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.9  Setup u_usb_cdc.u_bulk_endp.app_in_data_i_SB_LUT4_O_3_LC.I2
Info: 5.9 ns logic, 9.0 ns routing

Info: Critical path report for cross-domain path 'posedge clk_12mhz_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q_SB_DFFR_Q_DFFLC.O
Info:  1.8  3.2    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_consumed_q budget 5.627000 ns (2,20) -> (2,21)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_LC.O
Info:  3.6  7.6    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O budget 1.190000 ns (2,21) -> (6,31)
Info:                Sink $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6  9.2  Source $gbuf_u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7  9.9    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O_$glb_ce budget 1.189000 ns (6,31) -> (1,24)
Info:                Sink u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 10.0  Setup u_usb_cdc.u_bulk_endp.in_fifo_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 4.0 ns logic, 6.0 ns routing

Warning: Max frequency for clock                'clk': 26.41 MHz (FAIL at 48.00 MHz)
Info: Max frequency for clock 'clk_12mhz_$glb_clk': 128.16 MHz (PASS at 12.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.38 ns
Info: Max delay posedge clk                -> <async>                   : 9.46 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 14.90 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 10.00 ns

Info: Slack histogram:
Info:  legend: * represents 14 endpoint(s)
Info:          + represents [1,14) endpoint(s)
Info: [-17032, -12212) |***+
Info: [-12212,  -7392) |********+
Info: [ -7392,  -2572) |**********+
Info: [ -2572,   2248) |****+
Info: [  2248,   7068) |*****+
Info: [  7068,  11888) |*********************************************+
Info: [ 11888,  16708) |************************************************************ 
Info: [ 16708,  21528) |***+
Info: [ 21528,  26348) | 
Info: [ 26348,  31168) | 
Info: [ 31168,  35988) | 
Info: [ 35988,  40808) | 
Info: [ 40808,  45628) | 
Info: [ 45628,  50448) | 
Info: [ 50448,  55268) | 
Info: [ 55268,  60088) | 
Info: [ 60088,  64908) | 
Info: [ 64908,  69728) |+
Info: [ 69728,  74548) |+
Info: [ 74548,  79368) |**+
24 warnings, 0 errors

Info: Program finished normally.
