[2025-09-17 10:48:52] START suite=qualcomm_srv trace=srv716_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv716_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2782144 heartbeat IPC: 3.594 cumulative IPC: 3.594 (Simulation time: 00 hr 00 min 40 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5340737 heartbeat IPC: 3.908 cumulative IPC: 3.745 (Simulation time: 00 hr 01 min 17 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5340737 cumulative IPC: 3.745 (Simulation time: 00 hr 01 min 17 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5340737 cumulative IPC: 3.745 (Simulation time: 00 hr 01 min 17 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 14376470 heartbeat IPC: 1.107 cumulative IPC: 1.107 (Simulation time: 00 hr 02 min 27 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23495510 heartbeat IPC: 1.097 cumulative IPC: 1.102 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32581027 heartbeat IPC: 1.101 cumulative IPC: 1.101 (Simulation time: 00 hr 04 min 52 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 41586351 heartbeat IPC: 1.11 cumulative IPC: 1.104 (Simulation time: 00 hr 06 min 05 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 50498043 heartbeat IPC: 1.122 cumulative IPC: 1.107 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 59586643 heartbeat IPC: 1.1 cumulative IPC: 1.106 (Simulation time: 00 hr 08 min 29 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv716_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 68578714 heartbeat IPC: 1.112 cumulative IPC: 1.107 (Simulation time: 00 hr 09 min 42 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 77531589 heartbeat IPC: 1.117 cumulative IPC: 1.108 (Simulation time: 00 hr 10 min 55 sec)
Heartbeat CPU 0 instructions: 110000015 cycles: 86308911 heartbeat IPC: 1.139 cumulative IPC: 1.112 (Simulation time: 00 hr 12 min 06 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 89911492 cumulative IPC: 1.112 (Simulation time: 00 hr 13 min 13 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 89911492 cumulative IPC: 1.112 (Simulation time: 00 hr 13 min 13 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv716_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.112 instructions: 100000004 cycles: 89911492
CPU 0 Branch Prediction Accuracy: 92.54% MPKI: 13.47 Average ROB Occupancy at Mispredict: 29.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06484
BRANCH_INDIRECT: 0.3275
BRANCH_CONDITIONAL: 11.84
BRANCH_DIRECT_CALL: 0.3934
BRANCH_INDIRECT_CALL: 0.4715
BRANCH_RETURN: 0.37


====Backend Stall Breakdown====
ROB_STALL: 191834
LQ_STALL: 0
SQ_STALL: 853794


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 128.8865
REPLAY_LOAD: 62.255207
NON_REPLAY_LOAD: 17.839474

== Total ==
ADDR_TRANS: 42017
REPLAY_LOAD: 23906
NON_REPLAY_LOAD: 125911

== Counts ==
ADDR_TRANS: 326
REPLAY_LOAD: 384
NON_REPLAY_LOAD: 7058

cpu0->cpu0_STLB TOTAL        ACCESS:    2069673 HIT:    2044967 MISS:      24706 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2069673 HIT:    2044967 MISS:      24706 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 169 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9526741 HIT:    8647654 MISS:     879087 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7733667 HIT:    6995362 MISS:     738305 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     595143 HIT:     508380 MISS:      86763 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1139736 HIT:    1132458 MISS:       7278 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      58195 HIT:      11454 MISS:      46741 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 37.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   14889572 HIT:    7481217 MISS:    7408355 MSHR_MERGE:    1824326
cpu0->cpu0_L1I LOAD         ACCESS:   14889572 HIT:    7481217 MISS:    7408355 MSHR_MERGE:    1824326
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.79 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29536962 HIT:   25016393 MISS:    4520569 MSHR_MERGE:    1717590
cpu0->cpu0_L1D LOAD         ACCESS:   16430949 HIT:   13760961 MISS:    2669988 MSHR_MERGE:     520348
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13044400 HIT:   11252128 MISS:    1792272 MSHR_MERGE:    1197128
cpu0->cpu0_L1D TRANSLATION  ACCESS:      61613 HIT:       3304 MISS:      58309 MSHR_MERGE:        114
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12240108 HIT:   10173573 MISS:    2066535 MSHR_MERGE:    1040491
cpu0->cpu0_ITLB LOAD         ACCESS:   12240108 HIT:   10173573 MISS:    2066535 MSHR_MERGE:    1040491
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.273 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28086049 HIT:   26678413 MISS:    1407636 MSHR_MERGE:     364005
cpu0->cpu0_DTLB LOAD         ACCESS:   28086049 HIT:   26678413 MISS:    1407636 MSHR_MERGE:     364005
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.687 cycles
cpu0->LLC TOTAL        ACCESS:    1019627 HIT:     939439 MISS:      80188 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     738303 HIT:     679886 MISS:      58417 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      86763 HIT:      81557 MISS:       5206 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     147820 HIT:     147438 MISS:        382 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      46741 HIT:      30558 MISS:      16183 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.64 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1094
  ROW_BUFFER_MISS:      78711
  AVG DBUS CONGESTED CYCLE: 4.155
Channel 0 WQ ROW_BUFFER_HIT:        521
  ROW_BUFFER_MISS:       4518
  FULL:          0
Channel 0 REFRESHES ISSUED:       7492

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       499170       567162        86983         9318
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16         1518         3206         1667
  STLB miss resolved @ L2C                0          281         3347         5741         4364
  STLB miss resolved @ LLC                0          236         5642        15928        11273
  STLB miss resolved @ MEM                0            0         2203         8999        12561

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             188013        54549      1375898       131479          380
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          486          535           64
  STLB miss resolved @ L2C                0           92         2272         1030           36
  STLB miss resolved @ LLC                0           16         2138         2222           72
  STLB miss resolved @ MEM                0            0          498          396          220
[2025-09-17 11:02:05] END   suite=qualcomm_srv trace=srv716_ap (rc=0)
