# 5_Stage_RISC_CPU

Designed 5 stage pipelined RISC CPU with 23 fixed point and 2 Floating point instructions.
Coded in Verilog HDL and used Altera Modelsim, Xilinx Vivado for simulation and testing.
Handled Data and control hazards for 5 Stage CPU