<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilator.org" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v</a>
time_elapsed: 0.088s
ram usage: 11000 KB
</pre>
<pre class="log">

%Warning-LITENDIAN: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v.html#l-21" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v:21</a>: Little bit endian vector: MSB &lt; LSB of bit range: -1:0
                    ... Use &#34;/* verilator lint_off LITENDIAN */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v.html#l-31" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v:31</a>: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS&#39;s VARREF &#39;init_val_p&#39; generates 1 bits.
                                                                                                            : ... In instance bsg_counter_clear_up
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v.html#l-33" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v:33</a>: Size-changing cast to zero or negative size
                                                                                                    : ... In instance bsg_counter_clear_up
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v.html#l-33" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v:33</a>: Operator COND expects 2 bits on the Conditional True, but Conditional True&#39;s VARREF &#39;up_i&#39; generates 1 bits.
                                                                                                            : ... In instance bsg_counter_clear_up
%Error: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v:40</a>: Size-changing cast to zero or negative size
                                                                                                    : ... In instance bsg_counter_clear_up
%Warning-WIDTH: <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v.html#l-40" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_counter_clear_up.v:40</a>: Operator EQ expects 2 bits on the RHS, but RHS&#39;s SEL generates 1 bits.
                                                                                                            : ... In instance bsg_counter_clear_up
%Error: Exiting due to 2 error(s)

</pre>
</body>