// Seed: 386880017
module module_0 (
    input supply0 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5
);
  wire id_7;
  assign module_1.id_1 = 0;
  assign id_7 = id_5;
  logic id_8;
  assign module_2.id_12 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri1 id_1,
    input  wor  id_2
);
  assign id_0 = -1;
  buf primCall (id_1, id_2);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd71,
    parameter id_8 = 32'd89
) (
    output wand id_0,
    input supply0 id_1,
    output supply1 id_2,
    input wire _id_3,
    output logic id_4,
    output uwire id_5
    , id_26,
    input supply1 id_6,
    input wand id_7,
    output wire _id_8,
    output tri id_9,
    input uwire id_10,
    input supply1 id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    inout supply1 id_15,
    output supply0 id_16,
    output wor id_17,
    output tri1 id_18,
    output supply0 id_19,
    output wand id_20,
    output wand id_21,
    output wor id_22,
    input tri0 id_23,
    output uwire id_24
);
  always @(*) if (1) if (-1) id_4 <= (id_7 ? (1'b0 * 1'b0) : 1);
  generate
    struct packed {
      struct packed {logic [1 'b0 : 1] id_27;} [1 : id_8  #  (  id_3  &&  -1  ,  -1  )] id_28;
      id_29 id_30;
    } id_31;
  endgenerate
  module_0 modCall_1 (
      id_7,
      id_7,
      id_18,
      id_7,
      id_14,
      id_23
  );
  wire [1 : -1] id_32;
  wire id_33 = ~id_31.id_27;
endmodule
