Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 21:12:15 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.379        0.000                      0                 9001        0.051        0.000                      0                 9001        3.750        0.000                       0                  2288  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.379        0.000                      0                 8938        0.051        0.000                      0                 8938        3.750        0.000                       0                  2288  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.551        0.000                      0                   63        0.582        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.379ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 3.938ns (41.145%)  route 5.633ns (58.855%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.542    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.659 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.659    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.974 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.712     9.686    cpu0/id_ex0/ex0/data0[23]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.307     9.993 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.417    10.410    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.534 f  cpu0/id_ex0/mem_rd_data[23]_i_2/O
                         net (fo=1, routed)           0.712    11.246    cpu0/id_ex0/mem_rd_data[23]_i_2_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.370 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=5, routed)           0.631    12.001    cpu0/if_id0/ex_reg1_reg[31][23]
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.125 r  cpu0/if_id0/jmp_addr1_carry__5_i_4/O
                         net (fo=2, routed)           0.773    12.898    cpu0/ex_mem0/id_reg1[11]
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    13.022 r  cpu0/ex_mem0/jmp_addr1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    13.022    cpu0/id0/ex_jmp_addr_reg[27][0]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.554 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.554    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.793 r  cpu0/id0/jmp_addr1_carry__6/O[2]
                         net (fo=1, routed)           0.567    14.360    cpu0/if_id0/ex_jmp_addr_reg[31][2]
    SLICE_X48Y16         LUT4 (Prop_lut4_I0_O)        0.302    14.662 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.662    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[29]
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.444    14.785    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    15.041    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  0.379    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.549ns  (logic 4.034ns (42.247%)  route 5.515ns (57.753%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.542    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.659 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.659    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.974 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.712     9.686    cpu0/id_ex0/ex0/data0[23]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.307     9.993 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.417    10.410    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.534 f  cpu0/id_ex0/mem_rd_data[23]_i_2/O
                         net (fo=1, routed)           0.712    11.246    cpu0/id_ex0/mem_rd_data[23]_i_2_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.370 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=5, routed)           0.631    12.001    cpu0/if_id0/ex_reg1_reg[31][23]
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.125 r  cpu0/if_id0/jmp_addr1_carry__5_i_4/O
                         net (fo=2, routed)           0.773    12.898    cpu0/ex_mem0/id_reg1[11]
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    13.022 r  cpu0/ex_mem0/jmp_addr1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    13.022    cpu0/id0/ex_jmp_addr_reg[27][0]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.554 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.554    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.888 r  cpu0/id0/jmp_addr1_carry__6/O[1]
                         net (fo=1, routed)           0.449    14.337    cpu0/if_id0/ex_jmp_addr_reg[31][1]
    SLICE_X48Y16         LUT4 (Prop_lut4_I0_O)        0.303    14.640 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    14.640    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[28]
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.444    14.785    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.031    15.041    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 4.016ns (42.127%)  route 5.517ns (57.873%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.542    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.659 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.659    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.974 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.712     9.686    cpu0/id_ex0/ex0/data0[23]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.307     9.993 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.417    10.410    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.534 f  cpu0/id_ex0/mem_rd_data[23]_i_2/O
                         net (fo=1, routed)           0.712    11.246    cpu0/id_ex0/mem_rd_data[23]_i_2_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.370 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=5, routed)           0.631    12.001    cpu0/if_id0/ex_reg1_reg[31][23]
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.125 r  cpu0/if_id0/jmp_addr1_carry__5_i_4/O
                         net (fo=2, routed)           0.773    12.898    cpu0/ex_mem0/id_reg1[11]
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    13.022 r  cpu0/ex_mem0/jmp_addr1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    13.022    cpu0/id0/ex_jmp_addr_reg[27][0]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.554 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.554    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.867 r  cpu0/id0/jmp_addr1_carry__6/O[3]
                         net (fo=1, routed)           0.451    14.318    cpu0/if_id0/ex_jmp_addr_reg[31][3]
    SLICE_X48Y16         LUT4 (Prop_lut4_I0_O)        0.306    14.624 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000    14.624    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[30]
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.444    14.785    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.032    15.042    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.624    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.365ns  (logic 3.714ns (39.657%)  route 5.651ns (60.343%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.542    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.659 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.659    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.974 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.712     9.686    cpu0/id_ex0/ex0/data0[23]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.307     9.993 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.417    10.410    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.534 f  cpu0/id_ex0/mem_rd_data[23]_i_2/O
                         net (fo=1, routed)           0.712    11.246    cpu0/id_ex0/mem_rd_data[23]_i_2_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.370 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=5, routed)           0.631    12.001    cpu0/if_id0/ex_reg1_reg[31][23]
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.125 r  cpu0/if_id0/jmp_addr1_carry__5_i_4/O
                         net (fo=2, routed)           0.773    12.898    cpu0/ex_mem0/id_reg1[11]
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    13.022 r  cpu0/ex_mem0/jmp_addr1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    13.022    cpu0/id0/ex_jmp_addr_reg[27][0]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.569 r  cpu0/id0/jmp_addr1_carry__5/O[2]
                         net (fo=1, routed)           0.586    14.155    cpu0/id0/jmp_addr1[26]
    SLICE_X48Y15         LUT4 (Prop_lut4_I0_O)        0.302    14.457 r  cpu0/id0/ex_jmp_addr[26]_i_1/O
                         net (fo=1, routed)           0.000    14.457    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[25]
    SLICE_X48Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.445    14.786    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[26]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)        0.031    15.042    cpu0/id_ex0/ex_jmp_addr_reg[26]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.342ns  (logic 3.777ns (40.431%)  route 5.565ns (59.569%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.542    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.659 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.659    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.974 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.712     9.686    cpu0/id_ex0/ex0/data0[23]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.307     9.993 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.417    10.410    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.534 f  cpu0/id_ex0/mem_rd_data[23]_i_2/O
                         net (fo=1, routed)           0.712    11.246    cpu0/id_ex0/mem_rd_data[23]_i_2_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.370 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=5, routed)           0.631    12.001    cpu0/if_id0/ex_reg1_reg[31][23]
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.125 r  cpu0/if_id0/jmp_addr1_carry__5_i_4/O
                         net (fo=2, routed)           0.773    12.898    cpu0/ex_mem0/id_reg1[11]
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    13.022 r  cpu0/ex_mem0/jmp_addr1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    13.022    cpu0/id0/ex_jmp_addr_reg[27][0]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.628 r  cpu0/id0/jmp_addr1_carry__5/O[3]
                         net (fo=1, routed)           0.499    14.127    cpu0/id0/jmp_addr1[27]
    SLICE_X48Y15         LUT4 (Prop_lut4_I0_O)        0.306    14.433 r  cpu0/id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    14.433    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[26]
    SLICE_X48Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.445    14.786    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)        0.032    15.043    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.433    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 3.918ns (42.164%)  route 5.374ns (57.836%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.542 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.542    cpu0/id_ex0/mem_rd_data_reg[15]_i_13_n_0
    SLICE_X56Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.659 r  cpu0/id_ex0/mem_rd_data_reg[18]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.659    cpu0/id_ex0/mem_rd_data_reg[18]_i_7_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.974 r  cpu0/id_ex0/mem_rd_data_reg[23]_i_8/O[3]
                         net (fo=1, routed)           0.712     9.686    cpu0/id_ex0/ex0/data0[23]
    SLICE_X58Y18         LUT6 (Prop_lut6_I4_O)        0.307     9.993 r  cpu0/id_ex0/mem_rd_data[23]_i_4/O
                         net (fo=1, routed)           0.417    10.410    cpu0/id_ex0/mem_rd_data[23]_i_4_n_0
    SLICE_X58Y19         LUT6 (Prop_lut6_I3_O)        0.124    10.534 f  cpu0/id_ex0/mem_rd_data[23]_i_2/O
                         net (fo=1, routed)           0.712    11.246    cpu0/id_ex0/mem_rd_data[23]_i_2_n_0
    SLICE_X52Y19         LUT6 (Prop_lut6_I0_O)        0.124    11.370 r  cpu0/id_ex0/mem_rd_data[23]_i_1/O
                         net (fo=5, routed)           0.631    12.001    cpu0/if_id0/ex_reg1_reg[31][23]
    SLICE_X49Y19         LUT6 (Prop_lut6_I3_O)        0.124    12.125 r  cpu0/if_id0/jmp_addr1_carry__5_i_4/O
                         net (fo=2, routed)           0.773    12.898    cpu0/ex_mem0/id_reg1[11]
    SLICE_X48Y13         LUT5 (Prop_lut5_I2_O)        0.124    13.022 r  cpu0/ex_mem0/jmp_addr1_carry__5_i_8/O
                         net (fo=1, routed)           0.000    13.022    cpu0/id0/ex_jmp_addr_reg[27][0]
    SLICE_X48Y13         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.554 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.554    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.776 r  cpu0/id0/jmp_addr1_carry__6/O[0]
                         net (fo=1, routed)           0.308    14.084    cpu0/id0/jmp_addr1[28]
    SLICE_X48Y16         LUT4 (Prop_lut4_I0_O)        0.299    14.383 r  cpu0/id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    14.383    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[27]
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.444    14.785    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X48Y16         FDRE (Setup_fdre_C_D)        0.029    15.039    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -14.383    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.289ns  (logic 3.901ns (41.996%)  route 5.388ns (58.004%))
  Logic Levels:           15  (CARRY4=8 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.748 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/O[1]
                         net (fo=1, routed)           0.526     9.275    cpu0/id_ex0/ex0/data0[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.306     9.581 r  cpu0/id_ex0/mem_rd_data[13]_i_3/O
                         net (fo=1, routed)           0.452    10.032    cpu0/id_ex0/mem_rd_data[13]_i_3_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    10.156 f  cpu0/id_ex0/mem_rd_data[13]_i_2/O
                         net (fo=2, routed)           0.702    10.859    cpu0/id_ex0/mem_rd_data[13]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.983 r  cpu0/id_ex0/mem_rd_data[13]_i_1/O
                         net (fo=5, routed)           0.713    11.695    cpu0/if_id0/ex_reg1_reg[31][13]
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    11.819 r  cpu0/if_id0/jmp_addr1_carry__2_i_2/O
                         net (fo=2, routed)           0.725    12.545    cpu0/ex_mem0/id_reg1[1]
    SLICE_X48Y10         LUT5 (Prop_lut5_I2_O)        0.124    12.669 r  cpu0/ex_mem0/jmp_addr1_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.669    cpu0/id0/ex_jmp_addr_reg[15][2]
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.067 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.067    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.181    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.295 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.295    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.629 r  cpu0/id0/jmp_addr1_carry__5/O[1]
                         net (fo=1, routed)           0.449    14.077    cpu0/id0/jmp_addr1[25]
    SLICE_X48Y15         LUT4 (Prop_lut4_I0_O)        0.303    14.380 r  cpu0/id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    14.380    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[24]
    SLICE_X48Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.445    14.786    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X48Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X48Y15         FDRE (Setup_fdre_C_D)        0.031    15.042    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                         -14.380    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.281ns  (logic 3.787ns (40.805%)  route 5.494ns (59.195%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.748 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/O[1]
                         net (fo=1, routed)           0.526     9.275    cpu0/id_ex0/ex0/data0[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.306     9.581 r  cpu0/id_ex0/mem_rd_data[13]_i_3/O
                         net (fo=1, routed)           0.452    10.032    cpu0/id_ex0/mem_rd_data[13]_i_3_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    10.156 f  cpu0/id_ex0/mem_rd_data[13]_i_2/O
                         net (fo=2, routed)           0.702    10.859    cpu0/id_ex0/mem_rd_data[13]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.983 r  cpu0/id_ex0/mem_rd_data[13]_i_1/O
                         net (fo=5, routed)           0.713    11.695    cpu0/if_id0/ex_reg1_reg[31][13]
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    11.819 r  cpu0/if_id0/jmp_addr1_carry__2_i_2/O
                         net (fo=2, routed)           0.725    12.545    cpu0/ex_mem0/id_reg1[1]
    SLICE_X48Y10         LUT5 (Prop_lut5_I2_O)        0.124    12.669 r  cpu0/ex_mem0/jmp_addr1_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.669    cpu0/id0/ex_jmp_addr_reg[15][2]
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.067 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.067    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.181    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.515 r  cpu0/id0/jmp_addr1_carry__4/O[1]
                         net (fo=1, routed)           0.555    14.069    cpu0/id0/jmp_addr1[21]
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.303    14.372 r  cpu0/id0/ex_jmp_addr[21]_i_1/O
                         net (fo=1, routed)           0.000    14.372    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[20]
    SLICE_X49Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.445    14.786    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[21]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.032    15.043    cpu0/id_ex0/ex_jmp_addr_reg[21]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -14.372    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 3.673ns (39.698%)  route 5.579ns (60.302%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.748 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/O[1]
                         net (fo=1, routed)           0.526     9.275    cpu0/id_ex0/ex0/data0[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.306     9.581 r  cpu0/id_ex0/mem_rd_data[13]_i_3/O
                         net (fo=1, routed)           0.452    10.032    cpu0/id_ex0/mem_rd_data[13]_i_3_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    10.156 f  cpu0/id_ex0/mem_rd_data[13]_i_2/O
                         net (fo=2, routed)           0.702    10.859    cpu0/id_ex0/mem_rd_data[13]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.983 r  cpu0/id_ex0/mem_rd_data[13]_i_1/O
                         net (fo=5, routed)           0.713    11.695    cpu0/if_id0/ex_reg1_reg[31][13]
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    11.819 r  cpu0/if_id0/jmp_addr1_carry__2_i_2/O
                         net (fo=2, routed)           0.725    12.545    cpu0/ex_mem0/id_reg1[1]
    SLICE_X48Y10         LUT5 (Prop_lut5_I2_O)        0.124    12.669 r  cpu0/ex_mem0/jmp_addr1_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.669    cpu0/id0/ex_jmp_addr_reg[15][2]
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.067 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.067    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.401 r  cpu0/id0/jmp_addr1_carry__3/O[1]
                         net (fo=1, routed)           0.640    14.041    cpu0/id0/jmp_addr1[17]
    SLICE_X49Y15         LUT4 (Prop_lut4_I0_O)        0.303    14.344 r  cpu0/id0/ex_jmp_addr[17]_i_1/O
                         net (fo=1, routed)           0.000    14.344    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[16]
    SLICE_X49Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.445    14.786    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X49Y15         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[17]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X49Y15         FDRE (Setup_fdre_C_D)        0.029    15.040    cpu0/id_ex0/ex_jmp_addr_reg[17]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.210ns  (logic 3.691ns (40.076%)  route 5.519ns (59.924%))
  Logic Levels:           14  (CARRY4=7 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.570     5.091    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X52Y7          FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y7          FDRE (Prop_fdre_C_Q)         0.518     5.609 r  cpu0/id_ex0/ex_reg2_reg[0]/Q
                         net (fo=31, routed)          1.020     6.629    cpu0/id_ex0/ex_reg2[0]
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124     6.753 r  cpu0/id_ex0/mem_rd_data[0]_i_17/O
                         net (fo=1, routed)           0.801     7.554    cpu0/id_ex0/mem_rd_data[0]_i_17_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     8.191 r  cpu0/id_ex0/mem_rd_data_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.191    cpu0/id_ex0/mem_rd_data_reg[0]_i_5_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.308 r  cpu0/id_ex0/mem_rd_data_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     8.308    cpu0/id_ex0/mem_rd_data_reg[7]_i_11_n_0
    SLICE_X56Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.425 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_17/CO[3]
                         net (fo=1, routed)           0.000     8.425    cpu0/id_ex0/mem_rd_data_reg[15]_i_17_n_0
    SLICE_X56Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.748 r  cpu0/id_ex0/mem_rd_data_reg[15]_i_13/O[1]
                         net (fo=1, routed)           0.526     9.275    cpu0/id_ex0/ex0/data0[13]
    SLICE_X60Y11         LUT6 (Prop_lut6_I4_O)        0.306     9.581 r  cpu0/id_ex0/mem_rd_data[13]_i_3/O
                         net (fo=1, routed)           0.452    10.032    cpu0/id_ex0/mem_rd_data[13]_i_3_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I2_O)        0.124    10.156 f  cpu0/id_ex0/mem_rd_data[13]_i_2/O
                         net (fo=2, routed)           0.702    10.859    cpu0/id_ex0/mem_rd_data[13]_i_2_n_0
    SLICE_X54Y10         LUT6 (Prop_lut6_I0_O)        0.124    10.983 r  cpu0/id_ex0/mem_rd_data[13]_i_1/O
                         net (fo=5, routed)           0.713    11.695    cpu0/if_id0/ex_reg1_reg[31][13]
    SLICE_X50Y7          LUT6 (Prop_lut6_I3_O)        0.124    11.819 r  cpu0/if_id0/jmp_addr1_carry__2_i_2/O
                         net (fo=2, routed)           0.725    12.545    cpu0/ex_mem0/id_reg1[1]
    SLICE_X48Y10         LUT5 (Prop_lut5_I2_O)        0.124    12.669 r  cpu0/ex_mem0/jmp_addr1_carry__2_i_6/O
                         net (fo=1, routed)           0.000    12.669    cpu0/id0/ex_jmp_addr_reg[15][2]
    SLICE_X48Y10         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.067 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.067    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.181    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.420 r  cpu0/id0/jmp_addr1_carry__4/O[2]
                         net (fo=1, routed)           0.580    13.999    cpu0/id0/jmp_addr1[22]
    SLICE_X49Y16         LUT4 (Prop_lut4_I0_O)        0.302    14.301 r  cpu0/id0/ex_jmp_addr[22]_i_1/O
                         net (fo=1, routed)           0.000    14.301    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[21]
    SLICE_X49Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.444    14.785    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[22]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)        0.031    15.041    cpu0/id_ex0/ex_jmp_addr_reg[22]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -14.301    
  -------------------------------------------------------------------
                         slack                                  0.740    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 hci0/q_io_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/mem_ctrl0/data_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.186ns (45.686%)  route 0.221ns (54.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.561     1.444    hci0/clk
    SLICE_X32Y10         FDRE                                         r  hci0/q_io_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  hci0/q_io_dout_reg[2]/Q
                         net (fo=4, routed)           0.221     1.806    cpu0/mem_ctrl0/Q[2]
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.851 r  cpu0/mem_ctrl0/data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     1.851    cpu0/mem_ctrl0/data_out[10]_i_1_n_0
    SLICE_X39Y10         FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.830     1.957    cpu0/mem_ctrl0/EXCLK_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  cpu0/mem_ctrl0/data_out_reg[10]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.092     1.800    cpu0/mem_ctrl0/data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rst_delay_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_reg_replica_6/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.031%)  route 0.273ns (65.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 r  rst_delay_reg/Q
                         net (fo=9, routed)           0.273     1.859    rst_delay
    SLICE_X39Y12         FDPE                                         r  rst_reg_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.828     1.955    EXCLK_IBUF_BUFG
    SLICE_X39Y12         FDPE                                         r  rst_reg_replica_6/C
                         clock pessimism             -0.249     1.706    
    SLICE_X39Y12         FDPE (Hold_fdpe_C_D)         0.072     1.778    rst_reg_replica_6
  -------------------------------------------------------------------
                         required time                         -1.778    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X35Y1          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.266     1.853    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A0
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.832     1.959    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP/CLK
                         clock pessimism             -0.500     1.459    
    SLICE_X34Y1          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/DP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X35Y1          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.266     1.853    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/A0
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.832     1.959    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/WCLK
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.500     1.459    
    SLICE_X34Y1          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X35Y1          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.266     1.853    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A0
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.832     1.959    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP/CLK
                         clock pessimism             -0.500     1.459    
    SLICE_X34Y1          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/DP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hci0/io_in_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.643%)  route 0.266ns (65.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.563     1.446    hci0/io_in_fifo/clk
    SLICE_X35Y1          FDRE                                         r  hci0/io_in_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  hci0/io_in_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.266     1.853    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/A0
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.832     1.959    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/WCLK
    SLICE_X34Y1          RAMD64E                                      r  hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.500     1.459    
    SLICE_X34Y1          RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.769    hci0/io_in_fifo/q_data_array_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.565     1.448    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X15Y9          FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.274     1.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.835     1.962    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.770    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.565     1.448    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X15Y9          FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.274     1.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.835     1.962    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.770    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.565     1.448    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X15Y9          FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.274     1.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.835     1.962    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.770    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.007%)  route 0.274ns (65.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.565     1.448    hci0/uart_blk/uart_rx_fifo/clk
    SLICE_X15Y9          FDRE                                         r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y9          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  hci0/uart_blk/uart_rx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=20, routed)          0.274     1.863    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/ADDRD1
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.835     1.962    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/WCLK
    SLICE_X14Y9          RAMD32                                       r  hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.501     1.461    
    SLICE_X14Y9          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.770    hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4   ram0/ram_bram/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y4   ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y5   ram0/ram_bram/ram_reg_1_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/ram_bram/ram_reg_2_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/ram_bram/ram_reg_2_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/ram_bram/ram_reg_3_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y7   hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y7   hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X42Y7   hci0/io_in_fifo/q_data_array_reg_640_703_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y2   hci0/io_in_fifo/q_data_array_reg_64_127_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y6   hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y6   hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y6   hci0/io_in_fifo/q_data_array_reg_64_127_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y13  hci0/io_in_fifo/q_data_array_reg_640_703_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y13  hci0/io_in_fifo/q_data_array_reg_640_703_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y13  hci0/io_in_fifo/q_data_array_reg_640_703_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y13  hci0/io_in_fifo/q_data_array_reg_640_703_7_7/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_6_6/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_6_6/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_7_7/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y27  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y16  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.551ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.582ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 0.456ns (15.131%)  route 2.558ns (84.869%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.558     8.099    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X31Y24         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.428    14.769    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y24         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.275    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X31Y24         FDPE (Recov_fdpe_C_PRE)     -0.359    14.650    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         14.650    
                         arrival time                          -8.099    
  -------------------------------------------------------------------
                         slack                                  6.551    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.456ns (15.860%)  route 2.419ns (84.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.419     7.960    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.456ns (15.860%)  route 2.419ns (84.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.419     7.960    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.645ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.875ns  (logic 0.456ns (15.860%)  route 2.419ns (84.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.419     7.960    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X31Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X31Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.960    
  -------------------------------------------------------------------
                         slack                                  6.645    

Slack (MET) :             6.795ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.456ns (16.722%)  route 2.271ns (83.278%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.271     7.812    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X31Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X31Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[7]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X31Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_tx_blk/q_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.812    
  -------------------------------------------------------------------
                         slack                                  6.795    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.456ns (16.757%)  route 2.265ns (83.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.265     7.807    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X32Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.721ns  (logic 0.456ns (16.757%)  route 2.265ns (83.243%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.265     7.807    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X32Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X32Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    hci0/uart_blk/uart_tx_blk/q_tx_done_tick_reg
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.804ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.456ns (16.784%)  route 2.261ns (83.216%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         2.261     7.802    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X33Y23         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.430    14.771    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X33Y23         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X33Y23         FDCE (Recov_fdce_C_CLR)     -0.405    14.606    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.606    
                         arrival time                          -7.802    
  -------------------------------------------------------------------
                         slack                                  6.804    

Slack (MET) :             7.098ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.423ns  (logic 0.456ns (18.817%)  route 1.967ns (81.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         1.967     7.509    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X32Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X32Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X32Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  7.098    

Slack (MET) :             7.103ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.419ns  (logic 0.456ns (18.851%)  route 1.963ns (81.149%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.564     5.085    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.456     5.541 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         1.963     7.504    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X33Y22         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        1.431    14.772    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X33Y22         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X33Y22         FDCE (Recov_fdce_C_CLR)     -0.405    14.607    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                  7.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.772%)  route 0.367ns (72.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.367     1.953    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y2          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y2          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.772%)  route 0.367ns (72.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.367     1.953    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y2          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y2          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.772%)  route 0.367ns (72.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.367     1.953    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y2          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y2          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.141ns (27.772%)  route 0.367ns (72.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.367     1.953    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y2          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y2          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.141ns (27.536%)  route 0.371ns (72.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.371     1.957    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X32Y2          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X32Y2          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X32Y2          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.996%)  route 0.423ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.423     2.009    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y1          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y1          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.996%)  route 0.423ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.423     2.009    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y1          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y1          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.996%)  route 0.423ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.423     2.009    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y1          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y1          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.996%)  route 0.423ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.423     2.009    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y1          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y1          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.141ns (24.996%)  route 0.423ns (75.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.562     1.445    EXCLK_IBUF_BUFG
    SLICE_X33Y8          FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDPE (Prop_fdpe_C_Q)         0.141     1.586 f  rst_reg_replica_5/Q
                         net (fo=181, routed)         0.423     2.009    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X33Y1          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2287, routed)        0.833     1.960    hci0/uart_blk/uart_baud_clk_blk/clk
    SLICE_X33Y1          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]/C
                         clock pessimism             -0.497     1.463    
    SLICE_X33Y1          FDCE (Remov_fdce_C_CLR)     -0.092     1.371    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.371    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.638    





