Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Jun 13 15:54:33 2021
| Host         : DESKTOP-G5VPU6Q running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.620        0.000                      0               105749        0.010        0.000                      0               105749        7.000        0.000                       0                 80609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                      ------------       ----------      --------------
clk_fpga_0                                                                 {0.000 10.000}     20.000          50.000          
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1  {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0                                                       {10.000 20.000}    20.000          50.000          
  clkfbout_clk_wiz_0                                                       {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                       5.344        0.000                      0               105686        0.010        0.000                      0               105686        9.020        0.000                       0                 80597  
design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1                                                                                                                                                    7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                            17.573        0.000                      0                    5        0.206        0.000                      0                    5        9.020        0.000                       0                     8  
  clkfbout_clk_wiz_0                                                                                                                                                                                                        17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  clk_fpga_0                5.077        0.000                      0                  512        9.735        0.000                      0                  512  
clk_fpga_0          clk_out1_clk_wiz_0        0.620        0.000                      0                   58        9.976        0.000                      0                   58  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.963ns  (logic 0.456ns (3.266%)  route 13.507ns (96.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 22.923 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.698     2.992    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X55Y70         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][8]/Q
                         net (fo=17, routed)         13.507    16.955    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/B[8]
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.744    22.923    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.129    23.052    
                         clock uncertainty           -0.302    22.750    
    DSP48_X2Y58          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    22.300    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -16.955    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.537ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[3].dout_r_reg[19][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.205ns  (logic 0.718ns (5.055%)  route 13.487ns (94.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.884ns = ( 22.884 - 20.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.704     2.998    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X81Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/Q
                         net (fo=117, routed)        13.487    16.904    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[3].PE/genblk2[2].genblk1[3].dout_r_reg[19][11]
    SLICE_X57Y115        LUT5 (Prop_lut5_I1_O)        0.299    17.203 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[3].PE/genblk2[2].genblk1[3].dout_r[19][6]_i_1/O
                         net (fo=1, routed)           0.000    17.203    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[3].PE_n_25
    SLICE_X57Y115        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[3].dout_r_reg[19][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.705    22.884    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y115        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[3].dout_r_reg[19][6]/C
                         clock pessimism              0.129    23.013    
                         clock uncertainty           -0.302    22.711    
    SLICE_X57Y115        FDRE (Setup_fdre_C_D)        0.029    22.740    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[3].dout_r_reg[19][6]
  -------------------------------------------------------------------
                         required time                         22.740    
                         arrival time                         -17.203    
  -------------------------------------------------------------------
                         slack                                  5.537    

Slack (MET) :             5.662ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.787ns  (logic 1.130ns (8.196%)  route 12.657ns (91.804%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 22.812 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.698     2.992    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X55Y70         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.456     3.448 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][8]/Q
                         net (fo=17, routed)         12.657    16.105    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/s_axis_b_tdata[8]
    SLICE_X53Y133        LUT6 (Prop_lut6_I5_O)        0.124    16.229 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1/O
                         net (fo=1, routed)           0.000    16.229    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/A[1]
    SLICE_X53Y133        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.779 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    16.779    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/carry_4
    SLICE_X53Y133        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.633    22.812    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/aclk
    SLICE_X53Y133        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                         clock pessimism              0.129    22.941    
                         clock uncertainty           -0.302    22.639    
    SLICE_X53Y133        FDRE (Setup_fdre_C_D)       -0.198    22.441    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/special_detect/detector_b/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD
  -------------------------------------------------------------------
                         required time                         22.441    
                         arrival time                         -16.779    
  -------------------------------------------------------------------
                         slack                                  5.662    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.043ns  (logic 0.718ns (5.113%)  route 13.325ns (94.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.889ns = ( 22.889 - 20.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.704     2.998    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X81Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/Q
                         net (fo=117, routed)        13.325    16.742    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/genblk2[2].genblk1[2].dout_r_reg[18][11]
    SLICE_X57Y107        LUT5 (Prop_lut5_I1_O)        0.299    17.041 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/genblk2[2].genblk1[2].dout_r[18][6]_i_1/O
                         net (fo=1, routed)           0.000    17.041    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE_n_25
    SLICE_X57Y107        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.710    22.889    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y107        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][6]/C
                         clock pessimism              0.129    23.018    
                         clock uncertainty           -0.302    22.716    
    SLICE_X57Y107        FDRE (Setup_fdre_C_D)        0.031    22.747    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][6]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                         -17.041    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.976ns  (logic 0.718ns (5.138%)  route 13.258ns (94.862%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.704     2.998    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X81Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/Q
                         net (fo=117, routed)        13.258    16.675    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/genblk2[2].genblk1[2].dout_r_reg[18][11]
    SLICE_X48Y115        LUT5 (Prop_lut5_I1_O)        0.299    16.974 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/genblk2[2].genblk1[2].dout_r[18][11]_i_1/O
                         net (fo=1, routed)           0.000    16.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE_n_20
    SLICE_X48Y115        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.645    22.824    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X48Y115        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][11]/C
                         clock pessimism              0.129    22.953    
                         clock uncertainty           -0.302    22.651    
    SLICE_X48Y115        FDRE (Setup_fdre_C_D)        0.029    22.680    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[2].dout_r_reg[18][11]
  -------------------------------------------------------------------
                         required time                         22.680    
                         arrival time                         -16.974    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.709ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.593ns  (logic 0.456ns (3.355%)  route 13.137ns (96.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 22.923 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.703     2.997    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X56Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.456     3.453 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][15]/Q
                         net (fo=17, routed)         13.137    16.590    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/B[15]
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.744    22.923    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.129    23.052    
                         clock uncertainty           -0.302    22.750    
    DSP48_X2Y58          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.450    22.300    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -16.590    
  -------------------------------------------------------------------
                         slack                                  5.709    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.089ns  (logic 0.718ns (5.096%)  route 13.371ns (94.904%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.894ns = ( 22.894 - 20.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.704     2.998    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X81Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/Q
                         net (fo=117, routed)        13.371    16.788    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[5].PE/genblk2[2].genblk1[5].dout_r_reg[21][11]
    SLICE_X66Y106        LUT5 (Prop_lut5_I1_O)        0.299    17.087 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[5].PE/genblk2[2].genblk1[5].dout_r[21][6]_i_1/O
                         net (fo=1, routed)           0.000    17.087    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[5].PE_n_25
    SLICE_X66Y106        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.715    22.894    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X66Y106        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][6]/C
                         clock pessimism              0.129    23.023    
                         clock uncertainty           -0.302    22.721    
    SLICE_X66Y106        FDRE (Setup_fdre_C_D)        0.079    22.800    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][6]
  -------------------------------------------------------------------
                         required time                         22.800    
                         arrival time                         -17.087    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             6.006ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[0].dout_r_reg[16][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.680ns  (logic 0.718ns (5.249%)  route 12.962ns (94.751%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 22.828 - 20.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.704     2.998    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X81Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/Q
                         net (fo=117, routed)        12.962    16.379    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/genblk2[2].genblk1[0].dout_r_reg[16][11]
    SLICE_X48Y109        LUT5 (Prop_lut5_I1_O)        0.299    16.678 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/genblk2[2].genblk1[0].dout_r[16][6]_i_1/O
                         net (fo=1, routed)           0.000    16.678    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE_n_25
    SLICE_X48Y109        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[0].dout_r_reg[16][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.649    22.828    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X48Y109        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[0].dout_r_reg[16][6]/C
                         clock pessimism              0.129    22.957    
                         clock uncertainty           -0.302    22.655    
    SLICE_X48Y109        FDRE (Setup_fdre_C_D)        0.029    22.684    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[0].dout_r_reg[16][6]
  -------------------------------------------------------------------
                         required time                         22.684    
                         arrival time                         -16.678    
  -------------------------------------------------------------------
                         slack                                  6.006    

Slack (MET) :             6.098ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.199ns  (logic 0.456ns (3.455%)  route 12.743ns (96.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.923ns = ( 22.923 - 20.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.709     3.003    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X55Y59         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y59         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[8][16]/Q
                         net (fo=17, routed)         12.743    16.202    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/B[16]
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.744    22.923    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/CLK
    DSP48_X2Y58          DSP48E1                                      r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.129    23.052    
                         clock uncertainty           -0.302    22.750    
    DSP48_X2Y58          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.450    22.300    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                         22.300    
                         arrival time                         -16.202    
  -------------------------------------------------------------------
                         slack                                  6.098    

Slack (MET) :             6.146ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.605ns  (logic 0.718ns (5.278%)  route 12.887ns (94.722%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 22.890 - 20.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.704     2.998    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X81Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y77         FDRE (Prop_fdre_C_Q)         0.419     3.417 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_CALC_reg[3]_rep__15/Q
                         net (fo=117, routed)        12.887    16.304    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[5].PE/genblk2[2].genblk1[5].dout_r_reg[21][11]
    SLICE_X57Y104        LUT5 (Prop_lut5_I1_O)        0.299    16.603 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[5].PE/genblk2[2].genblk1[5].dout_r[21][11]_i_1/O
                         net (fo=1, routed)           0.000    16.603    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[5].PE_n_20
    SLICE_X57Y104        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.711    22.890    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y104        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][11]/C
                         clock pessimism              0.129    23.019    
                         clock uncertainty           -0.302    22.717    
    SLICE_X57Y104        FDRE (Setup_fdre_C_D)        0.031    22.748    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[2].genblk1[5].dout_r_reg[21][11]
  -------------------------------------------------------------------
                         required time                         22.748    
                         arrival time                         -16.603    
  -------------------------------------------------------------------
                         slack                                  6.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.382%)  route 0.208ns (59.618%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.545     0.881    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y68         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/aligner.ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[37]/Q
                         net (fo=1, routed)           0.208     1.230    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[12]_1
    SLICE_X49Y65         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.818     1.184    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/aclk
    SLICE_X49Y65         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y65         FDRE (Hold_fdre_C_D)         0.071     1.220    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SML_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.026%)  route 0.203ns (58.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.545     0.881    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/aclk
    SLICE_X48Y72         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.203     1.224    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[3]
    SLICE_X52Y72         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.807     1.173    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/aclk
    SLICE_X52Y72         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]/C
                         clock pessimism             -0.035     1.138    
    SLICE_X52Y72         FDRE (Hold_fdre_C_D)         0.072     1.210    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.485%)  route 0.157ns (51.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.621     0.957    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/aclk
    SLICE_X50Y124        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.148     1.105 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]/Q
                         net (fo=1, routed)           0.157     1.262    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][4]
    SLICE_X49Y123        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.895     1.261    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/aclk
    SLICE_X49Y123        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X49Y123        FDRE (Hold_fdre_C_D)         0.025     1.247    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[7].PE/MAC/U0/i_synth/FMA_OP.OP/mul_exp_inc_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.777%)  route 0.158ns (55.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.559     0.895    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X49Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=1, routed)           0.158     1.180    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg_n_0_[2][8]
    SLICE_X50Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.823     1.189    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X50Y38         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X50Y38         FDRE (Hold_fdre_C_D)         0.011     1.165    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][8]
  -------------------------------------------------------------------
                         required time                         -1.165    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.892%)  route 0.288ns (67.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.347ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.583     0.919    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X81Y96         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[19]/Q
                         net (fo=1, routed)           0.288     1.347    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[19]
    SLICE_X66Y100        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.935     1.301    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/aclk
    SLICE_X66Y100        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.064     1.330    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND2_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -1.330    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.171%)  route 0.219ns (60.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.978ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.642     0.978    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/aclk
    SLICE_X106Y49        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     1.119 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/SUM_RND2_DELAY/i_pipe/opt_has_pipe.first_q_reg[17]/Q
                         net (fo=2, routed)           0.219     1.337    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/add_mant[42]
    SLICE_X107Y50        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.906     1.272    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/aclk
    SLICE_X107Y50        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[42]/C
                         clock pessimism             -0.030     1.242    
    SLICE_X107Y50        FDRE (Hold_fdre_C_D)         0.078     1.320    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.961%)  route 0.170ns (57.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.624     0.960    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/aclk
    SLICE_X53Y127        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y127        FDRE (Prop_fdre_C_Q)         0.128     1.088 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/NORM/ROUND/LOGIC.RND1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][8]/Q
                         net (fo=1, routed)           0.170     1.258    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/round_mant[8]
    SLICE_X48Y126        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.895     1.261    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X48Y126        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[8]/C
                         clock pessimism             -0.039     1.222    
    SLICE_X48Y126        FDRE (Hold_fdre_C_D)         0.018     1.240    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.240    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.701%)  route 0.214ns (60.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.638     0.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/aclk
    SLICE_X47Y144        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y144        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.214     1.329    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.first_q_reg_n_0_[2]
    SLICE_X51Y144        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.906     1.272    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/aclk
    SLICE_X51Y144        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y144        FDRE (Hold_fdre_C_D)         0.076     1.309    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD1.ADD1/Q_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.309    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_INF_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.430%)  route 0.167ns (56.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.256ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.624     0.960    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/aclk
    SLICE_X48Y124        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDRE (Prop_fdre_C_Q)         0.128     1.088 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/specials_ab_delay/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.167     1.255    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_INF_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_0[0]
    SLICE_X53Y124        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_INF_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.890     1.256    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_INF_DELAY/i_pipe/aclk
    SLICE_X53Y124        FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_INF_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism             -0.039     1.217    
    SLICE_X53Y124        FDRE (Hold_fdre_C_D)         0.017     1.234    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/A_INF_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/psum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.128ns (43.250%)  route 0.168ns (56.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.551     0.887    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/aclk
    SLICE_X49Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/OP/RESULT_REG.NORMAL.mant_op_reg[4]/Q
                         net (fo=2, routed)           0.168     1.183    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/res[4]
    SLICE_X50Y61         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/psum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.818     1.184    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/s00_axi_aclk
    SLICE_X50Y61         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/psum_reg[4]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y61         FDRE (Hold_fdre_C_D)         0.011     1.160    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[2].PE/psum_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.160    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y33     design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[3].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X3Y55     design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[6].PE_COL[1].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y45     design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X3Y28     design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y46     design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X3Y29     design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[5].PE_COL[5].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         20.000      17.846     DSP48_X2Y58     design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[2].PE_COL[0].PE/MAC/U0/i_synth/FMA_OP.OP/mul/MULT/gDSP.gDSP_only.iDSP/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][4]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][5]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][6]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y43    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y45    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X62Y45    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[7].PE_COL[6].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/STATE_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X58Y35    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[0].PE_COL[3].PE/MAC/U0/i_synth/FMA_OP.OP/mul_sign_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y21    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[4].PE_COL[5].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y13    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[1].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y13    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[1].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y13    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[1].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X26Y13    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[1].PE_COL[4].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y22    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[4].PE_COL[5].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y22    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[4].PE_COL[5].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][1]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y22    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[4].PE_COL[5].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][2]_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X82Y22    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/PE_ROW[4].PE_COL[5].PE/MAC/U0/i_synth/FMA_OP.OP/addsub/add/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][3]_srl6/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
  To Clock:  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       17.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.573ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.895ns  (logic 0.456ns (24.059%)  route 1.439ns (75.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 31.563 - 30.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 11.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.637    11.637    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456    12.093 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           1.439    13.532    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    31.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.004    31.567    
                         clock uncertainty           -0.102    31.465    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.106    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.106    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                 17.573    

Slack (MET) :             17.615ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.857ns  (logic 0.456ns (24.552%)  route 1.401ns (75.448%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 31.566 - 30.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 11.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.637    11.637    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.456    12.093 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           1.401    13.494    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_B
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.566    31.566    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.004    31.570    
                         clock uncertainty           -0.102    31.468    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                     -0.359    31.109    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         31.109    
                         arrival time                         -13.494    
  -------------------------------------------------------------------
                         slack                                 17.615    

Slack (MET) :             17.733ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.967ns  (logic 0.773ns (39.307%)  route 1.194ns (60.693%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.466ns = ( 31.466 - 30.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 11.697 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.697    11.697    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y71         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         FDRE (Prop_fdre_C_Q)         0.478    12.175 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/Q
                         net (fo=1, routed)           1.194    13.369    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[4]
    SLICE_X49Y70         LUT2 (Prop_lut2_I1_O)        0.295    13.664 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    13.664    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.466    31.466    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism              0.004    31.470    
                         clock uncertainty           -0.102    31.367    
    SLICE_X49Y70         FDRE (Setup_fdre_C_D)        0.029    31.396    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                         31.396    
                         arrival time                         -13.664    
  -------------------------------------------------------------------
                         slack                                 17.733    

Slack (MET) :             18.006ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.563ns  (logic 0.419ns (26.800%)  route 1.144ns (73.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 31.524 - 30.000 ) 
    Source Clock Delay      (SCD):    1.637ns = ( 11.637 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.637    11.637    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.419    12.056 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           1.144    13.200    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y71         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.524    31.524    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y71         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism              0.004    31.528    
                         clock uncertainty           -0.102    31.425    
    SLICE_X54Y71         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.219    31.206    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                         31.206    
                         arrival time                         -13.200    
  -------------------------------------------------------------------
                         slack                                 18.006    

Slack (MET) :             18.389ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@30.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.617ns  (logic 1.617ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.524ns = ( 31.524 - 30.000 ) 
    Source Clock Delay      (SCD):    1.697ns = ( 11.697 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.697    11.697    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y71         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617    13.314 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    13.314    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X54Y71         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    30.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    31.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    27.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    29.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    30.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.524    31.524    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y71         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism              0.163    31.687    
                         clock uncertainty           -0.102    31.585    
    SLICE_X54Y71         FDRE (Setup_fdre_C_D)        0.118    31.703    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                         31.703    
                         arrival time                         -13.314    
  -------------------------------------------------------------------
                         slack                                 18.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.370%)  route 0.070ns (23.630%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns = ( 10.813 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.546    10.546    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128    10.674 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070    10.744    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.099    10.843 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000    10.843    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.813    10.813    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                         clock pessimism             -0.267    10.546    
    SLICE_X49Y70         FDRE (Hold_fdre_C_D)         0.091    10.637    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg
  -------------------------------------------------------------------
                         required time                        -10.637    
                         arrival time                          10.843    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.596ns  (logic 0.128ns (21.461%)  route 0.468ns (78.539%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 10.833 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.546    10.546    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.128    10.674 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.468    11.142    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X54Y71         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.833    10.833    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y71         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                         clock pessimism             -0.005    10.828    
    SLICE_X54Y71         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063    10.891    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3
  -------------------------------------------------------------------
                         required time                        -10.891    
                         arrival time                          11.142    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.773ns  (logic 0.141ns (18.232%)  route 0.632ns (81.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 10.872 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.546    10.546    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    10.687 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.632    11.319    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.872    10.872    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.005    10.867    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    11.056    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.056    
                         arrival time                          11.319    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.864%)  route 0.648ns (82.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.546ns = ( 10.546 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.546    10.546    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X49Y70         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y70         FDRE (Prop_fdre_C_Q)         0.141    10.687 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.648    11.335    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_B
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.005    10.870    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_RSTRAMB)
                                                      0.189    11.059    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.059    
                         arrival time                          11.335    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 10.833 - 10.000 ) 
    Source Clock Delay      (SCD):    0.566ns = ( 10.566 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.566    10.566    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y71         SRL16E                                       r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y71         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488    11.054 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000    11.054    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X54Y71         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.833    10.833    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/clkb
    SLICE_X54Y71         FDRE                                         r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
                         clock pessimism             -0.267    10.566    
    SLICE_X54Y71         FDRE (Hold_fdre_C_D)         0.131    10.697    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]
  -------------------------------------------------------------------
                         required time                        -10.697    
                         arrival time                          11.054    
  -------------------------------------------------------------------
                         slack                                  0.357    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y15     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y14     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y70     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X54Y71     design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.735ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.363ns  (logic 2.578ns (48.070%)  route 2.785ns (51.930%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.725 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[10]
                         net (fo=1, routed)           1.386    15.575    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[10]
    SLICE_X56Y67         LUT5 (Prop_lut5_I0_O)        0.124    15.699 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][10]_i_1/O
                         net (fo=16, routed)          1.399    17.099    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][10]_i_1_n_0
    SLICE_X84Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.546    22.725    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X84Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][10]/C
                         clock pessimism              0.000    22.725    
                         clock uncertainty           -0.482    22.243    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)       -0.067    22.176    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][10]
  -------------------------------------------------------------------
                         required time                         22.176    
                         arrival time                         -17.099    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.273ns  (logic 2.578ns (48.890%)  route 2.695ns (51.110%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.640ns = ( 22.640 - 20.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 11.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.739    11.739    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454    14.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[13]
                         net (fo=1, routed)           1.310    15.504    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[29]
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.628 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][29]_i_1/O
                         net (fo=16, routed)          1.385    17.013    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][29]_i_1_n_0
    SLICE_X53Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.461    22.640    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][29]/C
                         clock pessimism              0.000    22.640    
                         clock uncertainty           -0.482    22.158    
    SLICE_X53Y63         FDRE (Setup_fdre_C_D)       -0.062    22.096    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][29]
  -------------------------------------------------------------------
                         required time                         22.096    
                         arrival time                         -17.013    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.313ns  (logic 2.578ns (48.523%)  route 2.735ns (51.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.971ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 22.707 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[10]
                         net (fo=1, routed)           1.386    15.575    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[10]
    SLICE_X56Y67         LUT5 (Prop_lut5_I0_O)        0.124    15.699 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][10]_i_1/O
                         net (fo=16, routed)          1.349    17.048    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][10]_i_1_n_0
    SLICE_X63Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.528    22.707    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X63Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][10]/C
                         clock pessimism              0.000    22.707    
                         clock uncertainty           -0.482    22.225    
    SLICE_X63Y78         FDRE (Setup_fdre_C_D)       -0.071    22.154    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][10]
  -------------------------------------------------------------------
                         required time                         22.154    
                         arrival time                         -17.048    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.138ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.263ns  (logic 2.578ns (48.988%)  route 2.685ns (51.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.975ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 22.715 - 20.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 11.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.739    11.739    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454    14.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[13]
                         net (fo=1, routed)           1.310    15.504    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[29]
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.628 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][29]_i_1/O
                         net (fo=16, routed)          1.374    17.002    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][29]_i_1_n_0
    SLICE_X55Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.536    22.715    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X55Y54         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][29]/C
                         clock pessimism              0.000    22.715    
                         clock uncertainty           -0.482    22.233    
    SLICE_X55Y54         FDRE (Setup_fdre_C_D)       -0.093    22.140    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][29]
  -------------------------------------------------------------------
                         required time                         22.140    
                         arrival time                         -17.002    
  -------------------------------------------------------------------
                         slack                                  5.138    

Slack (MET) :             5.187ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.158ns  (logic 2.578ns (49.982%)  route 2.580ns (50.018%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.630ns = ( 22.630 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[10]
                         net (fo=1, routed)           1.386    15.575    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[10]
    SLICE_X56Y67         LUT5 (Prop_lut5_I0_O)        0.124    15.699 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][10]_i_1/O
                         net (fo=16, routed)          1.194    16.893    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][10]_i_1_n_0
    SLICE_X52Y76         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.451    22.630    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X52Y76         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][10]/C
                         clock pessimism              0.000    22.630    
                         clock uncertainty           -0.482    22.148    
    SLICE_X52Y76         FDRE (Setup_fdre_C_D)       -0.067    22.081    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][10]
  -------------------------------------------------------------------
                         required time                         22.081    
                         arrival time                         -16.893    
  -------------------------------------------------------------------
                         slack                                  5.187    

Slack (MET) :             5.206ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.189ns  (logic 2.578ns (49.686%)  route 2.611ns (50.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 22.705 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12]
                         net (fo=1, routed)           1.458    15.648    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[12]
    SLICE_X58Y64         LUT5 (Prop_lut5_I0_O)        0.124    15.772 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1/O
                         net (fo=16, routed)          1.152    16.924    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1_n_0
    SLICE_X63Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.526    22.705    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X63Y77         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][12]/C
                         clock pessimism              0.000    22.705    
                         clock uncertainty           -0.482    22.223    
    SLICE_X63Y77         FDRE (Setup_fdre_C_D)       -0.093    22.130    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[6][12]
  -------------------------------------------------------------------
                         required time                         22.130    
                         arrival time                         -16.924    
  -------------------------------------------------------------------
                         slack                                  5.206    

Slack (MET) :             5.208ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[5][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.254ns  (logic 2.578ns (49.067%)  route 2.676ns (50.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.974ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 22.714 - 20.000 ) 
    Source Clock Delay      (SCD):    1.739ns = ( 11.739 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.739    11.739    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      2.454    14.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[13]
                         net (fo=1, routed)           1.310    15.504    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[29]
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.124    15.628 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][29]_i_1/O
                         net (fo=16, routed)          1.366    16.993    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][29]_i_1_n_0
    SLICE_X58Y59         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[5][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.535    22.714    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X58Y59         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[5][29]/C
                         clock pessimism              0.000    22.714    
                         clock uncertainty           -0.482    22.232    
    SLICE_X58Y59         FDRE (Setup_fdre_C_D)       -0.030    22.202    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[5][29]
  -------------------------------------------------------------------
                         required time                         22.202    
                         arrival time                         -16.993    
  -------------------------------------------------------------------
                         slack                                  5.208    

Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.213ns  (logic 2.578ns (49.450%)  route 2.635ns (50.550%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 22.725 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12]
                         net (fo=1, routed)           1.458    15.648    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[12]
    SLICE_X58Y64         LUT5 (Prop_lut5_I0_O)        0.124    15.772 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1/O
                         net (fo=16, routed)          1.177    16.949    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1_n_0
    SLICE_X84Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.546    22.725    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X84Y56         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][12]/C
                         clock pessimism              0.000    22.725    
                         clock uncertainty           -0.482    22.243    
    SLICE_X84Y56         FDRE (Setup_fdre_C_D)       -0.081    22.162    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[11][12]
  -------------------------------------------------------------------
                         required time                         22.162    
                         arrival time                         -16.949    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.188ns  (logic 2.578ns (49.688%)  route 2.610ns (50.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 22.701 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12]
                         net (fo=1, routed)           1.458    15.648    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[12]
    SLICE_X58Y64         LUT5 (Prop_lut5_I0_O)        0.124    15.772 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1/O
                         net (fo=16, routed)          1.152    16.924    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1_n_0
    SLICE_X59Y76         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.522    22.701    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X59Y76         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][12]/C
                         clock pessimism              0.000    22.701    
                         clock uncertainty           -0.482    22.219    
    SLICE_X59Y76         FDRE (Setup_fdre_C_D)       -0.081    22.138    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][12]
  -------------------------------------------------------------------
                         required time                         22.138    
                         arrival time                         -16.924    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.224ns  (required time - arrival time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        5.173ns  (logic 2.578ns (49.835%)  route 2.595ns (50.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 22.708 - 20.000 ) 
    Source Clock Delay      (SCD):    1.735ns = ( 11.735 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.980    11.980    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287     7.693 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     9.899    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.735    11.735    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[12])
                                                      2.454    14.189 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[12]
                         net (fo=1, routed)           1.458    15.648    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[12]
    SLICE_X58Y64         LUT5 (Prop_lut5_I0_O)        0.124    15.772 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1/O
                         net (fo=16, routed)          1.137    16.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][12]_i_1_n_0
    SLICE_X64Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.529    22.708    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X64Y78         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][12]/C
                         clock pessimism              0.000    22.708    
                         clock uncertainty           -0.482    22.226    
    SLICE_X64Y78         FDRE (Setup_fdre_C_D)       -0.093    22.133    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][12]
  -------------------------------------------------------------------
                         required time                         22.133    
                         arrival time                         -16.909    
  -------------------------------------------------------------------
                         slack                                  5.224    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.735ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.933ns  (logic 0.630ns (67.522%)  route 0.303ns (32.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[9]
                         net (fo=1, routed)           0.303    11.496    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[25]
    SLICE_X54Y67         LUT5 (Prop_lut5_I0_O)        0.045    11.541 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][25]_i_1/O
                         net (fo=16, routed)          0.000    11.541    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][25]_i_1_n_0
    SLICE_X54Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.837     1.203    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X54Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][25]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.482     1.685    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.121     1.806    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][25]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                          11.541    
  -------------------------------------------------------------------
                         slack                                  9.735    

Slack (MET) :             9.853ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.024ns  (logic 0.630ns (61.527%)  route 0.394ns (38.474%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[5]
                         net (fo=1, routed)           0.394    11.587    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[21]
    SLICE_X55Y63         LUT5 (Prop_lut5_I0_O)        0.045    11.632 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][21]_i_1/O
                         net (fo=16, routed)          0.000    11.632    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][21]_i_1_n_0
    SLICE_X55Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.840     1.206    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X55Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][21]/C
                         clock pessimism              0.000     1.206    
                         clock uncertainty            0.482     1.688    
    SLICE_X55Y63         FDRE (Hold_fdre_C_D)         0.091     1.779    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[1][21]
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                          11.632    
  -------------------------------------------------------------------
                         slack                                  9.853    

Slack (MET) :             9.891ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.016ns  (logic 0.630ns (62.009%)  route 0.386ns (37.991%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.596ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=1, routed)           0.181    11.374    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[16]
    SLICE_X54Y70         LUT5 (Prop_lut5_I0_O)        0.045    11.419 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][16]_i_1/O
                         net (fo=16, routed)          0.205    11.624    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][16]_i_1_n_0
    SLICE_X57Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.838     1.204    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][16]/C
                         clock pessimism              0.000     1.204    
                         clock uncertainty            0.482     1.686    
    SLICE_X57Y68         FDRE (Hold_fdre_C_D)         0.047     1.733    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][16]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                          11.624    
  -------------------------------------------------------------------
                         slack                                  9.891    

Slack (MET) :             9.930ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.079ns  (logic 0.630ns (58.404%)  route 0.449ns (41.596%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[10]
                         net (fo=1, routed)           0.307    11.500    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[26]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.045    11.545 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][26]_i_1/O
                         net (fo=16, routed)          0.142    11.687    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][26]_i_1_n_0
    SLICE_X57Y69         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.837     1.203    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y69         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][26]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.482     1.685    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.072     1.757    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][26]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                          11.687    
  -------------------------------------------------------------------
                         slack                                  9.930    

Slack (MET) :             9.943ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.066ns  (logic 0.630ns (59.115%)  route 0.436ns (40.885%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=1, routed)           0.181    11.374    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[16]
    SLICE_X54Y70         LUT5 (Prop_lut5_I0_O)        0.045    11.419 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][16]_i_1/O
                         net (fo=16, routed)          0.254    11.674    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][16]_i_1_n_0
    SLICE_X55Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.836     1.202    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X55Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][16]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.482     1.684    
    SLICE_X55Y68         FDRE (Hold_fdre_C_D)         0.047     1.731    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[3][16]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                          11.674    
  -------------------------------------------------------------------
                         slack                                  9.943    

Slack (MET) :             9.978ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.130ns  (logic 0.630ns (55.761%)  route 0.500ns (44.239%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[8]
                         net (fo=1, routed)           0.296    11.490    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[24]
    SLICE_X54Y69         LUT5 (Prop_lut5_I0_O)        0.045    11.535 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][24]_i_1/O
                         net (fo=16, routed)          0.203    11.738    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][24]_i_1_n_0
    SLICE_X54Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.837     1.203    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X54Y67         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][24]/C
                         clock pessimism              0.000     1.203    
                         clock uncertainty            0.482     1.685    
    SLICE_X54Y67         FDRE (Hold_fdre_C_D)         0.075     1.760    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[0][24]
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                          11.738    
  -------------------------------------------------------------------
                         slack                                  9.978    

Slack (MET) :             9.978ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.097ns  (logic 0.630ns (57.427%)  route 0.467ns (42.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=1, routed)           0.181    11.374    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[16]
    SLICE_X54Y70         LUT5 (Prop_lut5_I0_O)        0.045    11.419 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][16]_i_1/O
                         net (fo=16, routed)          0.286    11.705    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][16]_i_1_n_0
    SLICE_X63Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.833     1.199    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X63Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][16]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.482     1.681    
    SLICE_X63Y73         FDRE (Hold_fdre_C_D)         0.046     1.727    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[9][16]
  -------------------------------------------------------------------
                         required time                         -1.727    
                         arrival time                          11.705    
  -------------------------------------------------------------------
                         slack                                  9.978    

Slack (MET) :             9.982ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.125ns  (logic 0.630ns (56.006%)  route 0.495ns (43.994%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=1, routed)           0.238    11.432    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[18]
    SLICE_X54Y68         LUT5 (Prop_lut5_I0_O)        0.045    11.477 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][18]_i_1/O
                         net (fo=16, routed)          0.257    11.733    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][18]_i_1_n_0
    SLICE_X60Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.833     1.199    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X60Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][18]/C
                         clock pessimism              0.000     1.199    
                         clock uncertainty            0.482     1.681    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.070     1.751    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[12][18]
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                          11.733    
  -------------------------------------------------------------------
                         slack                                  9.982    

Slack (MET) :             9.998ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.126ns  (logic 0.630ns (55.931%)  route 0.496ns (44.069%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=1, routed)           0.238    11.432    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[18]
    SLICE_X54Y68         LUT5 (Prop_lut5_I0_O)        0.045    11.477 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][18]_i_1/O
                         net (fo=16, routed)          0.258    11.735    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][18]_i_1_n_0
    SLICE_X59Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.842     1.208    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X59Y63         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][18]/C
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.482     1.690    
    SLICE_X59Y63         FDRE (Hold_fdre_C_D)         0.047     1.737    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[2][18]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                          11.735    
  -------------------------------------------------------------------
                         slack                                  9.998    

Slack (MET) :             10.000ns  (arrival time - required time)
  Source:                 design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        1.139ns  (logic 0.630ns (55.326%)  route 0.509ns (44.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.594ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.608ns = ( 10.608 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.672    10.672    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     9.278 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     9.974    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.608    10.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      0.585    11.193 r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[10]
                         net (fo=1, routed)           0.307    11.500    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_rddata[26]
    SLICE_X56Y69         LUT5 (Prop_lut5_I0_O)        0.045    11.545 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][26]_i_1/O
                         net (fo=16, routed)          0.202    11.747    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb[0][26]_i_1_n_0
    SLICE_X54Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.836     1.202    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X54Y68         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][26]/C
                         clock pessimism              0.000     1.202    
                         clock uncertainty            0.482     1.684    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.063     1.747    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/gb_reg[4][26]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                          11.747    
  -------------------------------------------------------------------
                         slack                                 10.000    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.976ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.730ns  (logic 1.358ns (20.180%)  route 5.372ns (79.820%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.701     2.995    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X65Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/Q
                         net (fo=127, routed)         1.987     5.401    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I2_O)        0.299     5.700 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[10]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     5.700    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[10]_INST_0_i_20_n_0
    SLICE_X65Y38         MUXF7 (Prop_muxf7_I1_O)      0.217     5.917 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[10]_INST_0_i_8/O
                         net (fo=1, routed)           1.565     7.482    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[10]_INST_0_i_8_n_0
    SLICE_X66Y72         LUT6 (Prop_lut6_I0_O)        0.299     7.781 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.956     8.737    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[10]_INST_0_i_2_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I1_O)        0.124     8.861 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[10]_INST_0/O
                         net (fo=1, routed)           0.863     9.725    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[10]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    11.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.482    11.081    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                     -0.737    10.344    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.736ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.613ns  (logic 1.385ns (20.944%)  route 5.228ns (79.056%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.701     2.995    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X65Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/Q
                         net (fo=127, routed)         2.271     5.685    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1_n_0
    SLICE_X47Y48         LUT6 (Prop_lut6_I2_O)        0.299     5.984 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[7]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     5.984    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[7]_INST_0_i_26_n_0
    SLICE_X47Y48         MUXF7 (Prop_muxf7_I1_O)      0.245     6.229 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[7]_INST_0_i_10/O
                         net (fo=1, routed)           1.353     7.582    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[7]_INST_0_i_10_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.298     7.880 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.971     8.851    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[7]_INST_0_i_2_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I4_O)        0.124     8.975 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[7]_INST_0/O
                         net (fo=1, routed)           0.633     9.608    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[7]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    11.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.482    11.081    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                     -0.737    10.344    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -9.608    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.745ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.608ns  (logic 0.964ns (14.589%)  route 5.644ns (85.411%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.428ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.697     2.991    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X60Y72         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.419     3.410 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__2/Q
                         net (fo=127, routed)         2.321     5.731    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__2_n_0
    SLICE_X94Y43         LUT6 (Prop_lut6_I2_O)        0.297     6.028 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[11]_INST_0_i_16/O
                         net (fo=1, routed)           1.790     7.818    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[11]_INST_0_i_16_n_0
    SLICE_X67Y74         LUT6 (Prop_lut6_I5_O)        0.124     7.942 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.939     8.881    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[11]_INST_0_i_4_n_0
    SLICE_X55Y76         LUT6 (Prop_lut6_I5_O)        0.124     9.005 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[11]_INST_0/O
                         net (fo=1, routed)           0.594     9.599    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[11]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    11.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.482    11.081    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                     -0.737    10.344    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -9.599    
  -------------------------------------------------------------------
                         slack                                  0.745    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.597ns  (logic 1.309ns (19.842%)  route 5.288ns (80.158%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.694     2.988    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X58Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/Q
                         net (fo=127, routed)         2.040     5.546    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep_n_0
    SLICE_X72Y37         LUT6 (Prop_lut6_I2_O)        0.124     5.670 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     5.670    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_20_n_0
    SLICE_X72Y37         MUXF7 (Prop_muxf7_I1_O)      0.245     5.915 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_7/O
                         net (fo=1, routed)           1.744     7.659    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_7_n_0
    SLICE_X80Y69         LUT6 (Prop_lut6_I5_O)        0.298     7.957 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_1/O
                         net (fo=1, routed)           1.037     8.994    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0_i_1_n_0
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.124     9.118 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[25]_INST_0/O
                         net (fo=1, routed)           0.467     9.585    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.566    11.566    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.482    11.084    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                     -0.737    10.347    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.565ns  (logic 1.387ns (21.128%)  route 5.178ns (78.872%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.701     2.995    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X65Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/Q
                         net (fo=127, routed)         2.115     5.529    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1_n_0
    SLICE_X34Y43         LUT6 (Prop_lut6_I2_O)        0.299     5.828 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[6]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     5.828    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[6]_INST_0_i_17_n_0
    SLICE_X34Y43         MUXF7 (Prop_muxf7_I1_O)      0.247     6.075 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[6]_INST_0_i_5/O
                         net (fo=1, routed)           1.441     7.516    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[6]_INST_0_i_5_n_0
    SLICE_X51Y63         LUT6 (Prop_lut6_I4_O)        0.298     7.814 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[6]_INST_0_i_1/O
                         net (fo=1, routed)           1.132     8.946    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[6]_INST_0_i_1_n_0
    SLICE_X56Y73         LUT6 (Prop_lut6_I0_O)        0.124     9.070 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[6]_INST_0/O
                         net (fo=1, routed)           0.490     9.560    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[6]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    11.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.482    11.081    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                     -0.737    10.344    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -9.560    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.515ns  (logic 1.282ns (19.678%)  route 5.233ns (80.322%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    2.988ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.694     2.988    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X58Y73         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y73         FDRE (Prop_fdre_C_Q)         0.518     3.506 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep/Q
                         net (fo=127, routed)         2.022     5.528    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep_n_0
    SLICE_X70Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.652 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0_i_22/O
                         net (fo=1, routed)           0.000     5.652    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0_i_22_n_0
    SLICE_X70Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.869 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0_i_8/O
                         net (fo=1, routed)           1.826     7.695    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0_i_8_n_0
    SLICE_X67Y70         LUT6 (Prop_lut6_I1_O)        0.299     7.994 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0_i_2/O
                         net (fo=1, routed)           0.758     8.752    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0_i_2_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.876 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0/O
                         net (fo=1, routed)           0.627     9.503    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.566    11.566    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.482    11.084    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                     -0.737    10.347    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -9.503    
  -------------------------------------------------------------------
                         slack                                  0.844    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.493ns  (logic 1.210ns (18.637%)  route 5.283ns (81.363%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.707     3.001    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X63Y65         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep__3/Q
                         net (fo=99, routed)          2.047     5.504    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[0]_rep__3_n_0
    SLICE_X94Y40         LUT6 (Prop_lut6_I4_O)        0.124     5.628 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0_i_12/O
                         net (fo=1, routed)           1.604     7.231    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0_i_12_n_0
    SLICE_X82Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.355 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     7.355    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0_i_3_n_0
    SLICE_X82Y70         MUXF7 (Prop_muxf7_I0_O)      0.209     7.564 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0_i_1/O
                         net (fo=1, routed)           1.150     8.715    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0_i_1_n_0
    SLICE_X55Y72         LUT6 (Prop_lut6_I2_O)        0.297     9.012 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0/O
                         net (fo=1, routed)           0.482     9.494    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    11.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.482    11.081    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                     -0.737    10.344    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 1.358ns (20.897%)  route 5.140ns (79.103%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.701     2.995    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X65Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y71         FDRE (Prop_fdre_C_Q)         0.419     3.414 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1/Q
                         net (fo=127, routed)         2.111     5.525    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__1_n_0
    SLICE_X83Y32         LUT6 (Prop_lut6_I2_O)        0.299     5.824 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[5]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     5.824    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[5]_INST_0_i_26_n_0
    SLICE_X83Y32         MUXF7 (Prop_muxf7_I1_O)      0.217     6.041 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[5]_INST_0_i_10/O
                         net (fo=1, routed)           1.764     7.805    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[5]_INST_0_i_10_n_0
    SLICE_X67Y71         LUT6 (Prop_lut6_I5_O)        0.299     8.104 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[5]_INST_0_i_2/O
                         net (fo=1, routed)           0.588     8.692    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[5]_INST_0_i_2_n_0
    SLICE_X56Y71         LUT6 (Prop_lut6_I5_O)        0.124     8.816 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[5]_INST_0/O
                         net (fo=1, routed)           0.677     9.493    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    11.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.482    11.081    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737    10.344    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -9.493    
  -------------------------------------------------------------------
                         slack                                  0.851    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.440ns  (logic 1.344ns (20.869%)  route 5.096ns (79.131%))
  Logic Levels:           5  (LUT6=4 MUXF7=1)
  Clock Path Skew:        -1.435ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.566ns = ( 11.566 - 10.000 ) 
    Source Clock Delay      (SCD):    3.001ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.707     3.001    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X63Y65         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y65         FDRE (Prop_fdre_C_Q)         0.456     3.457 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__0/Q
                         net (fo=127, routed)         2.053     5.510    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[1]_rep__0_n_0
    SLICE_X49Y96         LUT6 (Prop_lut6_I2_O)        0.124     5.634 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_26/O
                         net (fo=1, routed)           0.000     5.634    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_26_n_0
    SLICE_X49Y96         MUXF7 (Prop_muxf7_I1_O)      0.217     5.851 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_22/O
                         net (fo=1, routed)           0.702     6.552    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_22_n_0
    SLICE_X51Y87         LUT6 (Prop_lut6_I0_O)        0.299     6.851 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_13/O
                         net (fo=1, routed)           1.162     8.013    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_13_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I4_O)        0.124     8.137 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_4/O
                         net (fo=1, routed)           0.579     8.716    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0_i_4_n_0
    SLICE_X57Y70         LUT6 (Prop_lut6_I5_O)        0.124     8.840 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[21]_INST_0/O
                         net (fo=1, routed)           0.601     9.441    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.566    11.566    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.566    
                         clock uncertainty           -0.482    11.084    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                     -0.737    10.347    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.347    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.914ns  (required time - arrival time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[4].genblk1[0].dout_r_reg[32][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.346ns  (logic 1.215ns (19.146%)  route 5.131ns (80.854%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 11.563 - 10.000 ) 
    Source Clock Delay      (SCD):    3.084ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.790     3.084    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X95Y30         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[4].genblk1[0].dout_r_reg[32][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y30         FDRE (Prop_fdre_C_Q)         0.456     3.540 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[4].genblk1[0].dout_r_reg[32][3]/Q
                         net (fo=1, routed)           1.818     5.358    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/genblk2[4].genblk1[0].dout_r_reg[32]__0[3]
    SLICE_X63Y35         LUT6 (Prop_lut6_I5_O)        0.124     5.482 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     5.482    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[3]_INST_0_i_16_n_0
    SLICE_X63Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     5.694 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[3]_INST_0_i_6/O
                         net (fo=1, routed)           1.720     7.414    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[3]_INST_0_i_6_n_0
    SLICE_X64Y67         LUT6 (Prop_lut6_I3_O)        0.299     7.713 f  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[3]_INST_0_i_1/O
                         net (fo=1, routed)           1.101     8.814    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[3]_INST_0_i_1_n_0
    SLICE_X62Y77         LUT6 (Prop_lut6_I0_O)        0.124     8.938 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[3]_INST_0/O
                         net (fo=1, routed)           0.492     9.430    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       1.770    11.770    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     7.897 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     9.909    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           1.563    11.563    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    11.563    
                         clock uncertainty           -0.482    11.081    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                     -0.737    10.344    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         10.344    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  0.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.976ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.752%)  route 0.565ns (75.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.878ns = ( 20.878 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.542    20.878    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    21.019 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=32, routed)          0.459    21.477    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state[1]
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.045    21.522 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[28]_INST_0/O
                         net (fo=1, routed)           0.107    21.629    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[12]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.629    
  -------------------------------------------------------------------
                         slack                                  9.976    

Slack (MET) :             9.985ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.453%)  route 0.575ns (75.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.878ns = ( 20.878 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.542    20.878    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    21.019 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=32, routed)          0.428    21.446    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state[1]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    21.491 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[16]_INST_0/O
                         net (fo=1, routed)           0.147    21.638    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[0]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[0])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.638    
  -------------------------------------------------------------------
                         slack                                  9.985    

Slack (MET) :             9.988ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.451%)  route 0.575ns (75.549%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 10.872 - 10.000 ) 
    Source Clock Delay      (SCD):    0.878ns = ( 20.878 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.542    20.878    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    21.019 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=32, routed)          0.379    21.398    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state[1]
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.045    21.443 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[2]_INST_0/O
                         net (fo=1, routed)           0.196    21.638    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.872    10.872    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.872    
                         clock uncertainty            0.482    11.354    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    11.650    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.650    
                         arrival time                          21.638    
  -------------------------------------------------------------------
                         slack                                  9.988    

Slack (MET) :             10.000ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.776ns  (logic 0.186ns (23.976%)  route 0.590ns (76.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.878ns = ( 20.878 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.542    20.878    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    21.019 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=32, routed)          0.483    21.501    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state[1]
    SLICE_X55Y70         LUT6 (Prop_lut6_I2_O)        0.045    21.546 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[18]_INST_0/O
                         net (fo=1, routed)           0.107    21.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[2]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.653    
  -------------------------------------------------------------------
                         slack                                 10.000    

Slack (MET) :             10.043ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.818ns  (logic 0.186ns (22.727%)  route 0.632ns (77.273%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.878ns = ( 20.878 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.542    20.878    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    21.019 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=32, routed)          0.425    21.444    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state[1]
    SLICE_X54Y71         LUT6 (Prop_lut6_I2_O)        0.045    21.489 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[17]_INST_0/O
                         net (fo=1, routed)           0.207    21.696    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[1]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.696    
  -------------------------------------------------------------------
                         slack                                 10.043    

Slack (MET) :             10.044ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.680ns  (logic 0.186ns (27.369%)  route 0.494ns (72.631%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.905ns = ( 20.905 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.569    20.905    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X60Y72         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.141    21.046 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[6]/Q
                         net (fo=5, routed)           0.254    21.300    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[6]
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.045    21.345 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_addr[8]_INST_0/O
                         net (fo=2, routed)           0.240    21.584    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    11.540    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.540    
                         arrival time                          21.584    
  -------------------------------------------------------------------
                         slack                                 10.044    

Slack (MET) :             10.076ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.852ns  (logic 0.186ns (21.823%)  route 0.666ns (78.177%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.878ns = ( 20.878 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.542    20.878    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    21.019 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=32, routed)          0.485    21.504    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state[1]
    SLICE_X56Y73         LUT6 (Prop_lut6_I2_O)        0.045    21.549 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[29]_INST_0/O
                         net (fo=1, routed)           0.181    21.730    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[13]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.730    
  -------------------------------------------------------------------
                         slack                                 10.076    

Slack (MET) :             10.113ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.864ns  (logic 0.186ns (21.537%)  route 0.678ns (78.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 20.903 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.567    20.903    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y72         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    21.044 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/Q
                         net (fo=87, routed)          0.507    21.551    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[4]
    SLICE_X57Y70         LUT6 (Prop_lut6_I2_O)        0.045    21.596 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[24]_INST_0/O
                         net (fo=1, routed)           0.170    21.766    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[8]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.766    
  -------------------------------------------------------------------
                         slack                                 10.113    

Slack (MET) :             10.121ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.897ns  (logic 0.186ns (20.733%)  route 0.711ns (79.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.878ns = ( 20.878 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.542    20.878    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X53Y71         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141    21.019 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state_reg[1]/Q
                         net (fo=32, routed)          0.490    21.508    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/present_state[1]
    SLICE_X54Y70         LUT6 (Prop_lut6_I2_O)        0.045    21.553 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[20]_INST_0/O
                         net (fo=1, routed)           0.221    21.775    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[4]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.775    
  -------------------------------------------------------------------
                         slack                                 10.121    

Slack (MET) :             10.135ns  (arrival time - required time)
  Source:                 design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        0.886ns  (logic 0.186ns (20.985%)  route 0.700ns (79.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns = ( 10.875 - 10.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 20.903 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    20.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    20.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.567    20.903    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/s00_axi_aclk
    SLICE_X57Y72         FDRE                                         r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    21.044 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg[4]/Q
                         net (fo=87, routed)          0.513    21.557    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/cnt_HARV_reg__0[4]
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.045    21.602 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/m00_bram_wrdata[31]_INST_0/O
                         net (fo=1, routed)           0.187    21.789    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dinb[15]
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000    10.000 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=80598, routed)       0.945    10.945    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     9.219 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     9.971    design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    10.000 r  design_1_i/myip_0/inst/myip_v1_0_S00_AXI_inst/PE_ARRAY/u_clk/inst/clkout1_buf/O
                         net (fo=6, routed)           0.875    10.875    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.000    10.875    
                         clock uncertainty            0.482    11.357    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    11.653    design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                        -11.653    
                         arrival time                          21.789    
  -------------------------------------------------------------------
                         slack                                 10.135    





