
---------- Begin Simulation Statistics ----------
final_tick                                83112238000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148767                       # Simulator instruction rate (inst/s)
host_mem_usage                                 684988                       # Number of bytes of host memory used
host_op_rate                                   149059                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   672.19                       # Real time elapsed on the host
host_tick_rate                              123643663                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083112                       # Number of seconds simulated
sim_ticks                                 83112238000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.617498                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096252                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104301                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728739                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1021                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              720                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479125                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65352                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.662245                       # CPI: cycles per instruction
system.cpu.discardedOps                        190784                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615094                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408327                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002274                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33720606                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.601596                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        166224476                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132503870                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75345                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158924                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          308                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       769704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          182                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1539729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            183                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24587                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        52988                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22350                       # Transaction distribution
system.membus.trans_dist::ReadExReq             58999                       # Transaction distribution
system.membus.trans_dist::ReadExResp            58998                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24587                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       242509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 242509                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     34962688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                34962688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             83586                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   83586    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               83586                       # Request fanout histogram
system.membus.respLayer1.occupancy         1454020500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1030782000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            443437                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       783130                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          499                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           61595                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           326588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          326587                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       442874                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2308128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2309753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       271872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    383898368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              384170240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           75520                       # Total snoops (count)
system.tol2bus.snoopTraffic                  13564928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           845545                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000582                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.024164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 845054     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    490      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             845545                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3692428500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3462577494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2533999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  230                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               686202                       # number of demand (read+write) hits
system.l2.demand_hits::total                   686432                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 230                       # number of overall hits
system.l2.overall_hits::.cpu.data              686202                       # number of overall hits
system.l2.overall_hits::total                  686432                       # number of overall hits
system.l2.demand_misses::.cpu.inst                333                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              83260                       # number of demand (read+write) misses
system.l2.demand_misses::total                  83593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               333                       # number of overall misses
system.l2.overall_misses::.cpu.data             83260                       # number of overall misses
system.l2.overall_misses::total                 83593                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33178000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9894500000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9927678000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33178000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9894500000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9927678000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           769462                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               770025                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          769462                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              770025                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.591474                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.108205                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108559                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.591474                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.108205                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108559                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99633.633634                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118838.577949                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118762.073379                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99633.633634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118838.577949                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118762.073379                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               52988                       # number of writebacks
system.l2.writebacks::total                     52988                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         83254                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             83586                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        83254                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            83586                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29773500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9061498500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9091272000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29773500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9061498500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9091272000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.589698                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.108198                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.108550                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.589698                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.108198                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108550                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 89679.216867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108841.599202                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108765.487043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 89679.216867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108841.599202                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108765.487043                       # average overall mshr miss latency
system.l2.replacements                          75520                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       730142                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           730142                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       730142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       730142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          459                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              459                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          459                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          459                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            267589                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                267589                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           58999                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               58999                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7449119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7449119500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        326588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            326588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.180653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.180653                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 126258.402685                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126258.402685                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        58999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          58999                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6859139500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6859139500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.180653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.180653                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116258.572179                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116258.572179                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                230                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33178000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33178000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.591474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.591474                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99633.633634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99633.633634                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          332                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29773500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29773500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.589698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.589698                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 89679.216867                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89679.216867                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        418613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            418613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24261                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2445380500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2445380500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       442874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        442874                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.054781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.054781                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100794.711677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100794.711677                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2202359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2202359000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.054767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.054767                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90800.206143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90800.206143                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7970.744309                       # Cycle average of tags in use
system.l2.tags.total_refs                     1539412                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     83712                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.389383                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.922832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        45.266977                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7895.554500                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.963813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972991                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4978                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2752                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12399080                       # Number of tag accesses
system.l2.tags.data_accesses                 12399080                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          84992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       21312768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           21397760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     13564928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13564928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             332                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           83253                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               83585                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        52988                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              52988                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1022617                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         256433571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             257456188                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1022617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1022617                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      163212161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            163212161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      163212161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1022617                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        256433571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            420668350                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    211952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    332941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.040081150250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        12654                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        12654                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              467573                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             199612                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       83586                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      52988                       # Number of write requests accepted
system.mem_ctrls.readBursts                    334344                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   211952                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     75                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             21368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             21336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             21332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             20981                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             20812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20732                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20724                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            20957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            21029                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            21024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            21006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             13464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             13352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             13212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             13236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             13112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             13004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            13093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            13044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            13348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            13284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            13356                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.02                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13091851000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1671345000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             19359394750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39165.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57915.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   297404                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  184354                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                334344                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               211952                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   66801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   66901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   67089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   67788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   16766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   16661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   16473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  14869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  13435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  10969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64441                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    542.443227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   430.347114                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   346.398922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2037      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2059      3.20%      6.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        28776     44.65%     51.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1384      2.15%     53.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         6402      9.93%     63.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1186      1.84%     64.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3254      5.05%     69.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          531      0.82%     70.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        18812     29.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64441                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        12654                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.415758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.126288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    149.841352                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         12639     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095            2      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         12654                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        12654                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.748617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.673318                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.693716                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            10402     82.20%     82.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               46      0.36%     82.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53      0.42%     82.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               64      0.51%     83.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1820     14.38%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               96      0.76%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.10%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.17%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              125      0.99%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         12654                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               21393216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                13563968                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                21398016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             13564928                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       257.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       163.20                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    257.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    163.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   83112193000                       # Total gap between requests
system.mem_ctrls.avgGap                     608550.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        84992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     21308224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     13563968                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1022617.150557298097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256378898.135314315557                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163200610.721131086349                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1328                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       333016                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       211952                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54355000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  19305039750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1891538601500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40929.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57970.31                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8924372.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            228579960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            121477950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1189295520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          550360260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6560667360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13719052980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      20362212960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        42731646990                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        514.143862                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  52761227500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2775240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27575770500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            231578760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            123075645                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1197363720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          555950880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6560667360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13616997330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      20448154560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42733788255                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        514.169625                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  52986247750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2775240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27350750250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019063                       # number of overall hits
system.cpu.icache.overall_hits::total         7019063                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37547500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37547500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37547500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37547500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019626                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019626                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019626                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019626                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000080                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000080                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000080                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000080                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66691.829485                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66691.829485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66691.829485                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66691.829485                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          499                       # number of writebacks
system.cpu.icache.writebacks::total               499                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36984500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36984500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36984500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36984500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000080                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000080                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65691.829485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65691.829485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65691.829485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65691.829485                       # average overall mshr miss latency
system.cpu.icache.replacements                    499                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019063                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37547500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37547500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019626                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000080                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66691.829485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66691.829485                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36984500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36984500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000080                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65691.829485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65691.829485                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.964550                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019626                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12468.252220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.964550                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999446                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14039815                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14039815                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51258291                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51258291                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51258978                       # number of overall hits
system.cpu.dcache.overall_hits::total        51258978                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       786483                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         786483                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       794217                       # number of overall misses
system.cpu.dcache.overall_misses::total        794217                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20644325000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20644325000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20644325000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20644325000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52044774                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52044774                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52053195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52053195                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.015112                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.015112                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015258                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015258                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26248.914471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26248.914471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25993.305356                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25993.305356                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       730142                       # number of writebacks
system.cpu.dcache.writebacks::total            730142                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19001                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       767482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       767482                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       769462                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       769462                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18304767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18304767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  18488355500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18488355500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014747                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014747                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014782                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014782                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23850.419293                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23850.419293                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24027.639442                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24027.639442                       # average overall mshr miss latency
system.cpu.dcache.replacements                 769205                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40651464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40651464                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       443224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        443224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8145663000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8145663000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41094688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41094688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18378.208310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18378.208310                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2330                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       440894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       440894                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7549317500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7549317500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010729                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17122.749459                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17122.749459                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10606827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10606827                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       343259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       343259                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12498662000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12498662000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031348                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 36411.753224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 36411.753224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16671                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       326588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       326588                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10755450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10755450000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029825                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 32932.777689                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32932.777689                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    183588000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    183588000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 92721.212121                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 92721.212121                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           251.912721                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52028515                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            769461                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.616832                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   251.912721                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.984034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.984034                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104876003                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104876003                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  83112238000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
