srcscan starts
INFO: analyzing module PC_reg (VERI-9002)
INFO: analyzing module rom (VERI-9002)
INFO: analyzing module inst_fetch (VERI-9002)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/cpu_pipline.v(23): INFO: Compiling verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/defines.v" included at line 23. (VERI-9003)
INFO: analyzing module pc_reg (VERI-9002)
INFO: analyzing module if_id (VERI-9002)
INFO: analyzing module regfile (VERI-9002)
INFO: analyzing module id (VERI-9002)
INFO: analyzing module id_ex (VERI-9002)
INFO: analyzing module ex (VERI-9002)
INFO: analyzing module ex_mem (VERI-9002)
INFO: analyzing module mem (VERI-9002)
INFO: analyzing module mem_wb (VERI-9002)
INFO: analyzing module inst_rom (VERI-9002)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/data_ram.v(22): INFO: Compiling verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/defines.v" included at line 22. (VERI-9003)
INFO: analyzing module data_ram (VERI-9002)
INFO: analyzing module mux (VERI-9002)
INFO: analyzing module mux (VERI-9002)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/mux.v(23): WARNING: overwriting previous definition of module mux (VERI-1206)
E:/Pool_Birds/Project_of_vivado/mux.v(22): INFO: previous definition of module mux is here (VERI-2142)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/riscv.v(22): INFO: Compiling verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/defines.v" included at line 22. (VERI-9003)
INFO: analyzing module riscv (VERI-9002)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/riscv_min_soc.v(23): INFO: Compiling verilog file "E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/defines.v" included at line 23. (VERI-9003)
INFO: analyzing module riscv_min_soc (VERI-9002)
Listing tops:
VeriTop library:xil_defaultlib mod:inst_fetch
VeriTop library:xil_defaultlib mod:mux
VeriTop library:xil_defaultlib mod:mux
VeriTop library:xil_defaultlib mod:riscv_min_soc
END of tops
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/mux.v(23): WARNING: top-level design unit mux specified more than once, ignoring mux of library xil_defaultlib (VERI-1409)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/PC_module.v(74): INFO: compiling module inst_fetch (VERI-1018)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/mux.v(23): INFO: compiling module mux (VERI-1018)
E:/Pool_Birds/Project_of_vivado/project_4/project_4.srcs/sources_1/new/riscv_min_soc.v(24): INFO: compiling module riscv_min_soc (VERI-1018)
srcscan exits with return value 0
