
          Lattice Mapping Report File for Design Module 'registro0'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t FTBGA256 -s 4 -oc Commercial
     practica3_impl_prac3.ngd -o practica3_impl_prac3_map.ncd -pr
     practica3_impl_prac3.prf -mp practica3_impl_prac3.mrp -lpf
     C:/Users/JCVELMON/Desktop/Semestre
     Actual/DSD/practica_3_v2/impl_prac3/practica3_impl_prac3.lpf -lpf
     C:/Users/JCVELMON/Desktop/Semestre Actual/DSD/practica_3_v2/practica3.lpf
     -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HEFTBGA256
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond Version 3.9.1.119
Mapped on:  10/04/17  09:34:04

Design Summary
--------------

   Number of registers:     10 out of  7485 (0%)
      PFU registers:           10 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:        11 out of  3432 (0%)
      SLICEs as Logic/ROM:     11 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         21 out of  6864 (0%)
      Number used as logic LUTs:         21
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 26 + 4(JTAG) out of 207 (14%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_c: 5 loads, 5 rising, 0 falling (Driver: PIO clk )

                                    Page 1




Design:  registro0                                     Date:  10/04/17  09:34:04

Design Summary (cont)
---------------------
   Number of Clock Enables:  1
     Net clk_c_enable_10: 5 loads, 5 LSLICEs
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net sel_c_0: 11 loads
     Net sel_c_1: 11 loads
     Net clk_c_enable_10: 5 loads
     Net Q_c_1: 3 loads
     Net Q_c_2: 3 loads
     Net Q_c_3: 3 loads
     Net Q_c_4: 3 loads
     Net Q_c_5: 3 loads
     Net Q_c_6: 3 loads
     Net Q_c_7: 3 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| Q[9]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[8]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[7]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[6]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[5]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[4]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Q[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| cd                  | INPUT     | LVCMOS25  |            |

                                    Page 2




Design:  registro0                                     Date:  10/04/17  09:34:04

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| ci                  | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clk                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| clr                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[1]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[9]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[8]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[7]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[6]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[5]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[4]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[3]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[2]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[1]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| dato[0]             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block i82 undriven or does not drive anything - clipped.
Block i81 undriven or does not drive anything - clipped.
Signal n55 was merged into signal clr_c
Signal VCC_net undriven or does not drive anything - clipped.
Signal GND_net undriven or does not drive anything - clipped.
Block i54_1_lut was optimized away.

Memory Usage
------------


     

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'clr_c'.
        


                                    Page 3




Design:  registro0                                     Date:  10/04/17  09:34:04

GSR Usage (cont)
----------------
     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 28 MB
        












































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
