<!DOCTYPE html><html lang="zh-CN"><head><meta charset="UTF-8"><meta name="viewport" content="width=device-width"><meta name="theme-color" content="#222" media="(prefers-color-scheme: light)"><meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 7.3.0"><link rel="preconnect" href="https://fonts.googleapis.com" crossorigin><link rel="preconnect" href="https://cdn.jsdelivr.net" crossorigin><link rel="apple-touch-icon" sizes="180x180" href="/images/meta/apple-touch-icon-j.png"><link rel="icon" type="image/png" sizes="32x32" href="/images/meta/favicon-32x32-j.png"><link rel="icon" type="image/png" sizes="16x16" href="/images/meta/favicon-16x16-j.png"><link rel="mask-icon" href="/images/meta/favicon-j.svg" color="#222"><meta name="google-site-verification" content="Iqgmf1lNNM2SYvtW-6MExzBfoISxK8nBEcwfPGM8giU"><meta name="baidu-site-verification" content="codeva-qqFHulQHkE"><link rel="stylesheet" href="/css/main.css"><link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Noto+Serif:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Noto+Serif+SC:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&family=Dancing+Script:ital,wght@0,300;0,400;0,700;1,300;1,400;1,700&display=swap&subset=latin,latin-ext"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@6.7.2/css/all.min.css" integrity="sha256-dABdfBfUoC8vJUBOwGVdm8L9qlMWaHTIfXt+7GnZCIo=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.36/dist/fancybox/fancybox.css" integrity="sha256-zM8WXtG4eUn7dKKNMTuoWZub++VnSfaOpA/8PJfvTBo=" crossorigin="anonymous"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/themes/blue/pace-theme-corner-indicator.css"><script src="https://cdn.jsdelivr.net/npm/pace-js@1.2.4/pace.min.js" integrity="sha256-gqd7YTjg/BtfqWSwsJOvndl0Bxc8gFImLEkXQT8+qj0=" crossorigin="anonymous" defer></script><script class="next-config" data-name="main" type="application/json">{"hostname":"josh-gao.top","root":"/","images":"/images","scheme":"Gemini","darkmode":true,"version":"8.23.0","exturl":false,"sidebar":{"position":"left","width_expanded":320,"width_dual_column":240,"display":"post","padding":12,"offset":12,"width":260},"hljswrap":true,"copycode":{"enable":true,"style":"mac"},"fold":{"enable":false,"height":500},"bookmark":{"enable":true,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":true,"pangu":true,"comments":{"style":"tabs","active":"gitalk","storage":true,"lazyload":true,"nav":null,"activeClass":"gitalk"},"stickytabs":false,"motion":{"enable":false,"async":true,"duration":200,"transition":{"menu_item":"fadeInDown","post_block":"slideRightBigIn","post_header":"perspectiveLeftIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideLeftIn"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"top_n_per_article":1,"unescape":false,"preload":false,"trigger":"auto"}}</script><script src="/js/config.js" defer></script><meta name="description" content="Verilog 语言可以用多种方式来描述硬件，同时，使用这些描述方式又可以在多个抽象层次上设计硬件。这是 Verilog 语言的重要特征。本文主要侧重于阐述 Verilog 语言的描述方法和设计层次，重点介绍了 Verilog 的 3 种描述方式以及 Verilog 可以应用的设计层次，体现出 Verilog 语言是一种非常灵活、强大的硬件描述语言。"><meta property="og:type" content="article"><meta property="og:title" content="Josh&#39;s Note — Verilog&lt;br&gt;Part 3 描述方式和设计层次"><meta property="og:url" content="https://josh-gao.top/posts/fd117896.html"><meta property="og:site_name" content="Josh&#39;s Blog"><meta property="og:description" content="Verilog 语言可以用多种方式来描述硬件，同时，使用这些描述方式又可以在多个抽象层次上设计硬件。这是 Verilog 语言的重要特征。本文主要侧重于阐述 Verilog 语言的描述方法和设计层次，重点介绍了 Verilog 的 3 种描述方式以及 Verilog 可以应用的设计层次，体现出 Verilog 语言是一种非常灵活、强大的硬件描述语言。"><meta property="og:locale" content="zh_CN"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-010-XORGate.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-020-FullAdder.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-030-WireOr.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-040-WireAnd.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-050-WireTri.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-060-DFlipFlop.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-070-ACombinationalLogic.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-080-ThreeFlowStateRegister.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-090-SequentialWave.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-100-ParallelWave.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-110-IfElseStatement.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-120-CombinationalLogicwithLatch.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-130-CombinationalLogicwithoutLatch.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-140-DFlipFlopClock.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-150-FullAdder.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-160-ModuleConnection.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-170-DesignLevelPyramid.png"><meta property="og:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-180-ASimpleHandshakingStateMachine.png"><meta property="article:published_time" content="2020-11-29T16:57:49.000Z"><meta property="article:modified_time" content="2024-06-06T11:42:47.041Z"><meta property="article:author" content="Josh Gao"><meta property="article:tag" content="Verilog"><meta property="article:tag" content="HDL"><meta property="article:tag" content="Verilog 语法"><meta property="article:tag" content="描述方式"><meta property="article:tag" content="设计层次"><meta name="twitter:card" content="summary"><meta name="twitter:image" content="https://josh-gao.top/images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-010-XORGate.png"><link rel="canonical" href="https://josh-gao.top/posts/fd117896.html"><script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-CN","comments":true,"permalink":"https://josh-gao.top/posts/fd117896.html","path":"posts/fd117896.html","title":"Josh's Note — Verilog\u003cbr>Part 3 描述方式和设计层次"}</script><script class="next-config" data-name="calendar" type="application/json">""</script><title>Josh's Note — Verilog<br>Part 3 描述方式和设计层次 | Josh's Blog</title><script async src="https://www.googletagmanager.com/gtag/js?id=G-FS8FDJ89QM"></script><script class="next-config" data-name="google_analytics" type="application/json">{"tracking_id":"G-FS8FDJ89QM","only_pageview":false,"measure_protocol_api_secret":null}</script><script src="/js/third-party/analytics/google-analytics.js" defer></script><script src="/js/third-party/analytics/baidu-analytics.js" defer></script><script async src="https://hm.baidu.com/hm.js?350182f3e243a2a441aad7e64040d3ce"></script><script data-pjax defer src="https://static.cloudflareinsights.com/beacon.min.js" data-cf-beacon="{&quot;token&quot;: &quot;97f59b7e4ea54bd79d9c911c06f990de&quot;}"></script><script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@next-theme/pjax@0.6.0/pjax.min.js" integrity="sha256-vxLn1tSKWD4dqbMRyv940UYw4sXgMtYcK6reefzZrao=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui@5.0.36/dist/fancybox/fancybox.umd.js" integrity="sha256-hiUEBwFEpLF6DlB8sGXlKo4kPZ46Ui4qGpd0vrVkOm4=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/lozad@1.16.0/dist/lozad.min.js" integrity="sha256-mOFREFhqmHeQbXpK2lp4nA3qooVgACfh88fpJftLBbc=" crossorigin="anonymous" defer></script><script src="https://cdn.jsdelivr.net/npm/pangu@4.0.7/dist/browser/pangu.min.js" integrity="sha256-j+yj56cdEY2CwkVtGyz18fNybFGpMGJ8JxG3GSyO2+I=" crossorigin="anonymous" defer></script><script src="/js/utils.js" defer></script><script src="/js/sidebar.js" defer></script><script src="/js/next-boot.js" defer></script><script src="/js/bookmark.js" defer></script><script src="/js/pjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/hexo-generator-searchdb@1.4.1/dist/search.js" integrity="sha256-1kfA5uHPf65M5cphT2dvymhkuyHPQp5A53EGZOnOLmc=" crossorigin="anonymous" defer></script><script src="/js/third-party/search/local-search.js" defer></script><script class="next-config" data-name="mermaid" type="application/json">{"enable":true,"theme":{"light":"forest","dark":"dark"},"js":{"url":"https://cdn.jsdelivr.net/npm/mermaid@11.5.0/dist/mermaid.min.js","integrity":"sha256-2obLuIPcceEhkE3G09G33hBdmE55ivVcZUlcKcGNHjU="}}</script><script src="/js/third-party/tags/mermaid.js" defer></script><script src="/js/third-party/fancybox.js" defer></script><script src="/js/third-party/pace.js" defer></script><script data-pjax async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><script class="next-config" data-name="enableMath" type="application/json">true</script><script class="next-config" data-name="mathjax" type="application/json">{"enable":true,"tags":"ams","js":{"url":"https://cdn.jsdelivr.net/npm/mathjax@3.2.2/es5/tex-mml-chtml.js","integrity":"sha256-MASABpB4tYktI2Oitl4t+78w/lyA+D7b/s9GEP0JOGI="}}</script><script src="/js/third-party/math/mathjax.js" defer></script><script src="https://cdn.jsdelivr.net/npm/quicklink@2.3.0/dist/quicklink.umd.js" integrity="sha256-yvJQOINiH9fWemHn0vCA5lsHWJaHs6/ZmO+1Ft04SvM=" crossorigin="anonymous" defer></script><script class="next-config" data-name="quicklink" type="application/json">{"enable":true,"home":true,"archive":true,"delay":true,"timeout":3000,"priority":true,"url":"https://josh-gao.top/posts/fd117896.html"}</script><script src="/js/third-party/quicklink.js" defer></script><noscript><link rel="stylesheet" href="/css/noscript.css"></noscript><style>.github-emoji{position:relative;display:inline-block;width:1.2em;min-height:1.2em;overflow:hidden;vertical-align:top;color:transparent}.github-emoji>span{position:relative;z-index:10}.github-emoji .fancybox,.github-emoji img{margin:0!important;padding:0!important;border:none!important;outline:0!important;text-decoration:none!important;user-select:none!important;cursor:auto!important}.github-emoji img{height:1.2em!important;width:1.2em!important;position:absolute!important;left:50%!important;top:50%!important;transform:translate(-50%,-50%)!important;user-select:none!important;cursor:auto!important}.github-emoji-fallback{color:inherit}.github-emoji-fallback img{opacity:0!important}</style></head><body itemscope itemtype="http://schema.org/WebPage"><div class="headband"></div><main class="main"><div class="column"><header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container"><div class="site-nav-toggle"><div class="toggle" aria-label="切换导航栏" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div></div><div class="site-meta"><a href="/" class="brand" rel="start"><i class="logo-line"></i><p class="site-title">Josh's Blog</p><i class="logo-line"></i></a><p class="site-subtitle" itemprop="description">一个电子工程师的修养</p></div><div class="site-nav-right"><div class="toggle popup-trigger" aria-label="搜索" role="button"><i class="fa fa-search fa-fw fa-lg"></i></div></div></div><nav class="site-nav"><ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li><li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签<span class="badge">190</span></a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类<span class="badge">30</span></a></li><li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档<span class="badge">51</span></a></li><li class="menu-item menu-item-search"><a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索</a></li></ul></nav><div class="search-pop-overlay"><div class="popup search-popup"><div class="search-header"><span class="search-icon"><i class="fa fa-search"></i></span><div class="search-input-container"><input autocomplete="off" autocapitalize="off" maxlength="80" placeholder="搜索..." spellcheck="false" type="search" class="search-input"></div><span class="popup-btn-close" role="button"><i class="fa fa-times-circle"></i></span></div><div class="search-result-container"><div class="search-result-icon"><i class="fa fa-spinner fa-pulse fa-5x"></i></div></div></div></div></header><aside class="sidebar"><div class="sidebar-inner sidebar-nav-active sidebar-toc-active"><ul class="sidebar-nav"><li class="sidebar-nav-toc">文章目录</li><li class="sidebar-nav-overview">站点概览</li></ul><div class="sidebar-panel-container"><div class="post-toc-wrap sidebar-panel"><div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F"><span class="nav-text">1. 描述方式</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E6%B5%81%E6%8F%8F%E8%BF%B0"><span class="nav-text">2. 数据流描述</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%95%B0%E6%8D%AE%E6%B5%81"><span class="nav-text">2.1. 数据流</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BF%9E%E7%BB%AD%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="nav-text">2.2. 连续赋值语句</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BF%9E%E7%BB%AD%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5%E7%9A%84%E7%89%B9%E7%82%B9"><span class="nav-text">2.2.1. 连续赋值语句的特点</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%AE%9E%E4%BE%8B"><span class="nav-text">2.2.2. 实例</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%BB%B6%E6%97%B6"><span class="nav-text">2.3. 延时</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%A9%B1%E5%8A%A8%E6%BA%90%E7%BA%BF%E7%BD%91"><span class="nav-text">2.4. 驱动源线网</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%A4%9A%E9%87%8D%E9%A9%B1%E5%8A%A8-wire%E9%94%99%E8%AF%AF"><span class="nav-text">2.4.1. 多重驱动 wire（错误）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%BA%BF%E6%88%96%E7%BA%BF%E4%B8%8E%E5%8A%9F%E8%83%BD"><span class="nav-text">2.4.2. 线或、线与功能</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%89%E6%80%81%E6%80%BB%E7%BA%BF%E5%8A%9F%E8%83%BD"><span class="nav-text">2.4.3. 三态总线功能</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%A1%8C%E4%B8%BA%E6%8F%8F%E8%BF%B0"><span class="nav-text">3. 行为描述</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%A1%8C%E4%B8%BA%E6%8F%8F%E8%BF%B0%E7%9A%84%E8%AF%AD%E5%8F%A5%E6%A0%BC%E5%BC%8F"><span class="nav-text">3.1. 行为描述的语句格式</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#initial-%E6%88%96-always-%E8%BF%87%E7%A8%8B%E5%9D%97procedural-block"><span class="nav-text">3.1.1. initial 或 always 过程块（procedural block）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BF%87%E7%A8%8B%E5%9D%97%E4%B8%AD%E7%9A%84%E8%AF%AD%E5%8F%A5%E7%A7%8D%E7%B1%BB"><span class="nav-text">3.1.2. 过程块中的语句种类</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E6%97%B6%E5%BA%8F%E6%8E%A7%E5%88%B6timing-control"><span class="nav-text">3.1.3. 时序控制（Timing Control）</span></a><ol class="nav-child"><li class="nav-item nav-level-4"><a class="nav-link" href="#%E4%BA%8B%E4%BB%B6%E8%AF%AD%E5%8F%A5%E7%9A%84%E7%94%A8%E6%B3%95"><span class="nav-text">3.1.3.1. 事件语句（@）的用法</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E5%BB%B6%E6%97%B6%E8%AF%AD%E5%8F%A5%E7%9A%84%E7%94%A8%E6%B3%95"><span class="nav-text">3.1.3.2. 延时语句（#）的用法</span></a></li><li class="nav-item nav-level-4"><a class="nav-link" href="#%E7%AD%89%E5%BE%85%E8%AF%AD%E5%8F%A5%E7%9A%84%E7%94%A8%E6%B3%95"><span class="nav-text">3.1.3.3. 等待语句的用法</span></a></li></ol></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%BF%87%E7%A8%8B%E8%B5%8B%E5%80%BC%E8%AF%AD%E5%8F%A5"><span class="nav-text">3.2. 过程赋值语句</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-text">3.2.1. 阻塞赋值</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%9D%9E%E9%98%BB%E5%A1%9E%E8%B5%8B%E5%80%BC"><span class="nav-text">3.2.2. 非阻塞赋值</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%BF%87%E7%A8%8B%E8%BF%9E%E7%BB%AD%E8%B5%8B%E5%80%BC"><span class="nav-text">3.2.3. 过程连续赋值</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E8%AF%AD%E5%8F%A5%E7%BB%84"><span class="nav-text">3.3. 语句组</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E9%A1%BA%E5%BA%8F%E8%AF%AD%E5%8F%A5%E7%BB%84-begin-...-end"><span class="nav-text">3.3.1. 顺序语句组 begin ... end</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%B9%B6%E8%A1%8C%E8%AF%AD%E5%8F%A5%E7%BB%84-fork-...-join"><span class="nav-text">3.3.2. 并行语句组 fork ... join</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E8%AF%AD%E5%8F%A5%E7%BB%84%E7%9A%84%E6%A0%87%E8%AF%86%E7%AC%A6"><span class="nav-text">3.3.3. 语句组的标识符</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%AB%98%E7%BA%A7%E7%BC%96%E7%A8%8B%E8%AF%AD%E5%8F%A5"><span class="nav-text">3.4. 高级编程语句</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%B8%BA%E4%BB%80%E4%B9%88%E9%9C%80%E8%A6%81%E7%BC%96%E7%A8%8B%E8%AF%AD%E5%8F%A5"><span class="nav-text">3.4.1. 为什么需要编程语句</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#if-...-else-%E8%AF%AD%E5%8F%A5"><span class="nav-text">3.4.2. if ... else 语句</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#case-%E8%AF%AD%E5%8F%A5"><span class="nav-text">3.4.3. case 语句</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%BE%AA%E7%8E%AF%E8%AF%AD%E5%8F%A5"><span class="nav-text">3.4.4. 循环语句</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E7%BB%93%E6%9E%84%E5%8C%96%E6%8F%8F%E8%BF%B0"><span class="nav-text">4. 结构化描述</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%AE%9E%E4%BE%8B%E5%8C%96%E6%A8%A1%E5%9D%97%E7%9A%84%E6%96%B9%E6%B3%95"><span class="nav-text">4.1. 实例化模块的方法</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%8F%82%E6%95%B0"><span class="nav-text">4.2. 参数</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8F%82%E6%95%B0%E5%AE%9A%E4%B9%89"><span class="nav-text">4.2.1. 参数定义</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E5%8F%82%E6%95%B0%E7%9A%84%E5%AE%9A%E5%88%B6"><span class="nav-text">4.2.2. 参数的定制</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1"><span class="nav-text">5. 设计层次</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E7%B3%BB%E7%BB%9F%E7%BA%A7%E5%92%8C%E8%A1%8C%E4%B8%BA%E7%BA%A7"><span class="nav-text">5.1. 系统级和行为级</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#rtl-%E7%BA%A7"><span class="nav-text">5.2. RTL 级</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E9%97%A8%E7%BA%A7"><span class="nav-text">5.3. 门级</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%99%B6%E4%BD%93%E7%AE%A1%E7%BA%A7"><span class="nav-text">5.4. 晶体管级</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%B7%B7%E5%90%88%E6%8F%8F%E8%BF%B0"><span class="nav-text">5.5. 混合描述</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#%E5%8F%82%E8%80%83%E6%96%87%E7%8C%AE"><span class="nav-text">参考文献</span></a></li></ol></div></div><div class="site-overview-wrap sidebar-panel"><div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person"><img class="site-author-image" itemprop="image" alt="Josh Gao" src="/images/meta/favicon-j.svg"><p class="site-author-name" itemprop="name">Josh Gao</p><div class="site-description" itemprop="description">我，搞通信的</div></div><div class="site-state-wrap animated"><nav class="site-state"><div class="site-state-item site-state-posts"><a href="/archives/"><span class="site-state-item-count">51</span> <span class="site-state-item-name">日志</span></a></div><div class="site-state-item site-state-categories"><a href="/categories/"><span class="site-state-item-count">30</span> <span class="site-state-item-name">分类</span></a></div><div class="site-state-item site-state-tags"><a href="/tags/"><span class="site-state-item-count">190</span> <span class="site-state-item-name">标签</span></a></div></nav></div><div class="links-of-author animated"><span class="links-of-author-item"><a href="https://github.com/joshgao22" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;joshgao22" rel="noopener me" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a> </span><span class="links-of-author-item"><a href="mailto:josh_gao@foxmail.com" title="E-Mail → mailto:josh_gao@foxmail.com" rel="noopener me" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a> </span><span class="links-of-author-item"><a href="https://blog.csdn.net/weixin_43870101" title="CSDN → https:&#x2F;&#x2F;blog.csdn.net&#x2F;weixin_43870101" rel="noopener me" target="_blank"><i class="fab fa-cuttlefish fa-fw"></i>CSDN</a></span></div></div></div><div class="back-to-top animated" role="button" aria-label="返回顶部"><i class="fa fa-arrow-up"></i> <span>0%</span></div></div><div class="sidebar-inner sidebar-blogroll"><div class="links-of-blogroll animated"><div class="links-of-blogroll-title"><i class="fa fa-link fa-fw"></i> 链接</div><ul class="links-of-blogroll-list"><li class="links-of-blogroll-item"><a href="https://gatsby.icu/zh-cn/" title="https:&#x2F;&#x2F;gatsby.icu&#x2F;zh-cn&#x2F;" rel="noopener" target="_blank">gatsby.icu</a></li></ul></div></div><div class="pjax"><div class="sidebar-inner sidebar-post-related"><div class="animated"><div class="links-of-blogroll-title"><i class="fa fa-signs-post fa-fw"></i> 相关文章</div><ul class="popular-posts"><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/460433dd.html" rel="bookmark"><time class="popular-posts-time">2020-11-27</time><br>Josh's Note — Verilog<br>Part 1 初识 HDL 设计方法</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/fd2ca242.html" rel="bookmark"><time class="popular-posts-time">2020-11-28</time><br>Josh's Note — Verilog<br>Part 2 Verilog 语言基础</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/ecb88422.html" rel="bookmark"><time class="popular-posts-time">2020-12-02</time><br>Josh's Note — Verilog<br>Part 4 RTL 概念与常用 RTL 建模</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/e060f513.html" rel="bookmark"><time class="popular-posts-time">2023-04-16</time><br>Josh's Note — Verilog<br>Part 7 逻辑验证与 testbench 编写</a></li><li class="popular-posts-item"><a class="popular-posts-link" href="/posts/d860a67e.html" rel="bookmark"><time class="popular-posts-time">2023-04-16</time><br>Josh's Note — Verilog<br>Part 6 如何写好状态机</a></li></ul></div></div></div></aside></div><div class="main-inner post posts-expand"><div class="post-block"><article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-CN"><link itemprop="mainEntityOfPage" href="https://josh-gao.top/posts/fd117896.html"><span hidden itemprop="author" itemscope itemtype="http://schema.org/Person"><meta itemprop="image" content="/images/meta/favicon-j.svg"><meta itemprop="name" content="Josh Gao"></span><span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization"><meta itemprop="name" content="Josh's Blog"><meta itemprop="description" content="我，搞通信的"></span><span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork"><meta itemprop="name" content="Josh's Note — Verilog<br>Part 3 描述方式和设计层次 | Josh's Blog"><meta itemprop="description" content="Verilog 语言可以用多种方式来描述硬件，同时，使用这些描述方式又可以在多个抽象层次上设计硬件。这是 Verilog 语言的重要特征。本文主要侧重于阐述 Verilog 语言的描述方法和设计层次，重点介绍了 Verilog 的 3 种描述方式以及 Verilog 可以应用的设计层次，体现出 Verilog 语言是一种非常灵活、强大的硬件描述语言。"></span><header class="post-header"><h1 class="post-title" itemprop="name headline">Josh's Note — Verilog<br>Part 3 描述方式和设计层次</h1><div class="post-meta-container"><div class="post-meta"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar"></i> </span><span class="post-meta-item-text">发表于</span> <time title="创建时间：2020-11-30 00:57:49" itemprop="dateCreated datePublished" datetime="2020-11-30T00:57:49+08:00">2020-11-30</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-calendar-check"></i> </span><span class="post-meta-item-text">更新于</span> <time title="修改时间：2024-06-06 19:42:47" itemprop="dateModified" datetime="2024-06-06T19:42:47+08:00">2024-06-06</time> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="far fa-folder"></i> </span><span class="post-meta-item-text">分类于</span> <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/" itemprop="url" rel="index"><span itemprop="name">Josh 的学习笔记</span></a> </span>， <span itemprop="about" itemscope itemtype="http://schema.org/Thing"><a href="/categories/Josh-%E7%9A%84%E5%AD%A6%E4%B9%A0%E7%AC%94%E8%AE%B0/Verilog/" itemprop="url" rel="index"><span itemprop="name">Verilog</span></a> </span></span><span class="post-meta-item" title="阅读次数" id="busuanzi_container_page_pv"><span class="post-meta-item-icon"><i class="far fa-eye"></i> </span><span class="post-meta-item-text">阅读次数：</span> <span id="busuanzi_value_page_pv"></span> </span><span class="post-meta-break"></span> <span class="post-meta-item" title="本文字数"><span class="post-meta-item-icon"><i class="far fa-file-word"></i> </span><span class="post-meta-item-text">本文字数：</span> <span>12k</span> </span><span class="post-meta-item" title="阅读时长"><span class="post-meta-item-icon"><i class="far fa-clock"></i> </span><span class="post-meta-item-text">阅读时长 &asymp;</span> <span>44 分钟</span></span></div><div class="post-description">Verilog 语言可以用多种方式来描述硬件，同时，使用这些描述方式又可以在多个抽象层次上设计硬件。这是 Verilog 语言的重要特征。本文主要侧重于阐述 Verilog 语言的描述方法和设计层次，重点介绍了 Verilog 的 3 种描述方式以及 Verilog 可以应用的设计层次，体现出 Verilog 语言是一种非常灵活、强大的硬件描述语言。</div></div></header><div class="post-body" itemprop="articleBody"><h1 id="描述方式">1. 描述方式</h1><p>在 <a href="https://josh-gao.top/posts/fd2ca242.html">Part 2——Verilog 语言基础</a>中己经介绍过，Verilog 语言有 3 种最基本的描述方式．</p><ul><li>数据流描述，采用 <code>assign</code> 连续赋值语句；</li><li>行为描述，使用 <code>always</code> 语句或 <code>initial</code> 语句块中的过程赋值语句；</li><li>结构化描述，实例化已有的功能模块或原语。</li></ul><p>下面分别说明这几种描述方式。</p><span id="more"></span><h1 id="数据流描述">2. 数据流描述</h1><h2 id="数据流">2.1. 数据流</h2><p>在数字电路中，信号经过组合逻辑时有点类似于数据的流动：信号从输入流向输出，而信号不会在其中存储。当输入发生变化时，总会在一定时间以后体现在输出端。</p><p>同样，可以模拟数字电路的这一特性，对其进行建模。通常将这种建模方式称为数据流建模。</p><p>数据流描述最基本的语句是 <code>assign</code> 连续赋值语句。</p><h2 id="连续赋值语句">2.2. 连续赋值语句</h2><p><a id="fig.3-1"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-010-XORGate.png" width="800" alt="图 3-1 一个电路模型"><figcaption aria-hidden="true">图 3-1 一个电路模型</figcaption></figure><p><a href="#fig.3-1">图 3-1</a> 中的电路模型可以用如下的语句来描述：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> #<span class="number">1</span> A_xor_wire = eq0 ^ eq1;</span><br></pre></td></tr></tbody></table></figure><p>在任意一个时刻，<code>A_xor_wire</code> 线网的值是由 <code>eq0</code> 和 <code>eq1</code> 决定的，也可以说是由它们驱动的。</p><h3 id="连续赋值语句的特点">2.2.1. 连续赋值语句的特点</h3><ol type="1"><li><p><strong>连续驱动</strong></p><p>在 <a href="https://josh-gao.top/posts/fd2ca242.html#toc7.4">Part 2——Verilog 语言基础的 7.4 驱动和赋值</a>部分，已经解释了驱动和赋值之间的微妙区别。</p><p>连续赋值语句是连续驱动的。也就是说，任何时刻输入的任何变化都将导致该语句的重新计算。</p></li><li><p><strong>只有线网类型能在 <code>assign</code> 中赋值</strong></p><p>由于仿真器中不会存储连续赋值语句中被赋值的变量值，因此该变量是线网类型（Net），不能是寄存器类型。需要记住，只有线网类型的变量才可以在 <code>assign</code> 语句中被赋值。</p><p>另外，线网类型的变量可以被多重驱动，也就是说，可以在多个连续赋值语句中驱动同一个线网。在 <a href="#toc.2.4">2.4 驱动源线网</a>小节中将进一步介绍。但是，寄存器变量就不同了，它不能被不同的行为进程（例如 <code>always</code> 语句块）驱动。</p></li><li><p><strong>使用 <code>assign</code> 对组合逻辑建模</strong></p><p>通常建议使用 <code>assign</code> 对组合逻辑建模。因为 <code>assign</code> 语句的连续驱动特点与组合逻辑的行为非常相似。而且，在 <code>assign</code> 语句中加延时可以非常精确的模拟组合逻辑的惯性延时。</p></li><li><p><strong>并行性</strong></p><p><code>assign</code> 语句和行为语句块（<code>always</code> 和 <code>initial</code>)、其他连续赋值语句、门级模型之间是并行的。一个连续赋值语句是一个独立的进程，进程之间是并发，同时也是交织的。</p></li></ol><h3 id="实例">2.2.2. 实例</h3><p><a id="fig.3-2"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-020-FullAdder.png" width="800" alt="图 3-2 两个半加器和一个或门组成全加器"><figcaption aria-hidden="true">图 3-2 两个半加器和一个或门组成全加器</figcaption></figure><p>在<a href="#fig.3-2">图 3-2</a> 中，用两个半加器和一个或门组成一个全加器，这里将使用连续赋值语句描述这个电路。代码如下。</p><p><a id="HalfAdder"></a></p><figure class="highlight verilog"><figcaption><span>HalfAdd.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> HalfAdd(X, Y, sum, C_out);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IO端口声明</span></span><br><span class="line"><span class="keyword">input</span> X;</span><br><span class="line"><span class="keyword">input</span> Y;</span><br><span class="line"><span class="keyword">output</span> sum;</span><br><span class="line"><span class="keyword">output</span> C_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> sum = X ^ Y;</span><br><span class="line"><span class="keyword">assign</span> C_out = X &amp; Y;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><figure class="highlight verilog"><figcaption><span>FullAdd.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> FullAdd(X, Y, C_in, sum, C_out);</span><br><span class="line"></span><br><span class="line"><span class="comment">// IO端口声明</span></span><br><span class="line"><span class="keyword">input</span> X;</span><br><span class="line"><span class="keyword">input</span> Y;</span><br><span class="line"><span class="keyword">input</span> C_in;</span><br><span class="line"><span class="keyword">output</span> sum;</span><br><span class="line"><span class="keyword">output</span> C_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// 线网类型用于连接</span></span><br><span class="line"><span class="keyword">wire</span> HalfAdd_A_sum;</span><br><span class="line"><span class="keyword">wire</span> HalfAdd_A_Cout;</span><br><span class="line"><span class="keyword">wire</span> HalfAdd_B_Cout;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> C_out = HalfAdd_A_Cout | HalfAdd_B_Cout;</span><br><span class="line"></span><br><span class="line">HalfAdd u_HalfAdd_A(</span><br><span class="line">    <span class="variable">.X</span>      (C_in),</span><br><span class="line">    <span class="variable">.Y</span>      (Y),</span><br><span class="line">    <span class="variable">.s</span>      (HalfAdd_A_sum),</span><br><span class="line">    <span class="variable">.C_out</span>  (HalfAdd_A_Cout)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">HalfAdd u_HalfAdd_B(</span><br><span class="line">    <span class="variable">.X</span>      (C_in),</span><br><span class="line">    <span class="variable">.Y</span>      (HalfAdd_A_sum),</span><br><span class="line">    <span class="variable">.s</span>      (sum),</span><br><span class="line">    <span class="variable">.C_out</span>  (HalfAdd_B_Cout)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>在 <code>HalfAdd</code> 模块中，两个 <code>assign</code> 语句之间是<strong>完全并行独立执行</strong>的，它们的顺序与逻辑功能无关。同样，<code>FullAdd</code> 模块中，两个 <code>HalfAdd</code> 的实例和或门的 <code>assign</code> 语句之间的关系也是独立的。</p><h2 id="延时">2.3. 延时</h2><p>在连续赋值语句中，可以对电路的延时进行建模。当然，也可以没有延时。比如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> #<span class="number">1</span> A_xor_wire = eq0 ^ eq1;           <span class="comment">// `timescale 1ns/1ns</span></span><br></pre></td></tr></tbody></table></figure><p>这个语句就表示该异或门的延时为 <code>1ns</code>，也就是说，输入端信号变化到输出端体现出来需要 <code>1ns</code> 的时间。</p><p>这里是比较笼统的延时模型。实际上，电路对不同的信号跳变表现出的延时往往并不一致。这些延时模型包括：</p><ul><li>上升沿延时（输出变为 1）；</li><li>下降沿延时（输出变为 0）；</li><li>关闭延时（输出变成 <code>Z</code>，高阻态）；</li><li>输出变成 <code>X</code> 的延时。</li></ul><p>用户可以分别描述这几种延时，比如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> <span class="variable">#(1,2)</span> A_xor_wire = eq0 ^ eq1;</span><br><span class="line"><span class="keyword">assign</span> <span class="variable">#(1,2,3)</span> A_xor <span class="keyword">wire</span> = eq0 ^ eq1;</span><br></pre></td></tr></tbody></table></figure><p>第一句表示，上升延时 <code>1ns</code>，下降延时 <code>2ns</code>，关闭延时和传递到 <code>X</code> 的延时为两者中最小的，即 <code>1ns</code>。</p><p>第二句表示，上升延时 <code>1ns</code>，下降延时 <code>2ns</code>，关闭延时为 <code>3ns</code>，传递到 <code>X</code> 的延时取1、2、3中最小的 <code>1ns</code>。</p><p>在一些电路模型中，延时分为最大、典型和最小3种情况。连续赋值语句中的延时也可以采用 <code>min:typ:max</code> 的格式来表示。例如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> <span class="variable">#(4:5:6, 3:4:5)</span> A_xor_wire = eq0 ^ eq1;</span><br></pre></td></tr></tbody></table></figure><p>表示上升延时的 <code>min:typ:max</code> 为 <code>4:5:6</code>，下降延时的 <code>min:typ:max</code> 为 <code>3:4:5</code>。</p><p>需要注意的是，在连续赋值语句中的延时具有硬件电路中惯性延时的特性。也就是说，<strong>任何小于其延时的信号变化脉冲将被滤除掉，不会体现在输出端口上</strong>。</p><p>另外，<code>assign</code> 语句中的延时特性通常是被逻辑综合工具忽略的。因为综合工具要将 Verilog 语言模型综合成逻辑电路，而逻辑电路的延时是由基本的单元库和走线延时决定的。用户无法对逻辑单元指定延时，但是，用户可以在综合和实现工具中加时序约束，让工具尽量满足设计的时序要求。</p><h2 id="驱动源线网">2.4. 驱动源线网<a id="toc.2.4"></a></h2><p>下面分为几种线网类型来描述当线网具有多重驱动源时的情况。</p><h3 id="多重驱动-wire错误">2.4.1. 多重驱动 <code>wire</code>（错误）</h3><figure class="highlight verilog"><figcaption><span>WS.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> WS (A, B, C, D, WireShort)；</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> A, B, C, D;</span><br><span class="line"><span class="keyword">output</span> WireShort;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> WireShort;         <span class="comment">//显式定义为wire类型</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> WireShort = A ^ B；</span><br><span class="line"><span class="keyword">assign</span> WireShort = C &amp; D；</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>在以上代码中，由于 <code>WireShort</code> 为 <code>wire</code> 类型，同时它有多重驱动源，因此仿真时 <code>WireShort</code> 的值将是 <code>X</code>，也就是不定态。</p><h3 id="线或线与功能">2.4.2. 线或、线与功能</h3><p>可以使用 <code>wor</code> 线网类型来将不同的输出“线或”在一起，如下：</p><figure class="highlight verilog"><figcaption><span>// WO.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> WO (A, B, C, D, WireOr);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> A, B, C, D;</span><br><span class="line"><span class="keyword">output</span> WireOr;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wor</span> WireOr;             <span class="comment">// 显式定义为 wor 类型</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> WireOr = A ^ B;</span><br><span class="line"><span class="keyword">assign</span> WireOr = C &amp; D;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>逻辑综合以后，它具体对应的逻辑电路如<a href="#fig.3-3">图 3-3</a> 所示。</p><p><a id="fig.3-3"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-030-WireOr.png" width="700" alt="图 3-3 线或的功能"><figcaption aria-hidden="true">图 3-3 线或的功能</figcaption></figure><p>同样，可以使用 <code>wand</code> 线网类型来将不同的输出“线与”在一起，如下：</p><figure class="highlight verilog"><figcaption><span>WA.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> WA (A, B, C, D, WireAnd);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> A, B, C, D;</span><br><span class="line"><span class="keyword">output</span> WireAnd;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wand</span> WireAnd;           <span class="comment">// 显式定义为 wand 类型</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> WireAnd = A ^ B;</span><br><span class="line"><span class="keyword">assign</span> WireAnd = C &amp; D;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>它对应的逻辑电路如<a href="#fig.3-4">图 3-4</a> 所示。</p><p><a id="fig.3-4"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-040-WireAnd.png" width="700" alt="图 3-4 线与的功能"><figcaption aria-hidden="true">图 3-4 线与的功能</figcaption></figure><h3 id="三态总线功能">2.4.3. 三态总线功能</h3><p>如果要实现多个三态总线相连，可以采用 <code>tri</code> 型线网：</p><figure class="highlight verilog"><figcaption><span>WT.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> WT (A, B, C, D, WireTri, en1_n, en2_n);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> A, B, C, D, en1_n, en2_n;</span><br><span class="line"><span class="keyword">output</span> WireTri;</span><br><span class="line"></span><br><span class="line"><span class="keyword">tri</span> WireTri;            <span class="comment">// 显式定义为 tri 类型</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> WireTri = (en1_n) ? <span class="number">1'bz</span> : (A ^ B);</span><br><span class="line"><span class="keyword">assign</span> WireTri = (en2_n) ? <span class="number">1'bz</span> : (C &amp; D);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>其实现的电路如<a href="#fig.3-5">图 3-5</a> 所示。</p><p><a id="fig.3-5"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-050-WireTri.png" width="700" alt="图 3-5 三态驱动总线电路"><figcaption aria-hidden="true">图 3-5 三态驱动总线电路</figcaption></figure><h1 id="行为描述">3. 行为描述<a id="toc.3"></a><a></a></h1><a></a><p><a>在 </a><a href="https://josh-gao.top/posts/fd2ca242.html#toc2.2">Part 2——Verilog 语言基础的 2.2 3 种描述方法</a>中介绍过行为描述的概念。所谓行为描述，是指用语言描述电路的行为。行为描述的语句有两种：<code>initial</code> 和 <code>always</code> 语句。</p><h2 id="行为描述的语句格式">3.1. 行为描述的语句格式</h2><p><code>initial</code> 和 <code>always</code> 的后面一般跟语句或语句组（statement group)。语句可以是：非阻塞过程赋值、阻塞过程赋值、连续过程赋值或高级编程语句。下面开始介绍。</p><h3 id="initial-或-always-过程块procedural-block">3.1.1. <code>initial</code> 或 <code>always</code> 过程块（procedural block）</h3><p><code>initial</code> 语句在 0 仿真时间执行，而且只执行一次；<code>always</code> 语句同样在 0 仿真时间开始执行，但是它将一直循环执行。这样的特点单单从它们的命名上就能看得出来：一个是 <code>initial</code>，就是初始化一次的意思；另一个是 <code>always</code>，就是总在运行的意思。</p><p>下面利用 <code>initial</code> 和 <code>always</code> 语句各自的特点，产生一个时钟发生器的模型。</p><figure class="highlight verilog"><figcaption><span>ClkGen.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns/1ns</span></span><br><span class="line"><span class="keyword">module</span> ClkGen (clk);</span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">initial</span>             <span class="comment">// 将 clk 初始化为 0</span></span><br><span class="line">    clk = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>              <span class="comment">// 每 5ns 将 clk 翻转一次</span></span><br><span class="line">    #<span class="number">5</span> clk = ~clk;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>在 0 时刻，<code>initial</code> 和 <code>always</code> 语句同时执行，<strong>顺序随机</strong>。假设先运行 <code>initial</code> 语句，那么 <code>clk</code> 变量被赋值为 0，这时 <code>initial</code> 语句进程将永远被挂起，再也不会执行。</p><p>然后，开始运行 <code>always</code> 语句。该 <code>always</code> 语句每隔 <code>5ns</code> 将 <code>clk</code> 信号翻转一次，一直不停地运行，这样就产生了一个周期是 <code>10ns</code> 的时钟信号。</p><div class="note warning"><p>在以上代码中，0 时刻，<code>initial</code> 和 <code>always</code> 语句同时执行，顺序随机，这样就存在一个冲突的问题。假设先执行的是 <code>always</code> 语句， <code>clk</code> 就不会被初始化为 0。</p></div><h3 id="过程块中的语句种类">3.1.2. 过程块中的语句种类</h3><p>在 <code>initial</code> 和 <code>always</code> 过程块中可以直接跟语句或者语句组。直接跟的语句可以是非阻塞过程赋值、阻塞过程赋值、连续过程赋值或高级编程语句。语句组可以是：<code>begin ... end</code> 和 <code>fork ... join</code> 两种。</p><p>语句组中可以有其他几种语句类型，而高级编程语句中也可以有语句组，它们可以互相嵌套，完成非常复杂的逻辑功能描述。</p><p>下面是 <code>always</code> 过程块中直接跟阻塞赋值语句：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>              <span class="comment">// 每 5ns 将 clk 翻转一次</span></span><br><span class="line">    #<span class="number">5</span> clk = ~clk;</span><br></pre></td></tr></tbody></table></figure><p>下面的代码描述了语句组和高级编程语句的互相嵌套：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span>                               <span class="comment">// 语句组</span></span><br><span class="line">    <span class="keyword">if</span> (~rst_n)                     <span class="comment">// 高级编程语句</span></span><br><span class="line">    <span class="keyword">begin</span>                           <span class="comment">// 语句组</span></span><br><span class="line">        reg_A &lt;= <span class="number">0</span>;                 <span class="comment">// 非阻塞赋值语句</span></span><br><span class="line">        reg_B &lt;= <span class="number">0</span>;                 <span class="comment">// 非阻塞赋值语句</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span>                            <span class="comment">// 高级编程语句</span></span><br><span class="line">    <span class="keyword">begin</span>                           <span class="comment">// 语句组</span></span><br><span class="line">        reg_A &lt;= input_A;           <span class="comment">// 非阻塞赋值语句</span></span><br><span class="line">        reg_B &lt;= input_B;           <span class="comment">// 非阻塞赋值语句</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>从上例中可以看出，高级编程语句里面可以嵌套过程赋值语句，或者其他高级编程语句。</p><h3 id="时序控制timing-control">3.1.3. 时序控制（Timing Control）</h3><p>在行为描述中，有几种方式对设计模型进行时序控制，它们是：</p><ul><li>事件语句（<code>@</code>）；</li><li>延时语句（<code>#</code>）；</li><li>等待语句。</li></ul><p>当执行 <code>initial</code> 或 <code>always</code> 语句块时遇到一个事件语句（<code>@</code>）、延时语句（<code>#</code>），或其表达式值为假（false）的等待语句时，语句块（或称为进程）的执行将被挂起（suspended)。直到发生该事件，或者已经过了指定延迟的时间单位数，或者等待语句表达式变为真（ture）时，才重新执行 <code>initial</code> 或 <code>always</code> 语句块。这个过程就是时序控制。Verilog 的行为描述中，正是利用这几种时序控制语句来实现各种各样的逻辑功能。</p><h4 id="事件语句的用法">3.1.3.1. 事件语句（<code>@</code>）的用法</h4><p><a id="fig.3-6"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-060-DFlipFlop.png" width="600" alt="图 3-6 D 触发器模型"><figcaption aria-hidden="true">图 3-6 D 触发器模型</figcaption></figure><p>要实现<a href="#fig.3-6">图 3-6</a> 中这样一个 D 触发器，通常用以下代码：</p><figure class="highlight verilog"><figcaption><span>TYP_DFF.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> TYP_DFF (clk, D, Q);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> clk, D;</span><br><span class="line"><span class="keyword">output</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    Q &lt;= D;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>在 0 仿真时刻，<code>always</code> 语句块开始执行。当遇到 <code>@(posedge clk)</code> 语句时，该进程被挂起。等待 <code>clk</code> 的上升沿到来，才重新激活该进程。当 <code>clk</code> 的上升沿出现后，将 <code>D</code> 的值赋给 <code>Q</code>，<code>always</code> 语句块执行完成。</p><p>由于 <code>always</code> 语句的特点，<code>always</code> 语句马上开始重新执行，当遇到 <code>@(posedge clk)</code> 语句时，进程再一次挂起，等待 <code>clk</code> 的上升沿到来，才继续往下执行。</p><p>这样，在 <code>always</code> 语句中使用 <code>@</code> 事件语句很好地模拟了触发器的行为。综合工具会马上将上述代码映射成<a href="#fig.3-6">图 3-6</a> 中的 D 触发器。</p><p>同样的道理，采用如下的代码也可以得到一样的 D 触发器功能：</p><figure class="highlight verilog"><figcaption><span>TYP_DFF.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> TYP_DFF (clk, D, Q);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> clk, D;</span><br><span class="line"><span class="keyword">output</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">    @(<span class="keyword">posedge</span> clk)</span><br><span class="line">    Q &lt;= D;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>当有多个条件语句时，一般将它们用 <code>or</code> 分隔开。例如，要实现一个带异步复位端的 D 触发器可以采用如下代码：</p><figure class="highlight verilog"><figcaption><span>TYP_DFF.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> TYP_DFF (clk, D, Q, rst);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> clk, D, rst;</span><br><span class="line"><span class="keyword">output</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst)</span><br><span class="line">        Q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        Q &lt;= D;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>当出现 <code>clk</code> 或 <code>rst</code> 的下降沿时，才会触发 <code>always</code> 语句。</p><h4 id="延时语句的用法">3.1.3.2. 延时语句（<code>#</code>）的用法</h4><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>              <span class="comment">// 每 5ns 将 clk 翻转一次</span></span><br><span class="line">    #<span class="number">5</span> clk = ~clk;</span><br></pre></td></tr></tbody></table></figure><p>这里 <code>always</code> 的语句开始执行时，马上遇到 <code>#5</code>，<code>always</code> 语句块挂起。直到 <code>5ns</code> 以后才恢复执行，这时将 <code>clk</code> 取反。当再次执行 <code>always</code> 时，动作与上一次完全一致。这里，模拟了一个周期为 <code>10ns</code> 的时钟。</p><p>当然，这种写法一般用于仿真激励的产生，仅仅用于仿真。由于综合工具会将延时语句 <code>#5</code> 忽略，所以如上的代码无法综合成一个 <code>10ns</code> 周期的时钟发生器电路。</p><p>以下代码利用延时语句产生一个复位信号：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    rst_n =<span class="number">1</span>;</span><br><span class="line">    #<span class="number">5</span> rst_n = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">100</span> rst_n=<span class="number">1</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>当以上 <code>initial</code> 语句开始运行时，首先将 <code>rst_n</code> 赋值为 <code>1</code>。当遇到 <code>#5</code> 时，该 <code>initial</code> 的执行过程被暂时挂起，等待 <code>5ns</code> 后恢复执行，<code>rst_n</code> 被置 <code>0</code>，处于复位状态。然后，遇到 <code>#100</code>，等待 <code>100ns</code> 以后再恢复执行，<code>rst_n</code> 被置为 <code>1</code>。这时，<code>initial</code> 语句块被永远挂起，再也不会执行。于是，就产生了一个 <code>100ns</code> 的复位信号。</p><h4 id="等待语句的用法">3.1.3.3. 等待语句的用法</h4><p>下面分析一下等待语句如何做时序控制：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> MY_LATCH (Strobe, D, Q);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> Strobe, D;</span><br><span class="line"><span class="keyword">output</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">wait</span> (Strobe == <span class="number">1</span>);</span><br><span class="line">    Q = D;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>该语句表示，当 <code>always</code> 语句开始执行后，遇到 <code>wait()</code> 语句，如果括号内的变量不为真，则该进程被挂起，直到 <code>(Strobe == 1)</code> 为真，<code>always</code> 才继续往下执行，将 <code>D</code> 的值赋值给 <code>Q</code>，这样就模拟了一个电平敏感的锁存器。</p><p>要注意的是，目前多数综合工具还不支持 <code>wait</code> 语句，因此这个锁存器的功能只能在仿真时用，不能实现为具体的电路。</p><h2 id="过程赋值语句">3.2. 过程赋值语句<a id="toc.3.2"></a></h2><p>所谓过程赋值语句就是在 <code>initial</code> 和 <code>always</code> 语句块中的赋值语句。赋值对象只能是寄存器变量类型。右边的表达式可以是任意操作符的表达式。</p><h3 id="阻塞赋值">3.2.1. 阻塞赋值</h3><p>阻塞赋值的语法如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">寄存器变量 = 表达式;</span><br></pre></td></tr></tbody></table></figure><p>所谓“阻塞赋值”，实际上有两层含义：</p><ol type="1"><li><p>右边表达式的计算和对左边寄存器变量的赋值是一个统一的原子操作中的两个动作。<strong>这两个动作之间不能插入任何其他的动作</strong>。</p></li><li><p>如果多个阻塞赋值语句顺序出现在 <code>begin ... end</code> 语句中，<strong>前面的语句在执行时，将完全阻塞后面的语句，直到前面语句的赋值完成以后，才会执行下一句的右边表达式计算</strong>。例如 <code>begin m = n; n = m; end</code> 语句中，当 <code>m</code> 被完全赋值以后，再开始执行 <code>n=m</code>，将 <code>m</code> 的新值赋给 <code>n</code>。这样执行的结果就是的初始值不变，而且与 <code>n</code> 相等。</p></li></ol><p>由于阻塞賦值的这一特点，通常会建议在对组合逻辑建模的时候，采用阻塞賦值，先看一段代码：</p><p><a id="CombinationalLogicDemo"></a></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> A_in, B_in, C_in;</span><br><span class="line"><span class="keyword">reg</span> Temp, D_out;</span><br><span class="line"><span class="comment">// ...</span></span><br><span class="line"><span class="keyword">always</span> @(A_in <span class="keyword">or</span> B_in <span class="keyword">or</span> C_in) <span class="keyword">begin</span></span><br><span class="line">    Temp = A_in &amp; B_in;             <span class="comment">// 阻塞赋值</span></span><br><span class="line">    D_out = Temp | C_in;            <span class="comment">// 阻塞赋值</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>设计者的根本目的是得到如<a href="#fig.3-7">图 3-7</a> 所示的电路。</p><p><a id="fig.3-7"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-070-ACombinationalLogic.png" width="700" alt="图 3-7 一个组合逻辑"><figcaption aria-hidden="true">图 3-7 一个组合逻辑</figcaption></figure><p>在以上代码仿真时，正是利用了阻塞赋值的这一特点才模拟了该组合逻辑的行为。</p><p>首先，任何一个输入发生变化，<code>D_out</code> 必然发生变化。因此，在 <code>always</code> 的敏感列表中，包括 <code>A_in</code>，<code>B_in</code> 和 <code>C_in</code>。在内部计算时，首先将 <code>A_in</code> 和 <code>B_in</code> 相与，得到一个中间结果 <code>Temp</code>。等 <code>Temp</code> 被完全赋值后，才开始执行下一个语句：将 <code>Temp</code> 的新值与 <code>C_in</code> 相或，得到 <code>D_out</code> 的值。我们也许可以感受到，这个 <code>always</code> 语句非常精确地模拟了上图中电路的行为。</p><p>另外，有一点会使得初学者产生较大的疑问。为什么 Verilog 规定只有寄存器（<code>register</code>）类型的变量才能够在过程赋值语句中被赋值呢？有时候在 Verilog 中定义的寄存器变量，在综合时并不一定映射成一个实在的触发器硬件。比如在以上的例子中，<code>Temp</code> 和 <code>D_out</code> 被定义成 <code>reg</code> 变量，而综合结果它们却还是组合逻辑，并不是存储单元。</p><p>在 Verilog 语言中，寄存器变量的特点是<strong>需要在仿真运行器件上保持它的值</strong>，也就是说，这个变量在仿真时需要占据内存空间。</p><p>在以上的 <code>always</code> 实例中，<code>always</code> 语句块只对 <code>A_in</code> 等 3 个输入变化敏感。如果没有这 3 个变量的变化事件，<code>Temp</code> 和 <code>D_out</code> 变量将需要保存其值，因此它们必须被定义为寄存器类型变量。但是，它们在综合之后，并不对应硬件锁存器或者触发器。</p><h3 id="非阻塞赋值">3.2.2. 非阻塞赋值</h3><p>非阻寒赋值的语法如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">寄存器变量 &lt;= 表达式;</span><br></pre></td></tr></tbody></table></figure><p>它的特点是在执行该语句时，首先计算右边的表达式，然后并不立刻对左边的变量赋值。由于这个赋值操作在当前仿真时间事件队列中的优先级比较低，因此<strong>将赋值推迟到当前仿真时刻的后期运行</strong>。关于具体非阻塞赋值的右式计算和左式更新是何时完成的，请参考后续内容。</p><p>与阻塞赋值不同的是，如果多个非阻塞赋值语句顺序出现在 <code>begin ... end</code> 语句中，前面语句的执行，并不会阻塞后面语句的执行。前面语句的计算完成，还没有赋值时，就会执行下一句的右边表达式计算。例如 <code>begin m &lt;= n; n &lt;= m; end</code> 语句中，最后的结果是将m与n值互换了。</p><p>如果想要采用如下代码来描述<a href="#CombinationalLogicDemo">前述组合逻辑电路</a>的功能：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">wire</span> A_in, B_in, C_in;</span><br><span class="line"><span class="keyword">reg</span> Temp, D_out;</span><br><span class="line">...</span><br><span class="line"><span class="keyword">always</span> @(A_in <span class="keyword">or</span> B_in <span class="keyword">or</span> C_in) <span class="keyword">begin</span></span><br><span class="line">    Temp &lt;= A_in &amp; B_in;            <span class="comment">// 非阻塞赋值</span></span><br><span class="line">    D_out &lt;= Temp | C_in;           <span class="comment">// 非阻塞赋值</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>如果使用仿真工具去仿真这段代码，就会发现它的功能并不是所想要的功能。比如当 <code>A_in</code> 发生变化，执行 <code>always</code> 语句，其中 <code>Temp &lt;= A_in &amp; B_in;</code> 这句话并没有立刻对 <code>Temp</code> 赋值，而是放在当前仿真时刻的后期才开始执行 <code>Temp</code> 的更新。这样，当执行 <code>D_out &lt;=Temp | C_in;</code> 表达式的右式计算事件时，<code>Temp</code> 的值还是 旧的值，因此这时 <code>D_out</code> 并不会发生变化。</p><p>大家也许可以尝试将如上的代码用综合工具综合一下，可能同样会得到<a href="#CombinationalLogicDemo">前述组合逻辑电路</a>的情况。这是由于一些综合工具可以容忍用户的这些代码缺陷。这就造成了 RTL 仿真和综合的结果不一致的现象。</p><p>为什么会造成这个现象呢？因为 RTL 的仿真器严格按照 Verilog 的仿真语义执行 RTL 的仿真过程，而综合工具通常只是根据用户的代码推断设计者的意图，然后生成相应的电路结构。因此，综合的过程有一定的主观推断性，并不严格遵守 Verilog 的语义，不同的综合工具判决标准也不一样。</p><p>这种情况是每一个设计都应该尽量避免的，因为仿真和综合结果不一致说明源代码中很可能有隐患，不符合 Verilog 的语义，会错过许多 bug，增加设计的不稳定性。</p><p>所以保证仿真器和综合器都能正确理解设计的代码，是非常关键的。</p><div class="note info"><p><strong>通常利用非阻塞赋值的特点来对时序逻辑进行建模。</strong></p></div><p>代码如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    q1 &lt;= d;</span><br><span class="line">    q2 &lt;= q1;</span><br><span class="line">    q3 &lt;= q2;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>其实现结果如<a href="#fig.3-8">图 3-8</a>：</p><p><a id="fig.3-8"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-080-ThreeFlowStateRegister.png" width="600" alt="图 3-8 三级流水的寄存器"><figcaption aria-hidden="true">图 3-8 三级流水的寄存器</figcaption></figure><p>正是利用了语句之间的非阻塞性，才实现了这个 3 级流水线的逻辑功能。</p><h3 id="过程连续赋值">3.2.3. 过程连续赋值</h3><p>在 Verilog 语言中，还有一种过程赋值语句叫做“过程连续赋值”，它们也是出现在 <code>always</code> 和 <code>initial</code> 语句块中的。</p><p>过程连续赋值主要有两种：</p><ul><li><code>assign</code> 与 <code>deassign</code>：在过程语句块中对寄存器变量强制赋值和放开；</li><li><code>force</code> 与 <code>release</code>：在过程语句块中对寄存器和线网进行强制赋值和放开。</li></ul><p>例如，在下面的代码实例中用 <code>assign</code> 和 <code>deassign</code> 描述了一个带异步清零端的 D 触发器。</p><figure class="highlight verilog"><figcaption><span>DEF.V</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DEF(D, clr, clk, Q);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> D, clr, clk;</span><br><span class="line"><span class="keyword">output</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> Q;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(clr) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (!clr)</span><br><span class="line">        <span class="keyword">assign</span> Q = <span class="number">0</span>;       <span class="comment">// D 的值对 Q 无效, 将 Q 强制为 0</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">deassign</span> Q;         <span class="comment">// 将强制的 Q 值放开</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">negedge</span> clk)</span><br><span class="line">    Q = D;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>这里不再对过程连续赋值进行过多阐述，有兴趣可以参考其他文献。</p><h2 id="语句组">3.3. 语句组</h2><p>语句组是两条以上语句的组合，它们看起来像一个独立的语句。语句组也是出现在 <code>initial</code> 和 <code>always</code> 的过程块中的。</p><p>根据其中语句的执行顺序，语句组可以分为“顺序语句组"和“并行语句组”两种。</p><h3 id="顺序语句组-begin-...-end">3.3.1. 顺序语句组 <code>begin ... end</code></h3><p>在顺序语句组中，其中的语句是一条一条顺序执行的。比如下面的语句：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(A_in <span class="keyword">or</span> B_in <span class="keyword">or</span> C_in) <span class="keyword">begin</span></span><br><span class="line">    Temp = A_in &amp; B_in;                 <span class="comment">// 阻塞赋值</span></span><br><span class="line">    D_out = Temp | C_in;                <span class="comment">// 阻塞赋值</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>首先执行第一句，将 <code>A_in</code> 和 <code>B_in</code> 相与，然后将结果赋给 <code>Temp</code> 变量；再执行第一句，将新的 <code>Temp</code> 值 <code>C_in</code> 相或，结果立刻赋给 <code>D_out</code>。</p><p>当然，这里是同时利用了 <code>begin ... end</code> 语句组和阻塞赋值的特点，才实现了用户想要的逻辑功能。</p><p>再比如要产生一个值序列：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    DataBin = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">6</span> DataBin = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">4</span> DataBin = <span class="number">1</span>;</span><br><span class="line">    #<span class="number">2</span> DataBin = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>由于语句是顺序执行的，产生的波形如<a href="#fig.3-9">图 3-9</a> 所示。</p><p><a id="fig.3-9"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-090-SequentialWave.png" width="500" alt="图 3-9 顺序语句块的执行波形"><figcaption aria-hidden="true">图 3-9 顺序语句块的执行波形</figcaption></figure><h3 id="并行语句组-fork-...-join">3.3.2. 并行语句组 <code>fork ... join</code></h3><p>在<code>fork ... join</code> 语句组中，语句是并行执行的。将上一小节的代码改写如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span></span><br><span class="line"><span class="keyword">fork</span></span><br><span class="line">    DataBin = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">6</span> DataBin = <span class="number">0</span>;</span><br><span class="line">    #<span class="number">4</span> DataBin = <span class="number">1</span>;</span><br><span class="line">    #<span class="number">2</span> DataBin = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">join</span></span><br></pre></td></tr></tbody></table></figure><p>由于其中的所有语句并行执行，也就是以上 4 条语句都是从 0 时刻开始同时执行的，产生的波形如<a href="#fig.3-10">图 3-10</a>。</p><p><a id="fig.3-10"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-100-ParallelWave.png" width="500" alt="图 3-10 并行语句块的执行波形"><figcaption aria-hidden="true">图 3-10 并行语句块的执行波形</figcaption></figure><h3 id="语句组的标识符">3.3.3. 语句组的标识符</h3><p>语句组可以有标识符，也可以没有。</p><p><strong>当一个语句组有标识符时，在语句组内部可以定义局部变量，而不会传递到语句组的外部</strong>。然而，在仿真语义上，这个变量是静态变量，它的值在整个仿真运行周期中是不变的，但是不会与其他语句组中同一个名称的变量发生冲突。例如：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span> i;              <span class="comment">// always 语句以外的 i 变量</span></span><br><span class="line"><span class="keyword">always</span> @(...)</span><br><span class="line"><span class="keyword">begin</span>: SORT</span><br><span class="line">    <span class="comment">// ...</span></span><br><span class="line">    <span class="keyword">integer</span> i;          <span class="comment">// 语句组内部的 i 变量</span></span><br><span class="line">    <span class="keyword">for</span> (i = <span class="number">0</span>;i &lt;= <span class="number">7</span>; i = i + <span class="number">1</span>)</span><br><span class="line">    <span class="comment">// ...</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>在 <code>always</code> 以外的i变量和 <code>always</code> 里面定义的i变量属于<strong>两个不同的变量，并不冲突</strong>。它们在仿真的时候将占用两块不同的内存，类似于 C 语言中的静态局部变量。</p><h2 id="高级编程语句">3.4. 高级编程语句<a id="toc.3.4"></a></h2><h3 id="为什么需要编程语句">3.4.1. 为什么需要编程语句</h3><p>Verilog 作为硬件描述语言，最重要的特性就是其设计层次比较高，不仅停留在晶体管级和门级，而是可以在更高的层次如 RTL 级甚至是行为级描述硬件系统的行为，或者编写测试激励。</p><p>为了达到提高描述能力、提高抽象层次，Verilog 语言从 C 语言等编程语言中借鉴了一语句，同时也创造了一些语句，例如 <code>if</code>、<code>case</code>、<code>while</code>、<code>for</code>、<code>repeat</code> 和 <code>forever</code> 等。这些语句被称为高级编程语句。有了这些语句 Verilog 才可以描述比较复杂的电路行为。</p><p>编程语句只能出现在 <code>initial</code> 和 <code>always</code> 的过程块中。编程语句中可以嵌套其他的语句，比如过程赋值语句或者其他编程语句。</p><p>高级编程语分为3大类：</p><ul><li><code>if ... else</code> 语句；</li><li><code>case</code> 语句；</li><li>循环语句：<code>forever</code>、<code>repeat</code>、<code>while</code>、<code>for</code>。</li></ul><p>下面将逐一介绍。</p><h3 id="if-...-else-语句">3.4.2. <code>if ... else</code> 语句</h3><p><code>if</code> 语句后面跟语句或语句组（<code>begin ... end</code> 或 <code>fork ... join</code>)。常和 <code>else</code> 搭配来实现不同条件的各种情况。<code>if</code> 也可以单独使用，没有 <code>else</code> 配合。</p><p>现考虑以下代码：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(sel_a <span class="keyword">or</span> sel_b <span class="keyword">or</span> a <span class="keyword">or</span> b <span class="keyword">or</span> c) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (sel_a)</span><br><span class="line">        q = a;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel_b)</span><br><span class="line">        q = b;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        q = c;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>它要实现的逻辑如<a href="#fig.3-11">图 3-11</a>。</p><p><a id="fig.3-11"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-110-IfElseStatement.png" width="600" alt="图 3-11 if ... else 语句"><figcaption aria-hidden="true">图 3-11 <code>if ... else</code> 语句</figcaption></figure><p>在 <code>if ... else</code> 语句中，条件是从上到下逐条检查的。因此，当满足一个条件时，就执行其后的语句，跳过 <code>else</code> 后面的语句、当所有条件都不满足，便执行最后一条 <code>else</code> 后面的语句。因此 <code>if ... else</code> 语句实际上是有优先级顺序的。</p><div class="note info"><p>实际在上例中使用了 <code>if ... else</code> 优先级编码的特点，<code>sel_a</code> 的判断优先级最高，因此在逻辑中的级数要明显少一些，参考上图。<strong>如果 <code>sel_a</code> 为关键路径的话，就可以利用这样的优先级编码提高设计的性能</strong>。</p></div><p>在使用 <code>if ... else</code> 语句时，<strong>尤其是用在组合逻辑中，需要注意不要引入 Latch 电路</strong>。先来看如下的代码：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(sel <span class="keyword">or</span> a <span class="keyword">or</span> b <span class="keyword">or</span> c) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (sel == <span class="number">2'b00</span>)</span><br><span class="line">        q = a;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel == <span class="number">2'b01</span>)</span><br><span class="line">        q = b;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel == <span class="number">2'b10</span>)</span><br><span class="line">        q = c;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>由于，最后一个条件 <code>sel == 2'b11</code> 的语句没有被显式地写出，言下之意是，当 <code>sel</code> 为 <code>2'b11</code> 时，<code>q</code> 值需要保持不变。这个代码在综合时自然就会产生锁存器，如<a href="#fig.3-12">图 3-12</a>。</p><p><a id="fig.3-12"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-120-CombinationalLogicwithLatch.png" width="800" alt="图 3-12 产生锁存器"><figcaption aria-hidden="true">图 3-12 产生锁存器</figcaption></figure><div class="note warning"><p><strong>锁存器在数字同步逻辑设计中应该尽量避免。因为锁存器容易引起竞争冒险，同时静态时序分析工具也不好分析穿过锁存器的路径。</strong></p></div><p>在下面的代码中，己经明确写出：当 <code>se</code> 为 <code>2'b11</code> 时，<code>q</code> 值不关心，赋值为 <code>x</code>。</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(sel <span class="keyword">or</span> a <span class="keyword">or</span> b <span class="keyword">or</span> c) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (sel == <span class="number">2'b00</span>)</span><br><span class="line">        q = a;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel == <span class="number">2'b01</span>)</span><br><span class="line">        q = b;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (sel == <span class="number">2'b10</span>)</span><br><span class="line">        q = c;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        q = <span class="number">1'bx</span>;       <span class="comment">// 当 sel 为 2'b11 时, q 值不关心</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>既然不关心 <code>sel</code> 为 <code>2'b11</code> 时 <code>q</code> 的值，那么有的综合工具就顺手将 <code>sel</code> 等于 <code>2'b11</code> 时 <code>q</code> 的值也赋值为 <code>c</code>，这样就避免了锁存器的产生。实现电路如<a href="#fig.3-13">图 3-13</a>。</p><p><a id="fig.3-13"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-130-CombinationalLogicwithoutLatch.png" width="800" alt="图 3-13 无锁存器的组合逻辑电路"><figcaption aria-hidden="true">图 3-13 无锁存器的组合逻辑电路</figcaption></figure><p>然而，在描述时序逻辑时，通常将利用 <code>if</code> 语句的隐式条件对带时钟使能的 D 触发器建模。代码如下：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (~rst_n)</span><br><span class="line">        sum &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span> (en)</span><br><span class="line">        sum &lt;= a + b;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>以上语句表示在时钟正沿来临时，如果 <code>en</code> 为 1，则将 <code>a + b</code> 的值付给 <code>sum</code>。言下之意：如果 <code>en</code> 为 0，那么 <code>sum</code> 保持原值不变。因此，这里综合工具会把代码综合成一个时钟使能的寄存器，如<a href="#fig.3-14">图 3-14</a> 所示。</p><p><a id="fig.3-14"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-140-DFlipFlopClock.png" width="800" alt="图 3-14 带时钟使能的 D 触发器"><figcaption aria-hidden="true">图 3-14 带时钟使能的 D 触发器</figcaption></figure><p>其中，<code>en</code> 信号时 D 触发器的时钟使能端，<code>rst_n</code> 是 D 触发器的异步清零信号。</p><h3 id="case-语句">3.4.3. <code>case</code> 语句</h3><p><code>case</code> 语句的功能同正一类似，但是又有很大的不同。它后面也可以跟语句或语句组（<code>begin ... end</code> 或 <code>fork ... join</code>）。</p><p>如下例：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(sel <span class="keyword">or</span> a <span class="keyword">or</span> b <span class="keyword">or</span> c) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(sel)</span><br><span class="line">        <span class="number">2'b00</span>: q = a;</span><br><span class="line">        <span class="number">2'b01</span>: q = b;</span><br><span class="line">        <span class="number">2'b10</span>: q = c;</span><br><span class="line">        <span class="keyword">default</span>: q = <span class="number">1'bx</span>；</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>在 <code>case</code> 语句中，<code>default:</code> 一条描述了所有没有明确说明的其他可能情况。比如，这里的 <code>default</code> 就包含了 <code>sel</code> 为 <code>2'b11</code>、<code>2'bzz</code> 和 <code>2'bxx</code> 等情况。</p><p>以上的代码将实现如上的<a href="#fig.3-13">无锁存器的组合逻辑电路</a>。</p><p>与 <code>if ... else</code> 语句不同的是，在 <code>case</code> 语句中，所有被判断的分支条件都具有一样的优先级。</p><p>与 <code>if ... else</code> 类似的是，语句同样需要考虑所有可能的情况，否则将会产生不想要的锁存器。如果将代码改为：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span> @(sel <span class="keyword">or</span> a <span class="keyword">or</span> b <span class="keyword">or</span> c) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(sel)</span><br><span class="line">        <span class="number">2'b00</span>: q = a;</span><br><span class="line">        <span class="number">2'b01</span>: q = b;</span><br><span class="line">        <span class="number">2'b10</span>: q = c;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>这样，将会产生与如上的<a href="#fig.3-12">带锁存器的组合逻辑电路</a>。这是设计者不愿意看到的。</p><p>对于 <code>case</code> 语句，有两个派生语句，即 <code>casez</code> 及 <code>casex</code>。</p><p><code>casez</code> 语句将分支条件中所有的 <code>z</code> 看作“不关心"的值，而不看作任何逻辑值。条件中的 <code>z</code> 可以改写为 <code>?</code>，如下例：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">casez</span> (encoder)</span><br><span class="line">    <span class="number">4'b1</span>???: high_lvl = <span class="number">3</span>;</span><br><span class="line">    <span class="number">4'b01</span>??: high_lvl = <span class="number">2</span>;</span><br><span class="line">    <span class="number">4'b001</span>?: high_lvl = <span class="number">1</span>;</span><br><span class="line">    <span class="number">4'b0001</span>: high_lvl = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">default</span>: high_lvl = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></tbody></table></figure><p>这里，如果 <code>encoder</code> 为 <code>4b'1zzz</code> 则 <code>high_lvl</code> 取值为 3。</p><p><code>casex</code> 语句将分支条件中所有的 <code>x</code> 和 <code>z</code> 看作“不关心”的值，而不看作任何逻辑值。如下例：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">casex</span> (encoder)</span><br><span class="line">    <span class="number">4'b1xxx</span>: high_lvl = <span class="number">3</span>;</span><br><span class="line">    <span class="number">4'b01xx</span>: high_lvl = <span class="number">2</span>;</span><br><span class="line">    <span class="number">4'b001x</span>: high_lvl = <span class="number">1</span>;</span><br><span class="line">    <span class="number">4'b0001</span>: high_lvl = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">default</span>: high_lvl = <span class="number">0</span>;</span><br><span class="line"><span class="keyword">endcase</span></span><br></pre></td></tr></tbody></table></figure><p>这里，如果 <code>encoder</code> 为 <code>4'b1xzx</code>，则 <code>high-lvl</code> 取值为 3。</p><h3 id="循环语句">3.4.4. 循环语句</h3><p>循环语句一般用于重复的操作。</p><p>循环语句后面可以跟语句或语句组（<code>begin ... end</code> 或 <code>fork ... join</code>)。</p><ol type="1"><li><p><code>forever</code> 循环：永远执行</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    clk = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">forever</span> #<span class="number">25</span> clk = ~clk;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>以上语句产生了一个周期为 50 个时间单位的时钟。</p></li><li><p><code>repeat</code> 循环：执行固定的次数</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">if</span> (rotate == <span class="number">1</span>)</span><br><span class="line"><span class="keyword">repeat</span> (<span class="number">8</span>)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        tmp = data[<span class="number">15</span>];</span><br><span class="line">        data = {data&lt;&lt;<span class="number">1</span>, temp};</span><br><span class="line">    <span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>以上语句中，当 <code>rotate</code> 为 1 时，重复对 <code>data</code> 数据做 8 次循环左移。</p></li><li><p><code>while</code> 循环：当表达式为真时执行</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    count = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">while</span> (count &lt; <span class="number">101</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$display</span>(<span class="string">"Count = %d"</span>, count);</span><br><span class="line">        count = count + <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>在 <code>while</code> 语句中，只要后面的条件满足，就持续执行该语句，直到条件不满足，跳出循环。这里，将 <code>count</code> 从 0 递增到 101，逐步打印出来。</p></li><li><p><code>for</code> 循环：从初始值开始，如果表达式为真就执行</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">integer</span> i;          <span class="comment">// 为 for 循环声明索引</span></span><br><span class="line"><span class="keyword">always</span> @(inp <span class="keyword">or</span> cnt) <span class="keyword">begin</span></span><br><span class="line">    result[<span class="number">7</span>:<span class="number">4</span>] = <span class="number">0</span>;</span><br><span class="line">    result[<span class="number">3</span>:<span class="number">0</span>] = inp;</span><br><span class="line">    <span class="keyword">if</span> (cnt == <span class="number">1</span>) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span> (i = <span class="number">4</span>; i &lt;= <span class="number">7</span>; i = i + <span class="number">1</span>)</span><br><span class="line">            result[i] = result[i-<span class="number">4</span>];</span><br><span class="line">        result[<span class="number">3</span>:<span class="number">0</span>] = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p></p><p><code>for</code> 语句开始执行直到 <code>i</code> 大于 7，跳出循环。如上代码实现了一个位的左移器。</p></li></ol><p>简单介绍了 Verilog 中的高级编程语句，只要对 C 语言有一定基础，就能迅速掌握其中的用法。</p><h1 id="结构化描述">4. 结构化描述</h1><p>结构化描述就是在设计中<strong>实例化已有的功能模块</strong>，这些功能模块包括：门原语、用户自定义原语（UDP）、其他模块（module）。以下是结构化描述的 3 种实例类型：实例化其他模块、实例化门及实例化UDP。</p><p>下例是由两个半加器组成的全加器的模型，其中所有模块都采用了结构化描述方法。</p><figure class="highlight verilog"><figcaption><span>HalfAdd.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> HalfAdd(X, Y, sum, C_out);                   <span class="comment">// 半加器模块</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> X;</span><br><span class="line"><span class="keyword">input</span> Y;</span><br><span class="line"><span class="keyword">output</span> sum;</span><br><span class="line"><span class="keyword">output</span> C_out;</span><br><span class="line"></span><br><span class="line"><span class="comment">// assign sum = X ^ Y;</span></span><br><span class="line"><span class="comment">// assign C_out = X &amp; Y;</span></span><br><span class="line"><span class="keyword">xor</span> u_xor(sum, X, Y);                               <span class="comment">// 门级原语实例</span></span><br><span class="line"><span class="keyword">and</span> u_and(C_out, X, Y);                             <span class="comment">// 门级原语实例</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><figure class="highlight verilog"><figcaption><span>FullAdd.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> FullAdd(X, Y, C_in, sum, C_out);             <span class="comment">// 全加器模块</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> X;</span><br><span class="line"><span class="keyword">input</span> Y;</span><br><span class="line"><span class="keyword">input</span> C_in;</span><br><span class="line"><span class="keyword">output</span> sum;</span><br><span class="line"><span class="keyword">output</span> C_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> HalfAdd_A_sum;</span><br><span class="line"><span class="keyword">wire</span> HalfAdd_A_Cout;</span><br><span class="line"><span class="keyword">wire</span> HalfAdd_B_Cout;</span><br><span class="line"></span><br><span class="line"><span class="comment">// assign C_out = HalfAdd_A_Cout | HalfAdd_B_Cout;</span></span><br><span class="line"><span class="keyword">or</span> u_or(C_out, HalfAdd_A_Cout, HalfAdd_B_Cout);     <span class="comment">// 门级原语实例</span></span><br><span class="line"></span><br><span class="line">HalfAdd u_HalfAdd_A(                                <span class="comment">// 半加器实例 A</span></span><br><span class="line">    <span class="variable">.X</span>      (C_in),</span><br><span class="line">    <span class="variable">.Y</span>      (Y),</span><br><span class="line">    <span class="variable">.sum</span>    (HalfAdd_A_sum),</span><br><span class="line">    <span class="variable">.C_out</span>  (HalfAdd_A_Cout)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">HalfAdd u_HalfAdd_B(                                <span class="comment">// 半加器实例 B</span></span><br><span class="line">    <span class="variable">.X</span>      (C_in),</span><br><span class="line">    <span class="variable">.Y</span>      (HalfAdd_A_sum),</span><br><span class="line">    <span class="variable">.sum</span>    (sum),</span><br><span class="line">    <span class="variable">.C_out</span>  (HalfAdd_B_Cout)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>上例已将<a href="#HalfAdder">原半加器代码</a>中的语句改为门原语的实例化。在全加器的模块中，有两个半加器模块的实例和一个 <code>or</code> 门原语的实例。</p><p>在以上代码中，实例化的 <code>or</code> 门原语是 Verilog 语言自带的电路，实例化的半加器模块则是用户自己设计的模块。</p><p>实现电路如<a href="#fig.3-15">图 3-15</a>。</p><p><a id="fig.3-15"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-150-FullAdder.png" width="800" alt="图 3-15 全加器"><figcaption aria-hidden="true">图 3-15 全加器</figcaption></figure><p>以上内容提到了实例化基本门和其他模块。</p><p>关于 UDP，它是用户自定义的原语，由于应用不广泛，其功能基本上可以由模块替代，因此不再介绍。</p><h2 id="实例化模块的方法">4.1. 实例化模块的方法</h2><p>在结构化描述中，需要将模块实例与外部信号相连接。下面谈谈模块实例的端口连接规则。</p><p>先看一个模块内部输入/输出/双向端口的内部属性：</p><ul><li><strong><code>input</code>：在模块内部默认是一个线网类型；</strong></li><li><strong><code>output</code>：在模块内部是一个寄存器（在过程赋值语句中被赋值）或者线网类型；</strong></li><li><strong><code>inout</code>：在模块内部默认是一个线网类型，是双向信号，一般定义为 <code>tri</code>。</strong></li></ul><p>当这个模块被实例化时，与之相连的信号类型如下：</p><ul><li><strong>与模块 <code>input</code> 端口相连：可以是一个线网或者寄存器；</strong></li><li><strong>与模块 <code>output</code> 端口相连：一定是驱动到一个线网；</strong></li><li><strong>与模块 <code>inout</code> 端口相连：输入时从一个线网驱动来，输出时驱动到一个线网。</strong></li></ul><p>初学者经常犯这样一个错误，将寄存器变量驱动 <code>inout</code> 端口，导致编译出错。因为，只有线网类型可以驱动 <code>inout</code> 端口。</p><p><a href="#fig.3-16">图 3-16</a> 清楚地了模块端口在内部和外部的类型。</p><p><a id="fig.3-16"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-160-ModuleConnection.png" width="800" alt="图 3-16 模块实例端口连接规则"><figcaption aria-hidden="true">图 3-16 模块实例端口连接规则</figcaption></figure><p>下面举例说明模块内部和外部的端口：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line">HalfAdd u_HalfAdd_A(                                <span class="comment">// 半加器实例 A</span></span><br><span class="line">    <span class="variable">.X</span>      (C_in),</span><br><span class="line">    <span class="variable">.Y</span>      (Y),</span><br><span class="line">    <span class="variable">.sum</span>    (HalfAdd_A_sum),</span><br><span class="line">    <span class="variable">.C_out</span>  (HalfAdd_A_Cout)</span><br><span class="line">    );</span><br></pre></td></tr></tbody></table></figure><p>点 <code>.</code> 后面紧跟的信号是 <code>HalfAdd</code> 内的端口名称，而括号中的信号是上一层 <code>FullAdd</code> 模块中的驱动源或被驱动信号。</p><p>模块实例的端口对应方式有以下两种：名称对应及位置对应。</p><ol type="1"><li><p>名称对应</p><p>所谓名称对应是指：将模块实例外部的信号直接对应于模块的端口名称。在实例化 <code>HalfAdd</code> 时就是采用了名称对应的方法。</p><p>在这种端口对应方式下，<strong>端口对应的顺序可以是任意的</strong>。在没有对应外部信号的时候，可以将端口后面的括号留空。如下：</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">模块 实例名称(</span><br><span class="line">    .模块端口名称           (实例外部信号),</span><br><span class="line">    .模块端口名称           (实例外部信号),</span><br><span class="line">    .模块端口名称           (),             <span class="comment">//无对应信号</span></span><br><span class="line">    ...);</span><br></pre></td></tr></tbody></table></figure><p></p></li><li><p>位置对应</p><p>位置对应方式就是在模块实例化的时候外部的信号需要按照该模块端口声明的顺序一一对应。例如：</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> HalfAdd(X, Y, sum, C_out);</span><br><span class="line"><span class="comment">// ...</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>在实例化该模块的时候，可以使用：</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">HaIfAdd u_HalfAdd(E_X, E_Y, E_sum, E_C_out);</span><br></pre></td></tr></tbody></table></figure><p></p><p>其中 <code>E_X</code>、<code>E_Y</code>、<code>E_sum</code> 和 <code>E_C_out</code> 分别对应 <code>HalfAdd</code> 的端口 <code>X</code>、<code>Y</code>、<code>sum</code> 和 <code>C_out</code>，严格按照<code>HalfAdd</code> 模块的端口位置顺序。如果在没有对应外部信号的时候，就需要<strong>将位置留空</strong>。例如：</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">HaIfAdd u_HalfAdd(E_X, E_Y, , E_C_out);</span><br></pre></td></tr></tbody></table></figure><p></p><p>其中 <code>E_X</code>、<code>E_Y</code> 和 <code>E_C_out</code> 分别对应 <code>HaIfAdd</code> 的端口 <code>X</code>、<code>Y</code> 和 <code>C_out</code>，模块端口 <code>sum</code> 没有对应的外部信号。</p></li></ol><h2 id="参数">4.2. 参数</h2><p>在本小节中将讨论可参数化的模块。</p><h3 id="参数定义">4.2.1. 参数定义</h3><p><code>module</code> 中的参数一般是定义其中常量的工具。</p><p>如下的代码中定义了半加器的“与门”和“异或门"的延时分别为 2 和 4 个时间单位：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> half_adder(co, sum, a, b)</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> a, b;</span><br><span class="line"><span class="keyword">output</span> co, sum;</span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> and_delay = <span class="number">2</span>;</span><br><span class="line"><span class="keyword">parameter</span> xor_delay = <span class="number">4</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">and</span> #and_delay u1(co, a, b);</span><br><span class="line"><span class="keyword">xor</span> #xor_delay u2(sum, a, b);</span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>实际上，在 Verilog 语言中，<strong>当实例化模块时用户可以修改模块中的参数</strong>，用来实现不同的特性。这个定制过程是通过“新参数直接带入”或“参数重定义”完成的。</p><p>Verilog 模块参数的这一特性非常有用，用户可以定义一个通用的模块，其具有缺省的参数值，然后通过改变参数来做成不同的实例模块。</p><p>例如，可以设计一个通用的 RAM 模块，将其位宽和地址深度定义为参数。在具体使用时，如果需要用到不同的位宽和深度，用户则可以通过改变模块中的参数实现。</p><h3 id="参数的定制">4.2.2. 参数的定制</h3><p>参数的用户定制有两种方法：</p><ol type="1"><li>通过 <code>defparam</code> 关键字对模块中的参数重新定义；</li><li>参数直接在实例化模块时代入。</li></ol><p>有意思的是，两家最大的 PLD 供应商 Altera 和 Xilinx 的通用模块定制恰好分别采用了这两种方法。</p><ul><li><p>比如 Altera 的 Quartus II 开发环境中，用 MegaWiard 工具定制一个宽 8 深 32 位的单口 RAM 时，将产生如下的代码：</p><p></p><figure class="highlight verilog"><figcaption><span>ran_w8_d32.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ran_w8_d32(address, clock, data, wren, q);</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] address;</span><br><span class="line"><span class="keyword">input</span>       clock;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] data;</span><br><span class="line"><span class="keyword">input</span>       wren;</span><br><span class="line"><span class="keyword">output</span>      q;</span><br><span class="line"></span><br><span class="line">altsyncram altsyncram_component(</span><br><span class="line">    <span class="variable">.wren_a</span>        (wren),</span><br><span class="line">    <span class="variable">.clock0</span>        (clock),</span><br><span class="line">    <span class="variable">.address_a</span>     (address),</span><br><span class="line">    <span class="variable">.data_a</span>        (data),</span><br><span class="line">    <span class="variable">.q_a</span>           (q),</span><br><span class="line">    <span class="variable">.aclr0</span>         (<span class="number">1'b0</span>),</span><br><span class="line">    <span class="variable">.aclr1</span>         (<span class="number">1'b0</span>),</span><br><span class="line">    <span class="variable">.q_b</span>           (),</span><br><span class="line">    <span class="variable">.clocken1</span>      (<span class="number">1'b1</span>),</span><br><span class="line">    <span class="variable">.clocken0</span>      (<span class="number">1'b0</span>),</span><br><span class="line">    <span class="variable">.data_b</span>        (<span class="number">1'b1</span>),</span><br><span class="line">    <span class="variable">.rden_b</span>        (<span class="number">1'b1</span>),</span><br><span class="line">    <span class="variable">.address_b</span>     (<span class="number">1'b1</span>),</span><br><span class="line">    <span class="variable">.wren_b</span>        (<span class="number">1'b0</span>),</span><br><span class="line">    <span class="variable">.byteena_b</span>     (<span class="number">1'b0</span>),</span><br><span class="line">    <span class="variable">.addressstall_a</span>(<span class="number">1'b0</span>),</span><br><span class="line">    <span class="variable">.byteena_a</span>     (<span class="number">1'b1</span>),</span><br><span class="line">    <span class="variable">.addressstall_b</span>(<span class="number">1'b0</span>),</span><br><span class="line">    <span class="variable">.clocken1</span>      (<span class="number">1'b1</span>)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">defparam</span></span><br><span class="line">    altsyncram_component<span class="variable">.clock_enable_input_a</span> = <span class="string">"BYPASS"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.clock_enable_output_a</span> = <span class="string">"BYPASS"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.intended_device_family</span> = <span class="string">"Stratix II"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.lpm_hint</span> = <span class="string">"ENABLE_RUNTIME_MOD = NO"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.lpm_type</span> = <span class="string">"altsyncram"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.numwords_a</span> = <span class="number">32</span>,               <span class="comment">// 32 个字</span></span><br><span class="line">    altsyncram_component<span class="variable">.operation_mode</span> = <span class="string">"SINGLE_PORT"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.outdata_aclr_a</span> = <span class="string">"NONE"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.outdata_reg_a</span> = <span class="string">"UNREGISTERED"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.power_up_uninitialized</span> = <span class="string">"FALSE"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.ram_block_type</span> = <span class="string">"M4K"</span>,</span><br><span class="line">    altsyncram_component<span class="variable">.widthad_a</span> = <span class="number">5</span>,                 <span class="comment">// 5 位地址</span></span><br><span class="line">    altsyncram_component<span class="variable">.width_a</span> = <span class="number">8</span>,                   <span class="comment">// 8 位宽的数据</span></span><br><span class="line">    altsyncram_component<span class="variable">.width_byteena_a</span> = <span class="number">1</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>其中，<code>altsyncram</code> 是 Altera 的块 RAM 的通用模型。它可以在 Altera 的仿真文件“alteramf.v”中找到。</p><p><code>altsyncram-component</code> 是实例名称，<code>.</code> 后面是参数的名称，定义的参数值，有的是字符串，有的是整数。</p><p>在 <code>defparam</code> 关键字后面的是参数重定义的语句：</p><p></p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line">altsyncram_component<span class="variable">.width_a</span> = <span class="number">8</span>,               <span class="comment">// 8 位宽的数据</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>以上就是将 <code>altsyncram-component</code> 中的参数 <code>width_a</code> 重新定义为 8。</p><p>使用 <code>defparam</code> 的方法重新定义参数时，可以根据需要对部分的参数重新定义，其他的会保留模块的缺省值。</p></li><li><p>用 Xilinx 设计工具 ISE 中的 CORE Generator 产生一个单端口 8 位宽、32 位深的 RAM。注意观察，其中RAM的参数是如何带入的：</p><p></p><figure class="highlight verilog"><figcaption><span>ram_w8_d32.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ram_w8_d32(addr, clk, din, dout, we)</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> [<span class="number">4</span>:O] addr;</span><br><span class="line"><span class="keyword">input</span>       clk;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:O] din.</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] dout;</span><br><span class="line"><span class="keyword">input</span> we;</span><br><span class="line"></span><br><span class="line"><span class="comment">// synopsys translate_off</span></span><br><span class="line">BLKMEMSP_V6_1 #(</span><br><span class="line">    <span class="number">5</span>,                  <span class="comment">// c_addr_width</span></span><br><span class="line">    <span class="string">"0"</span>,                <span class="comment">// c_default_data</span></span><br><span class="line">    <span class="number">32</span>,                 <span class="comment">// c_depth</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_enable_rlocs</span></span><br><span class="line">    <span class="number">1</span>,                  <span class="comment">// c_has_default_data</span></span><br><span class="line">    <span class="number">1</span>,                  <span class="comment">// c_has_din</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_has_en</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_has_limit_data_pitch</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_has_nd</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_has_rdy</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_has_rfd</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_has_sinit</span></span><br><span class="line">    <span class="number">1</span>,                  <span class="comment">// c_has_we</span></span><br><span class="line">    <span class="number">18</span>,                 <span class="comment">// c_limit_data_pitch</span></span><br><span class="line">    <span class="string">"mif_file_16_1"</span>,    <span class="comment">// c_em_init_file</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_pipe_stages</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_reg_inputs</span></span><br><span class="line">    <span class="string">"0"</span>,                <span class="comment">// c_sinit_value</span></span><br><span class="line">    <span class="number">8</span>,                  <span class="comment">// c_width</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_write_mode</span></span><br><span class="line">    <span class="string">"0"</span>,                <span class="comment">// c_ybottom_addr</span></span><br><span class="line">    <span class="number">1</span>,                  <span class="comment">// c_yclk_is_rising</span></span><br><span class="line">    <span class="number">1</span>,                  <span class="comment">// c_yen_is_high</span></span><br><span class="line">    <span class="string">"hierarchy1"</span>,       <span class="comment">// c_hierarchy</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_ymake_bmm</span></span><br><span class="line">    <span class="string">"32kx1"</span>,            <span class="comment">// c_yprimitive_type</span></span><br><span class="line">    <span class="number">1</span>,                  <span class="comment">// c_ysinit_is_high</span></span><br><span class="line">    <span class="string">"1024"</span>,             <span class="comment">// c_ytop_addr</span></span><br><span class="line">    <span class="number">0</span>,                  <span class="comment">// c_yuse_single_primitive</span></span><br><span class="line">    <span class="number">1</span>,                  <span class="comment">// c_ywe_is_high</span></span><br><span class="line">    <span class="number">1</span>                   <span class="comment">// c_yydisable_warnings</span></span><br><span class="line">    )</span><br><span class="line"></span><br><span class="line">inst(</span><br><span class="line">    <span class="variable">.ADDR</span> (addr),</span><br><span class="line">    <span class="variable">.CLK</span>  (clk),</span><br><span class="line">    <span class="variable">.DIN</span>  (din),</span><br><span class="line">    <span class="variable">.DOUT</span> (dout),</span><br><span class="line">    <span class="variable">.WE</span>   (we),</span><br><span class="line">    <span class="variable">.EN</span>   (),</span><br><span class="line">    <span class="variable">.ND</span>   (),</span><br><span class="line">    <span class="variable">.RFD</span>  (),</span><br><span class="line">    <span class="variable">.RDY</span>  (),</span><br><span class="line">    <span class="variable">.SINIT</span>()</span><br><span class="line">    );</span><br><span class="line"><span class="comment">// synopsys translate_on</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p></p><p>其中 <code>BLKMEMSP_V6_1</code> 是 Xilinx 的块状RAM的通用模型。<code>inst</code> 是用户实例名称。用户需要在通用RAM类型的基础上，通过参数带入实现。采用 <code>#(...)</code> 方法来实现参数逐个覆盖。</p><p>使用上面这种参数直接带入法时，要注意一点，所有的参数都需要全部按顺序列出来，不能遗漏，也不能颠倒顺序，否则就容易对应不上。</p></li></ul><h1 id="设计层次">5. 设计层次<a id="toc.5"></a></h1><p>在前面几节中，介绍了 Verilog 的描述方式。</p><p>Verilog 语言是一种强大的硬件描述语言，可以支持多个设计层次。在这里将进行简单的介绍。</p><h2 id="系统级和行为级">5.1. 系统级和行为级<a id="toc.5.1"></a></h2><p>Verilog 语言作为一种用户工具，提供给用户许多描述硬件的手段，如前面所述：数据流描述、行为描述（<code>always</code> 和 <code>initial</code> 语句）、结构化描述。同时，不同用户可以根据自己的需要，在不同抽象层次上对硬件进行描述。有如下设计层次金字塔供参考。</p><p><a id="fig.3-17"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-170-DesignLevelPyramid.png" width="600" alt="图 3-17 设计层次金字塔"><figcaption aria-hidden="true">图 3-17 设计层次金字塔</figcaption></figure><p>下面简单介绍几种不同角色的工作特点，以及它们所处的设计层次：</p><ol type="1"><li><p>系统构架师：在目前业界主流的设计方法学中，系统构架师（System Architect）通常用高级语言，如 SystemC，来描述一个系统的规格，仿真整个系统的功能和性能等。这种早期的设计和探索往往不涉及到具体的实现细节，甚至于软件和硬件的划分都没有开始。系统构架师也可以采用 Verilog 来描述系统的功能，它们往往不考虑硬件实现的细节。因而称这种设计层次为系统级或算法级。</p></li><li><p>逻辑设计工程师：他们利用前面所讲的 Verilog 各种描述手段，设计 RTL 级的代码，精确到时钟周期。逻辑设计工程师的代码，通过综合工具的综合，可以转换为 Verilog 的门级网表，其中所有的功能块都是由基本的门单元组成的。</p></li><li><p>物理设计工程师：他们将这些门级网表进行布局和布线，做成实际的芯片。</p></li><li><p>验证工程师：他们负责对设计的电路进行验证，他们编写的代码主要是用来产生激励，这些激励大部分需要的抽象层次更高，以使仿真的效率更高。然后在工具中对电路进行仿真，检查响应结果。这些代码不会实现为具体癭件，有些并不需要精确到时钟周期，而只是在软件的仿真工具中运行，实现一定的功能即可，称这种描述层次为行为级。</p></li></ol><p>这里的行为级描述，不同于 <a href="#toc.3">3. 行为描述</a>中所述的“行为描述方式”。这里特指一种描述的抽象层次。</p><p>下面举一个实例说明 RTL 级和行为级的区别，要实现的状态机一部分如<a href="#fig.3-18">图 3-18</a> 所示。=</p><p><a id="fig.3-18"></a></p><figure><img data-src="../images/post/2020-11-30-josh-verilog-part-3/2020-11-30-josh-verilog-part-3-180-ASimpleHandshakingStateMachine.png" width="500" alt="一个简单的握手协议状态机"><figcaption aria-hidden="true">一个简单的握手协议状态机</figcaption></figure><p>上图中只有两个状态，当在左边的状态时，<code>REQ</code> 输出 1；当在右边的状态时，<code>REQ</code> 输出 0。<code>ACK</code> 是状态机的输入信号，决定了状态的跳转。</p><p>如果是让一个 RTL 设计工程师来设计，他马上就会与硬件实现的细节联系起来，很可能就会用如下代码实现：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/************************</span></span><br><span class="line"><span class="comment">RTL 描述</span></span><br><span class="line"><span class="comment">************************/</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] curr_sm;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] next_sm;              <span class="comment">// 定义状态寄存器</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">parameter</span> ...;</span><br><span class="line">state0 = <span class="number">2'b01</span>;</span><br><span class="line">state1 = <span class="number">2'b10</span>;</span><br><span class="line"></span><br><span class="line"><span class="comment">// state registers</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">posedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span> (rst)</span><br><span class="line">        curr_sm &lt;= ...;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        curr_sm &lt;= next_sm;</span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// next state logic</span></span><br><span class="line"><span class="keyword">always</span> @(curr_sm <span class="keyword">or</span> ACK) <span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(curr_sm)</span><br><span class="line">        ...</span><br><span class="line">        state0: <span class="keyword">begin</span></span><br><span class="line">            REQ = <span class="number">1</span>;</span><br><span class="line">            <span class="keyword">if</span> (ACK == <span class="number">1</span>)</span><br><span class="line">                next_sm = state1;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                next_sm = state0;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        state1: <span class="keyword">begin</span></span><br><span class="line">            REQ = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">if</span> (ACK == <span class="number">0</span>)</span><br><span class="line">                next_sm = ...;</span><br><span class="line">            <span class="keyword">else</span></span><br><span class="line">                next_sm = state1;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>然而，如果让一个逻辑验证工程师来设计这个状态机，他不考虑硬件实现的细节，只需要在语义上满足要求即可。甚至可以不出现状态寄存器。如下例：</p><figure class="highlight verilog"><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">/************************</span></span><br><span class="line"><span class="comment">行为描述</span></span><br><span class="line"><span class="comment">************************/</span></span><br><span class="line"><span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// ...</span></span><br><span class="line">    REQ = <span class="number">1</span>;</span><br><span class="line">    <span class="keyword">wait</span> (ACK == <span class="number">1</span>);</span><br><span class="line">    REQ = <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">wait</span> (ACK == <span class="number">0</span>);</span><br><span class="line">    <span class="comment">// ...</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></tbody></table></figure><p>从上例中可以看出，逻辑验证工程师设计的方式十分简单，仅仅利用了 <code>begin ... end</code> 语句组的顺序执行特性，同时利用 <code>wait</code> 语句来实现状态的转移。这是典型的行为级设计风格，也是逻辑验证工程师们所追求的思维方式。</p><h2 id="rtl-级">5.2. RTL 级</h2><p>所谓寄存器传输级（RTL级），就是描述电路的时候，只需要关注寄存器本身，以及寄存器到寄存器之间的逻辑功能，而不用关心寄存器和组合逻辑的实现细节（具体用了多少逻辑门等）。</p><p>随着逻辑综合工具的兴起，工程师才可以从 RTL 级进行电路设计了，而不需要像传统设计方法一样从门级电路搭起。它们的 RTL 设计代码将直接通过逻辑综合工具，综合成门级的设计网表，通常是由基本的门单元组成的。逻辑综合是 EDA 流程的重要组成部分。</p><p>Verilog 设计电路最常用的设计层次就是 RTL 级。在 RTL 描述时，设计者需要关注寄存器的行为，其中保存着数据；同时需要关注寄存器和寄存器之间的组合逻辑功能，是否能满足功能需求和时序需求。RTL 级模型是严格精确到时钟周期的模型。</p><p><a href="https://josh-gao.top/posts/ecb88422.html">Part 4 —— RTL 概念与常用 RTL 建模</a>、<a href="https://josh-gao.top/posts/53b8b42e.html">Part 5 —— RTL 设计与编码指导</a>和<a href="https://josh-gao.top/posts/d860a67e.html">Part 6—— 如何写好状态机</a>会重点介绍 RTL 设计的方法和技巧。</p><div class="note info"><p>RTL 级是 HDL 语言最重要的概念之一，RTL 级是综合器最常用的设计输入层次。目前使用 FPGA/CPLD 等可编程逻辑器件时，设计输入都为 RTL 级。这是因为门级输入过于繁琐；而对于行为级和系统级设计输入，很多综合器不支持，并容易产生综合歧义。</p></div><h2 id="门级">5.3. 门级</h2><p>在 Verilog 语义中，使用一些基本的门原语可以直接描述电路的门级功能。例如：</p><figure class="highlight verilog"><figcaption><span>HalfAdd.v</span></figcaption><table><tbody><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> HalfAdd(X, Y, sum, C_out);                   <span class="comment">// 半加器模块</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> X;</span><br><span class="line"><span class="keyword">input</span> Y;</span><br><span class="line"><span class="keyword">output</span> sum;</span><br><span class="line"><span class="keyword">output</span> C_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">xor</span> u_xor(sum, X, Y);                               <span class="comment">// 门级原语实例</span></span><br><span class="line"><span class="keyword">and</span> u_and(C_out, X, Y);                             <span class="comment">// 门级原语实例</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></tbody></table></figure><p>其中直接调用了 <code>xor</code> 和 <code>and</code> 的两个 Verilog 门原语。</p><p>门级设计就是指在逻辑门一级将电路搭出来。特别是对于大设计来说，这种设计非常耗时、效率低下，同时容易出错。但是对于一些逻辑容量较小，性能和面积要求非常高的设计，有时还采用门级设计，以满足一些特殊的需求。</p><p>门级设计类似于软件中的汇编语言设计，非常精确，但是耗时耗力。</p><h2 id="晶体管级">5.4. 晶体管级</h2><p>逻辑门是由一个个晶体管组成的。在 Verilog 语言中，有用于直接描述 NMOS 和 PMOS 的原语。这里不过多叙述，有兴趣可查阅相关资料。</p><h2 id="混合描述">5.5. 混合描述</h2><p>Verilog 支持不同设计层次的混描述。</p><p>实际上，这些描述层次之间没有严格的界限。这里只是想将概念描述清楚，这一点对初学者非常重要。</p><h1 id="参考文献">参考文献</h1><p>EDA 先锋工作室. <em>轻松成为设计高手——Verilog HDL 实用精解.</em> 北京航空航天大学出版社, 2012.</p><link rel="stylesheet" href="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10/dist/style.css"><script src="https://fastly.jsdelivr.net/npm/d3@7"></script><script src="https://fastly.jsdelivr.net/npm/markmap-view@0.18.10"></script><script src="https://fastly.jsdelivr.net/npm/markmap-toolbar@0.18.10"></script><link rel="stylesheet" href="/css/markmap.css"><script src="/js/markmap.js"></script></div><footer class="post-footer"><div class="post-copyright"><ul><li class="post-copyright-author"><strong>本文作者： </strong>Josh Gao</li><li class="post-copyright-link"><strong>本文链接：</strong> <a href="https://josh-gao.top/posts/fd117896.html" title="Josh&#39;s Note — Verilog&lt;br&gt;Part 3 描述方式和设计层次">https://josh-gao.top/posts/fd117896.html</a></li><li class="post-copyright-license"><strong>版权声明： </strong>本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/deed.zh" rel="noopener" target="_blank"><i class="fab fa-fw fa-creative-commons"></i>BY-NC-SA</a> 许可协议。转载请注明出处！</li></ul></div><div class="post-tags"><a href="/tags/Verilog/" rel="tag"><i class="fa fa-tag"></i> Verilog</a> <a href="/tags/HDL/" rel="tag"><i class="fa fa-tag"></i> HDL</a> <a href="/tags/Verilog-%E8%AF%AD%E6%B3%95/" rel="tag"><i class="fa fa-tag"></i> Verilog 语法</a> <a href="/tags/%E6%8F%8F%E8%BF%B0%E6%96%B9%E5%BC%8F/" rel="tag"><i class="fa fa-tag"></i> 描述方式</a> <a href="/tags/%E8%AE%BE%E8%AE%A1%E5%B1%82%E6%AC%A1/" rel="tag"><i class="fa fa-tag"></i> 设计层次</a></div><div class="post-nav"><div class="post-nav-item"><a href="/posts/fd2ca242.html" rel="prev" title="Josh's Note — Verilog<br>Part 2 Verilog 语言基础"><i class="fa fa-angle-left"></i> Josh's Note — Verilog<br>Part 2 Verilog 语言基础</a></div><div class="post-nav-item"><a href="/posts/ecb88422.html" rel="next" title="Josh's Note — Verilog<br>Part 4 RTL 概念与常用 RTL 建模">Josh's Note — Verilog<br>Part 4 RTL 概念与常用 RTL 建模 <i class="fa fa-angle-right"></i></a></div></div></footer></article></div><div class="comments gitalk-container"></div></div></main><footer class="footer"><div class="footer-inner"><div class="beian"><a href="https://beian.miit.gov.cn/" rel="noopener" target="_blank">京ICP备2022006859号-1 </a><img src="/images/misc/%E5%A4%87%E6%A1%88%E5%9B%BE%E6%A0%87.png" alt=""><a href="https://beian.mps.gov.cn/#/query/webSearch?code=11010802039063" rel="noopener" target="_blank">京公网安备11010802039063号</a></div><div class="copyright">&copy; 2020 – <span itemprop="copyrightYear">2025</span> <span class="with-love"><i class="fa fa-heart"></i> </span><span class="author" itemprop="copyrightHolder">Josh Gao</span></div><div class="wordcount"><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-chart-line"></i> </span><span>站点总字数：</span> <span title="站点总字数">264k</span> </span><span class="post-meta-item"><span class="post-meta-item-icon"><i class="fa fa-coffee"></i> </span><span>站点阅读时长 &asymp;</span> <span title="站点阅读时长">16:01</span></span></div><div class="busuanzi-count"><span class="post-meta-item" id="busuanzi_container_site_uv"><span class="post-meta-item-icon"><i class="fa fa-user"></i> </span><span class="site-uv" title="总访客量"><span id="busuanzi_value_site_uv"></span> </span></span><span class="post-meta-item" id="busuanzi_container_site_pv"><span class="post-meta-item-icon"><i class="fa fa-eye"></i> </span><span class="site-pv" title="总访问量"><span id="busuanzi_value_site_pv"></span></span></span></div><div class="powered-by">由 <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/" rel="noopener" target="_blank">NexT.Gemini</a> 强力驱动</div></div></footer><div class="toggle sidebar-toggle" role="button"><span class="toggle-line"></span> <span class="toggle-line"></span> <span class="toggle-line"></span></div><div class="sidebar-dimmer"></div><div class="reading-progress-bar"></div><a role="button" class="book-mark-link book-mark-link-fixed"></a><noscript><div class="noscript-warning">Theme NexT works best with JavaScript enabled</div></noscript><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.css" integrity="sha256-AJnUHL7dBv6PGaeyPQJcgQPDjt/Hn/PvYZde1iqfp8U=" crossorigin="anonymous"><script class="next-config" data-name="gitalk" type="application/json">{"enable":true,"github_id":"joshgao22","repo":"Josh-Blog-Comment","client_id":"eb4dc2ea750519598663","client_secret":"4fe0fb49aeb8fac49c609796b214a99a6df044cf","admin_user":"joshgao22","distraction_free_mode":true,"proxy":"https://cors-anywhere.azm.workers.dev/https://github.com/login/oauth/access_token","language":"en | es-ES | fr | ru | zh-CN | zh-TW","js":{"url":"https://cdn.jsdelivr.net/npm/gitalk@1.8.0/dist/gitalk.min.js","integrity":"sha256-MVK9MGD/XJaGyIghSVrONSnoXoGh3IFxLw0zfvzpxR4="},"path_md5":"7eccbb4bc73554167c1819b0d557c691"}</script><script src="/js/third-party/comments/gitalk.js" defer></script><script src="/live2dw/lib/L2Dwidget.min.js?094cbace49a39548bed64abff5988b05"></script><script>L2Dwidget.init({pluginRootPath:"live2dw/",pluginJsPath:"lib/",pluginModelPath:"assets/",tagMode:!1,log:!1,model:{jsonPath:"/live2dw/assets/assets/wanko.model.json"},display:{position:"right",width:200,height:250},mobile:{show:!0},react:{opacity:1}})</script></body></html>