<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='edge.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: edge
    <br/>
    Created: Mar  1, 2014
    <br/>
    Updated: Jun 29, 2014
    <br/>
    SVN Updated: Mar  2, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Processor
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     <img src="usercontent,img,1393794016" alt="Title"/>
     <br/>
     Edge is a microarchitecture implementation for mips1 ISA.
     <br/>
     It has a 32 bit datapath divided into  five pipeline stages operating at 50 MHz frequency.
     <br/>
     Supporting timer and other interrupt types and exceptions is implemented through co-processor0.
     <br/>
     Edge has been tested and verified on Atlys that has a Spartan-6 XC6SLX45 FPGA.
     <br/>
     For the Atlys board, UART driver is provided to communicate with PC at 115200 baud rate.
     <br/>
     <img src="usercontent,img,1404060923" alt="Schematic "/>
     <br/>
     Youtube link for simple C programs running [1]
     <br/>
     https://www.youtube.com/watch?v=Hxwq2KWzycU
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
