# Begin_DVE_Session_Save_Info
# DVE restart session
# Saved on Fri Jan 10 17:07:51 2020
# Designs open: 1
#   Sim: /home/kaifengx/anycore/build/manycore/rel-0.1/simv
# Toplevel windows open: 2
# 	TopLevel.1
# 	TopLevel.2
#   Source.1: cmp_top
#   Wave.1: 207 signals
#   Group count = 5
#   Group Group1 signal count = 66
#   Group g_anycore_core.anycore_decoder signal count = 45
#   Group g_anycore_core.l15_anycoreencoder signal count = 53
#   Group registerfile signal count = 14
#   Group PhyRegFile signal count = 29
# End_DVE_Session_Save_Info

# DVE version: O-2018.09-SP2_Full64
# DVE build date: Feb 28 2019 23:39:41


#<Session mode="Restart" path=".restartSimSession.tcl" type="Debug">

gui_set_loading_session_type Restart
gui_continuetime_set
gui_clear_window -type Wave
gui_clear_window -type List

# Application preferences
gui_set_pref_value -key app_default_font -value {Helvetica,10,-1,5,50,0,0,0,0,0}
gui_src_preferences -tabstop 8 -maxbits 24 -windownumber 1
#<WindowLayout>

# DVE top-level session


# Create and position top-level window: TopLevel.1

set TopLevel.1 TopLevel.1

# Docked window settings
set HSPane.1 HSPane.1
set Hier.1 Hier.1
set DLPane.1 DLPane.1
set Data.1 Data.1
set Console.1 Console.1
gui_sync_global -id ${TopLevel.1} -option true

# MDI window settings
set Source.1 Source.1
gui_update_layout -id ${Source.1} {{show_state maximized} {dock_state undocked} {dock_on_new_line false}}

# End MDI window settings


# Create and position top-level window: TopLevel.2

set TopLevel.2 TopLevel.2

# Docked window settings
gui_sync_global -id ${TopLevel.2} -option true

# MDI window settings
set Wave.1 Wave.1
gui_update_layout -id ${Wave.1} {{show_state maximized} {dock_state undocked} {dock_on_new_line false} {child_wave_left 534} {child_wave_right 1304} {child_wave_colname 265} {child_wave_colvalue 265} {child_wave_col1 0} {child_wave_col2 1}}

# End MDI window settings


#</WindowLayout>

#<Database>

gui_set_precision 1ps
gui_set_time_units 1ps
#</Database>

# DVE Global setting session: 


# Global: Breakpoints

# Global: Bus

# Global: Expressions

# Global: Signal Time Shift

# Global: Signal Compare

# Global: Signal Groups


set _session_group_1 Group1
gui_sg_create "$_session_group_1"
set Group1 "$_session_group_1"

gui_sg_addsignal -group "$_session_group_1" { cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.actualDir_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.clk cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ctrlType_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dataCacheBypass_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dbAddr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dbData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dbWe_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dc2memLdAddr_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dc2memLdValid_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dc2memStAddr_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dc2memStData_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dc2memStSize_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dc2memStValid_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dcFlushDone_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dcFlush_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dcScratchModeEn_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dcScratchRdData_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dcScratchWrAddr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dcScratchWrData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.dcScratchWrEn_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.debugAMTAddr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.debugAMTRdData_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.debugPRFAddr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.debugPRFRdData_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.debugPRFWrData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.debugPRFWrEn_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.fetchRecoverFlag_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.fetchReq_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ic2memReqAddr_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ic2memReqValid_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.icFlushDone_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.icFlush_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.icScratchModeEn_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.icScratchRdData_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.icScratchWrAddr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.icScratchWrData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.icScratchWrEn_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.instException_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.instPC_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.instValid_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.inst_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ldAddr_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ldDataValid_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ldData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ldEn_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ldException_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.ldStSize_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2dcLdData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2dcLdIndex_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2dcLdTag_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2dcLdValid_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2dcStComplete_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2dcStStall_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2icData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2icIndex_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2icRespValid_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.mem2icTag_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.reset cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.resetDone_o }
gui_sg_addsignal -group "$_session_group_1" { cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.resetFetch_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.stAddr_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.stData_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.stEn_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.stException_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.startPC_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.toggleFlag_o }

set _session_group_2 g_anycore_core.anycore_decoder
gui_sg_create "$_session_group_2"
set g_anycore_core.anycore_decoder "$_session_group_2"

gui_sg_addsignal -group "$_session_group_2" { cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.LOAD_ACTIVE cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.LOAD_IDLE cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.STORE_ACTIVE cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.STORE_IDLE cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_dc2mem_ldaddr cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_dc2mem_ldvalid cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_dc2mem_staddr cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_dc2mem_stdata cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_dc2mem_stdata_flipped cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_dc2mem_stsize cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_dc2mem_stvalid cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_ic2mem_reqaddr cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_ic2mem_reqvalid cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_imiss_full_addr cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_load_full_addr cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycore_store_full_addr cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_address cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_address_next cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_blockinitstore cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_blockstore cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_csm_data cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_data cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_data_next cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_data_next_entry cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_invalidate_cacheline cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_l1rplway cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_nc cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_prefetch cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_rqtype cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_rqtype_next cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_size cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_size_next cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_threadid cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.anycoredecoder_l15_val cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.clk cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.current_val cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.l15_transducer_ack cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.load_next cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.load_reg cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.new_load cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.new_store cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.prev_val cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.rst_n cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.store_next cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.store_reg }
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.LOAD_ACTIVE}
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.LOAD_IDLE}
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.STORE_ACTIVE}
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.anycore_decoder.STORE_IDLE}

set _session_group_3 g_anycore_core.l15_anycoreencoder
gui_sg_create "$_session_group_3"
set g_anycore_core.l15_anycoreencoder "$_session_group_3"

gui_sg_addsignal -group "$_session_group_3" { cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.LOAD_ACTIVE cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.LOAD_IDLE cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.STORE_ACTIVE cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.STORE_IDLE cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_dc2mem_ldvalid cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_dc2mem_stvalid cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_int cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2dc_lddata cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2dc_ldindex cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2dc_ldtag cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2dc_ldvalid cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2dc_stcomplete cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2dc_ststall cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2ic_data cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2ic_index cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2ic_respvalid cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycore_mem2ic_tag cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.anycoreencoder_l15_req_ack cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.clk cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.int_recv cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_address cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_address_sext cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_atomic cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_blockinitstore cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_cross_invalidate cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_cross_invalidate_way cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_0 cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_0_swap cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_1 cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_1_swap cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_2 cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_2_swap cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_3 cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_data_3_swap cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_error cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_f4b cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_inval_address_15_4 cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_inval_dcache_all_way cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_inval_dcache_inval cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_inval_icache_all_way cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_inval_icache_inval cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_inval_way cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_l2miss cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_noncacheable cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_prefetch cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_returntype cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_threadid }
gui_sg_addsignal -group "$_session_group_3" { cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.l15_anycoreencoder_val cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.load_next cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.load_reg cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.rst_n cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.store_next cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.store_reg }
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.LOAD_ACTIVE}
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.LOAD_IDLE}
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.STORE_ACTIVE}
gui_set_radix -radix {strength} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.l15_anycoreencoder.STORE_IDLE}

set _session_group_4 registerfile
gui_sg_create "$_session_group_4"
set registerfile "$_session_group_4"

gui_sg_addsignal -group "$_session_group_4" { cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.bypassPacket_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.clk cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.debugPRFAddr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.debugPRFRdData_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.debugPRFWrData_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.debugPRFWrEn_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.destAddr cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.destData cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.destWe cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.phySrc1_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.phySrc2_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.reset cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.src1Data_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.src2Data_o }

set _session_group_5 PhyRegFile
gui_sg_create "$_session_group_5"
set PhyRegFile "$_session_group_5"

gui_sg_addsignal -group "$_session_group_5" { cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr5_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data0_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.reset cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.we0_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.ram cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data1_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.RPORT cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.we1_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr2wr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.DEPTH cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data2_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr0_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr1wr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.we2_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr0wr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data3_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr1_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.clk cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data4_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr2_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data2wr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.WIDTH cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data1wr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.INDEX cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data5_o cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr3_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.data0wr_i cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.WPORT cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.addr4_i }
gui_set_radix -radix {decimal} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.RPORT}
gui_set_radix -radix {twosComplement} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.RPORT}
gui_set_radix -radix {decimal} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.DEPTH}
gui_set_radix -radix {twosComplement} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.DEPTH}
gui_set_radix -radix {decimal} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.WIDTH}
gui_set_radix -radix {twosComplement} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.WIDTH}
gui_set_radix -radix {decimal} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.INDEX}
gui_set_radix -radix {twosComplement} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.INDEX}
gui_set_radix -radix {decimal} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.WPORT}
gui_set_radix -radix {twosComplement} -signals {Sim:cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile.WPORT}

# Global: Highlighting

# Global: Stack
gui_change_stack_mode -mode list

# Post database loading setting...

# Save global setting...

# Wave/List view global setting
gui_list_create_group_when_add -wave -enable
gui_cov_show_value -switch false

# Close all empty TopLevel windows
foreach __top [gui_ekki_get_window_ids -type TopLevel] {
    if { [llength [gui_ekki_get_window_ids -parent $__top]] == 0} {
        gui_close_window -window $__top
    }
}
gui_set_loading_session_type noSession
# DVE View/pane content session: 


# Hier 'Hier.1'
gui_show_window -window ${Hier.1}
gui_list_set_filter -id ${Hier.1} -list { {Package 1} {All 0} {Process 1} {VirtPowSwitch 0} {UnnamedProcess 1} {UDP 0} {Function 1} {Block 1} {SrsnAndSpaCell 0} {OVA Unit 1} {LeafScCell 1} {LeafVlgCell 1} {Interface 1} {LeafVhdCell 1} {$unit 1} {NamedBlock 1} {Task 1} {VlgPackage 1} {ClassDef 1} {VirtIsoCell 0} }
gui_list_set_filter -id ${Hier.1} -text {*}
gui_change_design -id ${Hier.1} -design Sim
catch {gui_list_expand -id ${Hier.1} cmp_top}
catch {gui_list_expand -id ${Hier.1} cmp_top.system}
catch {gui_list_expand -id ${Hier.1} cmp_top.system.chip}
catch {gui_list_expand -id ${Hier.1} cmp_top.system.chip.tile0}
catch {gui_list_expand -id ${Hier.1} cmp_top.system.chip.tile0.g_anycore_core.core}
catch {gui_list_expand -id ${Hier.1} cmp_top.system.chip.tile0.g_anycore_core.core.coreTop}
catch {gui_list_expand -id ${Hier.1} cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile}
catch {gui_list_select -id ${Hier.1} {cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile}}
gui_view_scroll -id ${Hier.1} -vertical -set 648
gui_view_scroll -id ${Hier.1} -horizontal -set 0

# Data 'Data.1'
gui_list_set_filter -id ${Data.1} -list { {Buffer 1} {Input 1} {Others 1} {Linkage 1} {Output 1} {LowPower 1} {Parameter 1} {All 1} {Aggregate 1} {LibBaseMember 1} {Event 1} {Assertion 1} {Constant 1} {Interface 1} {BaseMembers 1} {Signal 1} {$unit 1} {Inout 1} {Variable 1} }
gui_list_set_filter -id ${Data.1} -text {*}
gui_list_show_data -id ${Data.1} {cmp_top.system.chip.tile0.g_anycore_core.core.coreTop.registerfile.PhyRegFile}
gui_view_scroll -id ${Data.1} -vertical -set 0
gui_view_scroll -id ${Data.1} -horizontal -set 0
gui_view_scroll -id ${Hier.1} -vertical -set 648
gui_view_scroll -id ${Hier.1} -horizontal -set 0

# Source 'Source.1'
gui_src_value_annotate -id ${Source.1} -switch false
gui_set_env TOGGLE::VALUEANNOTATE 0
gui_open_source -id ${Source.1}  -replace -active cmp_top /home/kaifengx/anycore/piton/verif/env/manycore/manycore_top.tmp.v
gui_view_scroll -id ${Source.1} -vertical -set 1980
gui_src_set_reusable -id ${Source.1}

# View 'Wave.1'
gui_wv_sync -id ${Wave.1} -switch false
set groupExD [gui_get_pref_value -category Wave -key exclusiveSG]
gui_set_pref_value -category Wave -key exclusiveSG -value {false}
set origWaveHeight [gui_get_pref_value -category Wave -key waveRowHeight]
gui_list_set_height -id Wave -height 25
set origGroupCreationState [gui_list_create_group_when_add -wave]
gui_list_create_group_when_add -wave -disable
gui_wv_zoom_timerange -id ${Wave.1} 0 14224919
gui_list_add_group -id ${Wave.1} -after {New Group} {Group1}
gui_list_add_group -id ${Wave.1} -after {New Group} {g_anycore_core.anycore_decoder}
gui_list_add_group -id ${Wave.1} -after {New Group} {g_anycore_core.l15_anycoreencoder}
gui_list_add_group -id ${Wave.1} -after {New Group} {registerfile}
gui_list_add_group -id ${Wave.1} -after {New Group} {PhyRegFile}
gui_list_collapse -id ${Wave.1} Group1
gui_list_collapse -id ${Wave.1} g_anycore_core.anycore_decoder
gui_list_collapse -id ${Wave.1} g_anycore_core.l15_anycoreencoder
gui_list_collapse -id ${Wave.1} registerfile
gui_seek_criteria -id ${Wave.1} {Any Edge}



gui_set_env TOGGLE::DEFAULT_WAVE_WINDOW ${Wave.1}
gui_set_pref_value -category Wave -key exclusiveSG -value $groupExD
gui_list_set_height -id Wave -height $origWaveHeight
if {$origGroupCreationState} {
	gui_list_create_group_when_add -wave -enable
}
if { $groupExD } {
 gui_msg_report -code DVWW028
}
gui_list_set_filter -id ${Wave.1} -list { {Buffer 1} {Input 1} {Others 1} {Linkage 1} {Output 1} {Parameter 1} {All 1} {Aggregate 1} {LibBaseMember 1} {Event 1} {Assertion 1} {Constant 1} {Interface 1} {BaseMembers 1} {Signal 1} {$unit 1} {Inout 1} {Variable 1} }
gui_list_set_filter -id ${Wave.1} -text {*}
gui_list_set_insertion_bar  -id ${Wave.1} -group PhyRegFile  -position in

gui_view_scroll -id ${Wave.1} -vertical -set 0
gui_show_grid -id ${Wave.1} -enable false
# Restore toplevel window zorder
# The toplevel window could be closed if it has no view/pane
if {[gui_exist_window -window ${TopLevel.1}]} {
	gui_set_active_window -window ${TopLevel.1}
	gui_set_active_window -window ${Source.1}
	gui_set_active_window -window ${HSPane.1}
}
if {[gui_exist_window -window ${TopLevel.2}]} {
	gui_set_active_window -window ${TopLevel.2}
	gui_set_active_window -window ${Wave.1}
}
#</Session>

