INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:55:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.589ns  (required time - arrival time)
  Source:                 buffer25/dataReg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Destination:            buffer25/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.850ns period=9.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.700ns  (clk rise@9.700ns - clk rise@0.000ns)
  Data Path Delay:        7.858ns  (logic 1.523ns (19.382%)  route 6.335ns (80.618%))
  Logic Levels:           20  (CARRY4=2 LUT3=4 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.183 - 9.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1276, unset)         0.508     0.508    buffer25/clk
                         FDRE                                         r  buffer25/dataReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.226     0.734 r  buffer25/dataReg_reg[2]/Q
                         net (fo=5, unplaced)         0.444     1.178    buffer25/control/Memory_reg[0][5][2]
                         LUT5 (Prop_lut5_I0_O)        0.119     1.297 r  buffer25/control/transmitValue_i_9__5/O
                         net (fo=3, unplaced)         0.723     2.020    buffer25/control/buffer137_outs[2]
                         LUT6 (Prop_lut6_I1_O)        0.043     2.063 r  buffer25/control/transmitValue_i_4__51/O
                         net (fo=55, unplaced)        0.329     2.392    init0/control/dataReg_reg[0]_0
                         LUT3 (Prop_lut3_I2_O)        0.043     2.435 r  init0/control/start_ready_INST_0_i_8/O
                         net (fo=82, unplaced)        0.429     2.864    init0/control/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     2.907 r  init0/control/transmitValue_i_3__14/O
                         net (fo=38, unplaced)        0.319     3.226    buffer38/control/p_2_in_54
                         LUT5 (Prop_lut5_I3_O)        0.043     3.269 r  buffer38/control/transmitValue_i_4__7/O
                         net (fo=41, unplaced)        0.454     3.723    buffer38/control/transmitValue_reg_10
                         LUT6 (Prop_lut6_I4_O)        0.043     3.766 r  buffer38/control/Memory[1][0]_i_31__0/O
                         net (fo=1, unplaced)         0.377     4.143    cmpi9/Memory_reg[1][0]_i_3_3
                         LUT3 (Prop_lut3_I0_O)        0.043     4.186 r  cmpi9/Memory[1][0]_i_10/O
                         net (fo=1, unplaced)         0.000     4.186    cmpi9/Memory[1][0]_i_10_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.432 r  cmpi9/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.432    cmpi9/Memory_reg[1][0]_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.122     4.554 r  cmpi9/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=5, unplaced)         0.272     4.826    buffer121/fifo/result[0]
                         LUT5 (Prop_lut5_I0_O)        0.122     4.948 r  buffer121/fifo/mat_loadEn_INST_0_i_14/O
                         net (fo=6, unplaced)         0.276     5.224    buffer121/fifo/buffer121_outs
                         LUT6 (Prop_lut6_I5_O)        0.043     5.267 f  buffer121/fifo/transmitValue_i_11__1/O
                         net (fo=2, unplaced)         0.255     5.522    fork35/control/generateBlocks[1].regblock/transmitValue_i_5__5
                         LUT6 (Prop_lut6_I2_O)        0.043     5.565 r  fork35/control/generateBlocks[1].regblock/transmitValue_i_8__6/O
                         net (fo=1, unplaced)         0.377     5.942    fork31/control/generateBlocks[0].regblock/transmitValue_i_3__43
                         LUT6 (Prop_lut6_I1_O)        0.043     5.985 f  fork31/control/generateBlocks[0].regblock/transmitValue_i_5__5/O
                         net (fo=1, unplaced)         0.244     6.229    fork51/control/generateBlocks[1].regblock/transmitValue_i_2__53
                         LUT6 (Prop_lut6_I0_O)        0.043     6.272 r  fork51/control/generateBlocks[1].regblock/transmitValue_i_3__43/O
                         net (fo=1, unplaced)         0.244     6.516    fork56/control/generateBlocks[4].regblock/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     6.559 r  fork56/control/generateBlocks[4].regblock/transmitValue_i_2__53/O
                         net (fo=2, unplaced)         0.255     6.814    buffer38/control/transmitValue_reg_155[1]
                         LUT6 (Prop_lut6_I0_O)        0.043     6.857 r  buffer38/control/transmitValue_i_4__13/O
                         net (fo=4, unplaced)         0.268     7.125    buffer38/control/fork56/control/anyBlockStop
                         LUT6 (Prop_lut6_I2_O)        0.043     7.168 f  buffer38/control/transmitValue_i_3__37/O
                         net (fo=2, unplaced)         0.255     7.423    buffer38/control/branch_ready__2_12
                         LUT3 (Prop_lut3_I2_O)        0.043     7.466 f  buffer38/control/Memory[0][5]_i_2/O
                         net (fo=4, unplaced)         0.268     7.734    fork16/control/generateBlocks[0].regblock/buffer137_outs_ready
                         LUT3 (Prop_lut3_I2_O)        0.043     7.777 r  fork16/control/generateBlocks[0].regblock/fullReg_i_3__9/O
                         net (fo=4, unplaced)         0.268     8.045    fork16/control/generateBlocks[0].regblock/blockStopArray_0[0]
                         LUT5 (Prop_lut5_I2_O)        0.043     8.088 r  fork16/control/generateBlocks[0].regblock/dataReg[5]_i_1__2/O
                         net (fo=6, unplaced)         0.278     8.366    buffer25/E[0]
                         FDRE                                         r  buffer25/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.700     9.700 r  
                                                      0.000     9.700 r  clk (IN)
                         net (fo=1276, unset)         0.483    10.183    buffer25/clk
                         FDRE                                         r  buffer25/dataReg_reg[0]/C
                         clock pessimism              0.000    10.183    
                         clock uncertainty           -0.035    10.147    
                         FDRE (Setup_fdre_C_CE)      -0.192     9.955    buffer25/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.955    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  1.589    




