Running in Lattice mode

Starting:    C:\lscc\diamond\3.11_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.11_x64\synpbase
Hostname:    LAPTOP-OVV5D9K5
Date:        Mon Aug 12 09:39:42 2019
Version:     N-2018.03L-SP1-1

Arguments:   -product synplify_pro -batch mux00_mux0_synplify.tcl
ProductType: synplify_pro




log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srr"
Running: hdl_info_gen in foreground

Generating HDL info...

hdl_info_gen completed
# Mon Aug 12 09:39:44 2019

Return Code: 0
Run Time:00h:00m:01s
log file: "C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srr"
Running: mux0 in foreground

Running proj_1|mux0

Running Flow: compile (Compile) on proj_1|mux0
# Mon Aug 12 09:39:45 2019

Running Flow: compile_flow (Compile Process) on proj_1|mux0
# Mon Aug 12 09:39:45 2019

Running: compiler (Compile Input) on proj_1|mux0
# Mon Aug 12 09:39:45 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\synwork\mux00_mux0_comp.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srs

compiler completed
# Mon Aug 12 09:39:48 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on proj_1|mux0
# Mon Aug 12 09:39:48 2019

multi_srs_gen completed
# Mon Aug 12 09:39:48 2019

Return Code: 0
Run Time:00h:00m:00s
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\synwork\mux00_mux0_mult.srs to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srs
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srf
Complete: Compile Process on proj_1|mux0

Running: premap (Premap) on proj_1|mux0
# Mon Aug 12 09:39:48 2019

premap completed
# Mon Aug 12 09:39:50 2019

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on proj_1|mux0

Running Flow: map (Map) on proj_1|mux0
# Mon Aug 12 09:39:50 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on proj_1|mux0
# Mon Aug 12 09:39:50 2019
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\synwork\mux00_mux0_m.srm to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srm

fpga_mapper completed
# Mon Aug 12 09:39:52 2019

Return Code: 0
Run Time:00h:00m:02s
Complete: Map on proj_1|mux0
Copied C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srr to C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\mux00_mux0.srf
Complete: Logic Synthesis on proj_1|mux0
TCL script complete: "mux00_mux0_synplify.tcl"
exit status=0
exit status=0
Save changes for project:
C:\Users\FAROL\Documents\ArquitecturaDeComputadoras3CM1\mux00\mux0\proj_1.prj
batch mode default:no
