
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009935                       # Number of seconds simulated
sim_ticks                                  9934788500                       # Number of ticks simulated
final_tick                                 9934788500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 465827                       # Simulator instruction rate (inst/s)
host_op_rate                                   654830                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              333080513                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654732                       # Number of bytes of host memory used
host_seconds                                    29.83                       # Real time elapsed on the host
sim_insts                                    13894204                       # Number of instructions simulated
sim_ops                                      19531614                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           18560                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data        11537856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total            11556416                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        18560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          18560                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      8598720                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          8598720                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              290                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data           180279                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total               180569                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks        134355                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total              134355                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1868183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1161358996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1163227179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1868183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1868183                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       865516161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             865516161                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       865516161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1868183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1161358996                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2028743340                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples    134355.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       290.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples    180279.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000157488500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          8381                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          8381                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               471938                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState              126161                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                       180569                       # Number of read requests accepted
system.mem_ctrl.writeReqs                      134355                       # Number of write requests accepted
system.mem_ctrl.readBursts                     180569                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                    134355                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                11556416                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  8597184                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                 11556416                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               8598720                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0              11323                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1              11296                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2              11273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3              11364                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4              11357                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5              11226                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6              11176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7              11273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8              11291                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9              11307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10             11280                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11             11274                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12             11269                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13             11319                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14             11269                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15             11272                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               8327                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               8320                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               8320                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               8371                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               8402                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               8280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               8332                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               8448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               8449                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               8449                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              8448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              8448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              8448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              8448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              8448                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              8393                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     9934752000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                 180569                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                134355                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                   109079                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    62575                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     8887                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       27                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      86                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                    3091                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                    8060                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    8439                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    8425                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    8451                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    8700                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    8658                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    8435                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    8410                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    8449                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    8511                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    8549                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    9725                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                   10119                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    8465                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    9681                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      55                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples        28828                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     699.029277                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    550.212135                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    352.596179                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1981      6.87%      6.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255         2561      8.88%     15.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383         2176      7.55%     23.30% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511         2472      8.57%     31.88% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639         1282      4.45%     36.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767         2082      7.22%     43.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895         2718      9.43%     52.98% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          911      3.16%     56.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151        12645     43.86%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total         28828                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         8381                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       21.544326                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      17.695835                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     165.611575                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511           8377     99.95%     99.95% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1024-1535            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::14848-15359            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           8381                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         8381                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.028040                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.026087                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.267225                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              8266     98.63%     98.63% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                27      0.32%     98.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                67      0.80%     99.75% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                17      0.20%     99.95% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::26                 1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           8381                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        18560                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data     11537856                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      8597184                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 1868182.699611572083                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1161358996.218188285828                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 865361552.488007187843                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          290                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data       180279                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks       134355                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10334000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   7344404500                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 232917496250                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     35634.48                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     40739.10                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   1733597.53                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                    3969069750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               7354738500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   902845000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      21980.90                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 40730.90                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1163.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        865.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1163.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     865.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         15.85                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.09                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     6.76                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.74                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       24.95                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                    162608                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                   123455                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.05                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 91.89                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       31546.51                       # Average gap between requests
system.mem_ctrl.pageHitRate                     90.84                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                 105500640                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                  56055945                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                644656320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy               348696000                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          598659360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy            1304435310                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              53084640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy       1824148200                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        232284960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         603549600                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              5772933585                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             581.082686                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            6931776250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      36675000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF      253240000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    2326588250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    604897000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT     2713040500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN   4000347750                       # Time in different power states
system.mem_ctrl_1.actEnergy                 100395540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                  53346315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                644606340                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy               352511820                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          593742240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy            1290843660                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              48159360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy       1825618230                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        223115040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         614320980                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              5748190065                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             578.592092                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            6975003250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      34419250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      251160000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2390611500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    581015250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT     2674206000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   4003376500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1223351                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1219383                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2634                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1217597                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1215254                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.807572                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1348                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            1184                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1169                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         19869578                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2441231                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13920908                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1223351                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1216617                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      17399005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5314                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            83                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                   2432417                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   592                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           19842979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.987228                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.359269                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 12403851     62.51%     62.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1344258      6.77%     69.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    39330      0.20%     69.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6055540     30.52%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             19842979                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.061569                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.700614                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1951249                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              10743566                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   7018281                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                127390                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   2493                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1213832                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   168                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               19562861                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   402                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   2493                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2027655                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3261359                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1209                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7068242                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               7482021                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               19554435                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                   2429                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 136818                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7295579                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            19889795                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              94449687                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         26862944                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              19863716                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    26078                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    374161                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5369340                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2368316                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                40                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               35                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   19546215                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  19543176                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1140                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           14640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        51137                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      19842979                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.984891                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.232223                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11298194     56.94%     56.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1464898      7.38%     64.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3161383     15.93%     80.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             3918504     19.75%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        19842979                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11806251     60.41%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    6      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              5369658     27.48%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2367240     12.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19543176                       # Type of FU issued
system.cpu.iq.rate                           0.983573                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           58930439                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19560893                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     19534193                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               19543155                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               20                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7181                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1342                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           589                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   2493                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3641                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3257615                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19546255                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               111                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5369340                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2368316                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     24                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               3256850                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2154                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          351                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 2505                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              19538860                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5367059                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4316                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      7734266                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1220451                       # Number of branches executed
system.cpu.iew.exec_stores                    2367207                       # Number of stores executed
system.cpu.iew.exec_rate                     0.983356                       # Inst execution rate
system.cpu.iew.wb_sent                       19534360                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      19534209                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  12457725                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16787613                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.983121                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.742078                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           14867                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              2472                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     19838532                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.984529                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.281408                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     11814388     59.55%     59.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1145608      5.77%     65.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2249602     11.34%     76.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      4628934     23.33%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     19838532                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             13894204                       # Number of instructions committed
system.cpu.commit.committedOps               19531614                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        7729133                       # Number of memory references committed
system.cpu.commit.loads                       5362159                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                    1220024                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18315010                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1159                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         11802478     60.43%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         5362159     27.45%     87.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2366958     12.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          19531614                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4628934                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     34755949                       # The number of ROB reads
system.cpu.rob.rob_writes                    39097415                       # The number of ROB writes
system.cpu.timesIdled                             229                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26599                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    13894204                       # Number of Instructions Simulated
system.cpu.committedOps                      19531614                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.430062                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.430062                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.699270                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.699270                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 25921555                       # number of integer regfile reads
system.cpu.int_regfile_writes                15035455                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  74694702                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4829983                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7726923                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.855982                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5552384                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            180296                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.795936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            106500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   510.855982                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31088404                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31088404                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      5116463                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5116463                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       255597                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         255597                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      5372060                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5372060                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5372060                       # number of overall hits
system.cpu.dcache.overall_hits::total         5372060                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       246708                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        246708                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data      2108231                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2108231                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      2354939                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2354939                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2354939                       # number of overall misses
system.cpu.dcache.overall_misses::total       2354939                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22349797000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22349797000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 166373455499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 166373455499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data 188723252499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 188723252499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 188723252499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 188723252499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5363171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5363171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2363828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2363828                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      7726999                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7726999                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7726999                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7726999                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.046000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.046000                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.891872                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.891872                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.304768                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.304768                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.304768                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.304768                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 90592.104836                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 90592.104836                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78916.141305                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78916.141305                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80139.338004                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80139.338004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80139.338004                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80139.338004                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                40                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.325000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       147051                       # number of writebacks
system.cpu.dcache.writebacks::total            147051                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       213806                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       213806                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1960836                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1960836                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data      2174642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2174642                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      2174642                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2174642                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        32902                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        32902                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       147395                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       147395                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       180297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       180297                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       180297                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       180297                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3168211000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3168211000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13415770500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13415770500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16583981500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16583981500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16583981500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16583981500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006135                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062354                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023333                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96292.353048                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96292.353048                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 91019.169578                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 91019.169578                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 91981.461145                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 91981.461145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 91981.461145                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 91981.461145                       # average overall mshr miss latency
system.cpu.dcache.replacements                 179784                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.432366                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2432338                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               302                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8054.099338                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.432366                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.498891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.498891                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9729970                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9729970                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2432036                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2432036                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2432036                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2432036                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2432036                       # number of overall hits
system.cpu.icache.overall_hits::total         2432036                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          381                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           381                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          381                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            381                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          381                       # number of overall misses
system.cpu.icache.overall_misses::total           381                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30446500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30446500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     30446500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30446500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30446500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30446500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2432417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2432417                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2432417                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2432417                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2432417                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2432417                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000157                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000157                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000157                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000157                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000157                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000157                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79912.073491                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79912.073491                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79912.073491                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79912.073491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79912.073491                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79912.073491                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           78                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           78                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          303                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          303                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          303                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          303                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25392000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25392000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25392000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25392000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83801.980198                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83801.980198                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83801.980198                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83801.980198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83801.980198                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83801.980198                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse        15797.987909                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs             327645                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           180570                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             1.814504                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     0.114817                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst    16.472335                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data 15781.400758                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000007                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.001005                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.963220                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.964233                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1325                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2        13339                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         1566                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses          2801778                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses         2801778                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks       147051                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       147051                       # number of WritebackDirty hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           12                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data           13                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total           25                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           12                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data           13                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total              25                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           12                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data           13                       # number of overall hits
system.cpu.l2cache.overall_hits::total             25                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data       147395                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       147395                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          291                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data        32889                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total        33180                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          291                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data       180284                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        180575                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          291                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data       180284                       # number of overall misses
system.cpu.l2cache.overall_misses::total       180575                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data  13120817000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  13120817000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     24605000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data   3099289500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total   3123894500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     24605000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data  16220106500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  16244711500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     24605000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data  16220106500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  16244711500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       147051                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       147051                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data       147395                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       147395                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          303                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data        32902                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total        33205                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          303                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data       180297                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       180600                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          303                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data       180297                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       180600                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.960396                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.999605                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.999247                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.960396                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.999928                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.999862                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.960396                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.999928                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.999862                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 89018.060314                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 89018.060314                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84553.264605                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 94234.835355                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 94149.924653                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 84553.264605                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 89969.750505                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 89961.021736                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 84553.264605                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 89969.750505                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 89961.021736                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks       134355                       # number of writebacks
system.cpu.l2cache.writebacks::total           134355                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data       147395                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       147395                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          291                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data        32885                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total        33176                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          291                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data       180280                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       180571                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          291                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data       180280                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       180571                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data  11646867000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  11646867000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     21705000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2770140500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   2791845500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     21705000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data  14417007500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  14438712500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     21705000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data  14417007500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  14438712500                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.960396                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999483                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999127                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.960396                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.999906                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.999839                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.960396                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.999906                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.999839                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 79018.060314                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 79018.060314                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74587.628866                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84237.205413                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 84152.565107                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 74587.628866                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 79970.088196                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 79961.414070                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 74587.628866                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 79970.088196                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 79961.414070                       # average overall mshr miss latency
system.cpu.l2cache.replacements                164186                       # number of replacements
system.l2bus.snoop_filter.tot_requests         360387                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests       179794                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              258                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          258                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               33203                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        281406                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             62567                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq             147395                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp            147395                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          33205                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          608                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       540377                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  540985                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        19328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     20950208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                 20969536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            164186                       # Total snoops (count)
system.l2bus.snoopTraffic                     8598720                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             344786                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000847                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.029089                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   344494     99.92%     99.92% # Request fanout histogram
system.l2bus.snoop_fanout::1                      292      0.08%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               344786                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            474295500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                4.8                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              755000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           450741996                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               4.5                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests        344497                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       163933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   9934788500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33174                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       134355                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29573                       # Transaction distribution
system.membus.trans_dist::ReadExReq            147395                       # Transaction distribution
system.membus.trans_dist::ReadExResp           147395                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33174                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port       525066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 525066                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port     20155136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20155136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180569                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180569    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180569                       # Request fanout histogram
system.membus.reqLayer0.occupancy           440958500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy          492054000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
