$date
  Thu Sep 08 15:08:48 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_comp_ex2 $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var reg 1 $ d $end
$var reg 1 % f $end
$scope module instancia_comp_ex2 $end
$var reg 1 & a $end
$var reg 1 ' b $end
$var reg 1 ( c $end
$var reg 1 ) d $end
$var reg 1 * f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
0'
0(
0)
0*
#10000000
#20000000
1!
1#
1%
1&
1(
1*
#30000000
#40000000
#50000000
1"
1$
0%
1'
1)
0*
#60000000
0!
0&
#80000000
1!
1&
#90000000
0"
1%
0'
1*
#100000000
#120000000
