<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIeDMA Device Driver : SGDMA.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>SGDMA.h</h1><a href="_s_g_d_m_a_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment">00001 <span class="comment">/*</span>
00002 <span class="comment"> *  COPYRIGHT (c) 2008 by Lattice Semiconductor Corporation</span>
00003 <span class="comment"> *</span>
00004 <span class="comment"> * All rights reserved. All use of this software and documentation is</span>
00005 <span class="comment"> * subject to the License Agreement located in the file LICENSE.</span>
00006 <span class="comment"> */</span>
00007 
00026 <span class="preprocessor">#ifndef SGDMA_H</span>
00027 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_H</span>
00028 <span class="preprocessor"></span>
00029 
00030 <span class="preprocessor">#define SGDMA_ID_VALID    0x12040000</span>
00031 <span class="preprocessor"></span>
00032 <span class="comment">//----------------------------------------</span>
00033 <span class="comment">//             DMA IP Defines</span>
00034 <span class="comment">//----------------------------------------</span>
00035 
00036 <span class="comment">// SGDMA IP Registers</span>
00037 <span class="preprocessor">#define SGDMA_IPID_REG       0x00</span>
00038 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_IPVER_REG      0x04</span>
00039 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_GCONTROL_REG   0x08</span>
00040 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_GSTATUS_REG    0x0c</span>
00041 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_GEVENT_REG     0x10</span>
00042 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_GERROR_REG     0x14</span>
00043 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_GARBITER_REG   0x18</span>
00044 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_GAUX_REG       0x1c</span>
00045 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_CHAN_CTRL_BASE 0x200</span>
00046 <span class="preprocessor"></span><span class="preprocessor">#define SGDMA_BD_BASE        0x400</span>
00047 <span class="preprocessor"></span>
00048 
00049 <span class="preprocessor">#define BUS_A   0</span>
00050 <span class="preprocessor"></span><span class="preprocessor">#define BUS_B   1</span>
00051 <span class="preprocessor"></span><span class="preprocessor">#define PB      2</span>
00052 <span class="preprocessor"></span>
00053 <span class="comment">// Use with SRC_BUS() and DST_BUS() macros  to define BUS size</span>
00054 <span class="preprocessor">#define DATA_64BIT   3</span>
00055 <span class="preprocessor"></span><span class="preprocessor">#define DATA_32BIT   2</span>
00056 <span class="preprocessor"></span><span class="preprocessor">#define DATA_16BIT   1</span>
00057 <span class="preprocessor"></span><span class="preprocessor">#define DATA_8BIT    0</span>
00058 <span class="preprocessor"></span>  
00059 <span class="preprocessor">#define ADDR_MODE_FIFO 0</span>
00060 <span class="preprocessor"></span><span class="preprocessor">#define ADDR_MODE_MEM  1</span>
00061 <span class="preprocessor"></span><span class="preprocessor">#define ADDR_MODE_LOOP 2</span>
00062 <span class="preprocessor"></span>
00063 <span class="preprocessor">#define EOL       1</span>
00064 <span class="preprocessor"></span><span class="preprocessor">#define NEXT      0</span>
00065 <span class="preprocessor"></span><span class="preprocessor">#define SPLIT     2</span>
00066 <span class="preprocessor"></span><span class="preprocessor">#define BUSLOCK   4</span>
00067 <span class="preprocessor"></span><span class="preprocessor">#define AUTORTY   8</span>
00068 <span class="preprocessor"></span>
00069 <span class="preprocessor">#define SRC_BUS(a) (a&lt;&lt;8)</span>
00070 <span class="preprocessor"></span><span class="preprocessor">#define SRC_SIZE(a) (a&lt;&lt;10) // 0=8 bit, 1=16 bit, 2=32 bit, 3=64 bit</span>
00071 <span class="preprocessor"></span><span class="preprocessor">#define SRC_ADDR_MODE(a) (a&lt;&lt;13)  // 0=FIFO, 1=MEM, 2=LOOP</span>
00072 <span class="preprocessor"></span><span class="preprocessor">#define SRC_MEM (1&lt;&lt;13)</span>
00073 <span class="preprocessor"></span><span class="preprocessor">#define SRC_FIFO (0&lt;&lt;13)</span>
00074 <span class="preprocessor"></span>
00075 <span class="preprocessor">#define DST_BUS(a) (a&lt;&lt;16)</span>
00076 <span class="preprocessor"></span><span class="preprocessor">#define DST_SIZE(a) (a&lt;&lt;18) // 0=8 bit, 1=16 bit, 2=32 bit, 3=64 bit</span>
00077 <span class="preprocessor"></span><span class="preprocessor">#define DST_ADDR_MODE(a) (a&lt;&lt;21)  // 0=FIFO, 1=MEM, 2=LOOP</span>
00078 <span class="preprocessor"></span><span class="preprocessor">#define DST_MEM (1&lt;&lt;21)</span>
00079 <span class="preprocessor"></span><span class="preprocessor">#define DST_FIFO (0&lt;&lt;21)</span>
00080 <span class="preprocessor"></span>
00081 <span class="preprocessor">#define CHAN_CTRL(n)   (0x200 + n * 32)   // Channel n Control Register</span>
00082 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STAT(n)   (0x204 + n * 32)   // Channel n status Register</span>
00083 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_CURSRC(n) (0x208 + n * 32)   // Channel n Current Source being read</span>
00084 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_CURDST(n) (0x20c + n * 32)   // Channel n Current Destination being written</span>
00085 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_CURXFR(n) (0x210 + n * 32)   // Channel n Current Xfer Count still remaining</span>
00086 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_PBOFF(n)  (0x214 + n * 32)   // Channel n Packet Buffer Offset</span>
00087 <span class="preprocessor"></span>
00088 <span class="preprocessor">#define BD_CFG0(n) (0x400 + n * 16)   // Buffer Descriptor Config0 Register</span>
00089 <span class="preprocessor"></span><span class="preprocessor">#define BD_CFG1(n) (0x404 + n * 16)   // Buffer Descriptor Config1 Register</span>
00090 <span class="preprocessor"></span><span class="preprocessor">#define BD_SRC(n)  (0x408 + n * 16)   // Buffer Descriptor Source Address Register</span>
00091 <span class="preprocessor"></span><span class="preprocessor">#define BD_DST(n)  (0x40c + n * 16)   // Buffer Descriptor Destination Address Register</span>
00092 <span class="preprocessor"></span>
00093 <span class="preprocessor">#define CHAN_STATUS_ENABLED  1</span>
00094 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_REQUEST  2</span>
00095 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_XFERCOMP 4</span>
00096 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_EOD      8</span>
00097 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_CLRCOMP  0x10</span>
00098 <span class="preprocessor"></span><span class="preprocessor">#define CHAN_STATUS_ERRORS   0x00ff0000</span>
00099 <span class="preprocessor"></span>
00100 <span class="preprocessor">#define XFER_SIZE(a) (a)</span>
00101 <span class="preprocessor"></span><span class="preprocessor">#define BURST_SIZE(a) (a&lt;&lt;16)</span>
00102 <span class="preprocessor"></span>
00103 
00104 <span class="preprocessor">#endif</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:24 2008 for Lattice PCIeDMA Device Driver  by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
