================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Mon Sep 02 19:05:10 +08 2024
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         vitis_test
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu3eg-sbva484-2-i


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              16207
FF:               16211
DSP:              141
BRAM:             55
URAM:             0
SRL:              444


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 3.831       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------+-------+-------+-----+------+------+-----+--------+---------+---------+-----------------------+------------------------------+
| Name                                                 | LUT   | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl    | Latency | Variable              | Source                       |
+------------------------------------------------------+-------+-------+-----+------+------+-----+--------+---------+---------+-----------------------+------------------------------+
| inst                                                 | 16207 | 16211 | 141 | 55   |      |     |        |         |         |                       |                              |
|   Loop_VITIS_LOOP_149_1_proc8_U0                     | 83    | 77    |     |      |      |     |        |         |         |                       |                              |
|     (Loop_VITIS_LOOP_149_1_proc8_U0)                 |       | 8     |     |      |      |     |        |         |         |                       |                              |
|     flow_control_loop_pipe_U                         | 15    | 1     |     |      |      |     |        |         |         |                       |                              |
|     regslice_both_input_stream_V_data_V_U            | 68    | 68    |     |      |      |     |        |         |         |                       |                              |
|   Loop_VITIS_LOOP_171_3_proc9_U0                     | 50    | 84    |     |      |      |     |        |         |         |                       |                              |
|     (Loop_VITIS_LOOP_171_3_proc9_U0)                 | 4     | 9     |     |      |      |     |        |         |         |                       |                              |
|     flow_control_loop_pipe_U                         | 16    | 1     |     |      |      |     |        |         |         |                       |                              |
|     regslice_both_output_stream_V_data_V_U           | 24    | 68    |     |      |      |     |        |         |         |                       |                              |
|     regslice_both_output_stream_V_last_V_U           | 6     | 6     |     |      |      |     |        |         |         |                       |                              |
|   Loop_VITIS_LOOP_77_1_proc_U0                       | 71    | 46    |     |      |      |     |        |         |         |                       |                              |
|     (Loop_VITIS_LOOP_77_1_proc_U0)                   | 39    | 45    |     |      |      |     |        |         |         |                       |                              |
|     flow_control_loop_pipe_U                         | 32    | 1     |     |      |      |     |        |         |         |                       |                              |
|   batch_norm_out_0_U                                 | 122   | 73    |     | 8    |      |     |        |         |         |                       |                              |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto    | 1       | batch_norm_out_0      | vitis_test/nnet/core.cpp:142 |
|   batch_norm_out_1_U                                 | 215   | 200   |     |      |      |     |        |         |         |                       |                              |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto    | 1       | batch_norm_out_1      | vitis_test/nnet/core.cpp:146 |
|   batch_normalization_0_U0                           | 2160  | 1871  | 9   |      |      |     |        |         |         |                       |                              |
|     (batch_normalization_0_U0)                       | 77    | 303   |     |      |      |     |        |         |         |                       |                              |
|     batch_norm_0_beta_U                              | 15    | 28    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_0_beta     |                              |
|     batch_norm_0_gamma_U                             | 12    | 24    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_0_gamma    |                              |
|     batch_norm_0_mean_U                              | 15    | 27    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_0_mean     |                              |
|     batch_norm_0_variance_U                          | 1     | 28    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_0_variance |                              |
|     fadd_32ns_32ns_32_4_full_dsp_1_U24               | 215   | 162   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | add                   | vitis_test/nnet/core.cpp:48  |
|     fadd_32ns_32ns_32_4_full_dsp_1_U26               | 233   | 226   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | add5                  | vitis_test/nnet/core.cpp:48  |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U28                 | 807   | 423   |     |      |      |     |        |         |         |                       |                              |
|       bind_op fdiv                                   |       |       |     |      |      |     |        | fabric  | 8       | div                   | vitis_test/nnet/core.cpp:48  |
|     flow_control_loop_delay_pipe_U                   | 43    | 2     |     |      |      |     |        |         |         |                       |                              |
|     fmul_32ns_32ns_32_3_max_dsp_1_U27                | 76    | 121   | 3   |      |      |     |        |         |         |                       |                              |
|       bind_op fmul                                   |       |       |     |      |      |     |        | maxdsp  | 2       | mul                   | vitis_test/nnet/core.cpp:48  |
|     fsqrt_32ns_32ns_32_8_no_dsp_1_U29                | 433   | 303   |     |      |      |     |        |         |         |                       |                              |
|       bind_op fsqrt                                  |       |       |     |      |      |     |        | fabric  | 7       | conv                  | vitis_test/nnet/core.cpp:48  |
|     fsub_32ns_32ns_32_4_full_dsp_1_U25               | 233   | 224   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fsub                                   |       |       |     |      |      |     |        | fulldsp | 3       | sub                   | vitis_test/nnet/core.cpp:48  |
|   batch_normalization_1_U0                           | 2149  | 1793  | 9   |      |      |     |        |         |         |                       |                              |
|     (batch_normalization_1_U0)                       | 27    | 240   |     |      |      |     |        |         |         |                       |                              |
|     batch_norm_1_beta_U                              | 16    | 28    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_1_beta     |                              |
|     batch_norm_1_gamma_U                             | 13    | 24    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_1_gamma    |                              |
|     batch_norm_1_mean_U                              | 13    | 25    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_1_mean     |                              |
|     batch_norm_1_variance_U                          |       | 25    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | batch_norm_1_variance |                              |
|     fadd_32ns_32ns_32_4_full_dsp_1_U51               | 214   | 156   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | add                   | vitis_test/nnet/core.cpp:103 |
|     fadd_32ns_32ns_32_4_full_dsp_1_U53               | 281   | 226   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | add4                  | vitis_test/nnet/core.cpp:103 |
|     fdiv_32ns_32ns_32_9_no_dsp_1_U55                 | 807   | 423   |     |      |      |     |        |         |         |                       |                              |
|       bind_op fdiv                                   |       |       |     |      |      |     |        | fabric  | 8       | div                   | vitis_test/nnet/core.cpp:103 |
|     flow_control_loop_delay_pipe_U                   | 27    | 2     |     |      |      |     |        |         |         |                       |                              |
|     fmul_32ns_32ns_32_3_max_dsp_1_U54                | 85    | 121   | 3   |      |      |     |        |         |         |                       |                              |
|       bind_op fmul                                   |       |       |     |      |      |     |        | maxdsp  | 2       | mul                   | vitis_test/nnet/core.cpp:103 |
|     fsqrt_32ns_32ns_32_8_no_dsp_1_U56                | 433   | 303   |     |      |      |     |        |         |         |                       |                              |
|       bind_op fsqrt                                  |       |       |     |      |      |     |        | fabric  | 7       | conv7                 | vitis_test/nnet/core.cpp:103 |
|     fsub_32ns_32ns_32_4_full_dsp_1_U52               | 233   | 220   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fsub                                   |       |       |     |      |      |     |        | fulldsp | 3       | sub                   | vitis_test/nnet/core.cpp:103 |
|   control_s_axi_U                                    | 23    | 27    |     |      |      |     |        |         |         |                       |                              |
|   conv1d_0_U0                                        | 1043  | 1361  | 10  |      |      |     |        |         |         |                       |                              |
|     (conv1d_0_U0)                                    | 118   | 501   |     |      |      |     |        |         |         |                       |                              |
|     conv1d_0_biases_U                                | 16    | 28    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | conv1d_0_biases       |                              |
|     conv1d_0_weights_0_0_U                           | 2     | 28    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | conv1d_0_weights_0_0  |                              |
|     conv1d_0_weights_1_0_U                           |       | 27    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | conv1d_0_weights_1_0  |                              |
|     conv1d_0_weights_2_0_U                           |       | 27    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | conv1d_0_weights_2_0  |                              |
|     fadd_32ns_32ns_32_4_full_dsp_1_U10               | 271   | 234   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | sum_3                 | vitis_test/nnet/core.cpp:34  |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | sum_3_2               | vitis_test/nnet/core.cpp:34  |
|     fadd_32ns_32ns_32_4_full_dsp_1_U11               | 299   | 233   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | sum_3_1               | vitis_test/nnet/core.cpp:34  |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | x_assign              | vitis_test/nnet/core.cpp:37  |
|     fcmp_32ns_32ns_1_2_no_dsp_1_U14                  | 43    | 33    |     |      |      |     |        |         |         |                       |                              |
|       (fcmp_32ns_32ns_1_2_no_dsp_1_U14)              |       | 33    |     |      |      |     |        |         |         |                       |                              |
|     flow_control_loop_pipe_U                         | 113   | 1     |     |      |      |     |        |         |         |                       |                              |
|     fmul_32ns_32ns_32_3_max_dsp_1_U12                | 105   | 125   | 3   |      |      |     |        |         |         |                       |                              |
|       bind_op fmul                                   |       |       |     |      |      |     |        | maxdsp  | 2       | mul                   | vitis_test/nnet/core.cpp:34  |
|       bind_op fmul                                   |       |       |     |      |      |     |        | maxdsp  | 2       | mul_2                 | vitis_test/nnet/core.cpp:34  |
|     fmul_32ns_32ns_32_3_max_dsp_1_U13                | 76    | 124   | 3   |      |      |     |        |         |         |                       |                              |
|       bind_op fmul                                   |       |       |     |      |      |     |        | maxdsp  | 2       | mul_1                 | vitis_test/nnet/core.cpp:34  |
|   conv1d_out_0_U                                     | 4     | 6     |     | 8    |      |     |        |         |         |                       |                              |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto    | 1       | conv1d_out_0          | vitis_test/nnet/core.cpp:141 |
|   dense_0_U0                                         | 549   | 644   | 5   | 31   |      |     |        |         |         |                       |                              |
|     (dense_0_U0)                                     | 27    | 219   |     |      |      |     |        |         |         |                       |                              |
|     dense_0_biases_U                                 | 15    | 27    |     |      |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | dense_0_biases        |                              |
|     dense_0_weights_U                                | 6     |       |     | 31   |      |     |        |         |         |                       |                              |
|       bind_storage rom_1p                            |       |       |     |      |      |     |        | auto    | 1       | dense_0_weights       |                              |
|     fadd_32ns_32ns_32_4_full_dsp_1_U44               | 299   | 234   | 2   |      |      |     |        |         |         |                       |                              |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | sum_1                 | vitis_test/nnet/core.cpp:93  |
|       bind_op fadd                                   |       |       |     |      |      |     |        | fulldsp | 3       | x_assign              | vitis_test/nnet/core.cpp:95  |
|     fcmp_32ns_32ns_1_2_no_dsp_1_U46                  | 60    | 34    |     |      |      |     |        |         |         |                       |                              |
|       (fcmp_32ns_32ns_1_2_no_dsp_1_U46)              | 1     | 34    |     |      |      |     |        |         |         |                       |                              |
|     flow_control_loop_pipe_U                         | 50    | 1     |     |      |      |     |        |         |         |                       |                              |
|     fmul_32ns_32ns_32_3_max_dsp_1_U45                | 92    | 129   | 3   |      |      |     |        |         |         |                       |                              |
|       bind_op fmul                                   |       |       |     |      |      |     |        | maxdsp  | 2       | mul                   | vitis_test/nnet/core.cpp:93  |
|   dense_1_U0                                         | 8231  | 9474  | 108 |      |      |     |        |         |         |                       |                              |
|     (dense_1_U0)                                     | 14    | 531   |     |      |      |     |        |         |         |                       |                              |
|     dexp_64ns_64ns_64_13_full_dsp_1_U145             | 1897  | 1095  | 26  |      |      |     |        |         |         |                       |                              |
|       (dexp_64ns_64ns_64_13_full_dsp_1_U145)         | 32    | 127   |     |      |      |     |        |         |         |                       |                              |
|     fadd_32ns_32ns_32_4_full_dsp_1_U142              | 218   | 198   | 2   |      |      |     |        |         |         |                       |                              |
|       (fadd_32ns_32ns_32_4_full_dsp_1_U142)          | 1     | 63    |     |      |      |     |        |         |         |                       |                              |
|     fpext_32ns_64_2_no_dsp_1_U144                    | 99    | 96    |     |      |      |     |        |         |         |                       |                              |
|       (fpext_32ns_64_2_no_dsp_1_U144)                | 32    | 96    |     |      |      |     |        |         |         |                       |                              |
|     fptrunc_64ns_32_2_no_dsp_1_U143                  | 41    | 94    |     |      |      |     |        |         |         |                       |                              |
|       (fptrunc_64ns_32_2_no_dsp_1_U143)              |       | 94    |     |      |      |     |        |         |         |                       |                              |
|     grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233     | 5073  | 6776  | 80  |      |      |     |        |         |         |                       |                              |
|       (grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233) | 366   | 1602  |     |      |      |     |        |         |         |                       |                              |
|       dense_1_biases_U                               |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_biases        |                              |
|       dense_1_weights_0_U                            |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_0     |                              |
|       dense_1_weights_10_U                           | 1     | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_10    |                              |
|       dense_1_weights_11_U                           |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_11    |                              |
|       dense_1_weights_12_U                           | 1     | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_12    |                              |
|       dense_1_weights_13_U                           |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_13    |                              |
|       dense_1_weights_14_U                           |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_14    |                              |
|       dense_1_weights_15_U                           |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_15    |                              |
|       dense_1_weights_1_U                            |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_1     |                              |
|       dense_1_weights_2_U                            |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_2     |                              |
|       dense_1_weights_3_U                            |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_3     |                              |
|       dense_1_weights_4_U                            | 1     | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_4     |                              |
|       dense_1_weights_5_U                            |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_5     |                              |
|       dense_1_weights_6_U                            | 1     | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_6     |                              |
|       dense_1_weights_7_U                            | 1     | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_7     |                              |
|       dense_1_weights_8_U                            |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_8     |                              |
|       dense_1_weights_9_U                            |       | 28    |     |      |      |     |        |         |         |                       |                              |
|         bind_storage rom_1p                          |       |       |     |      |      |     |        | auto    | 1       | dense_1_weights_9     |                              |
|       fadd_32ns_32ns_32_4_full_dsp_1_U64             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_1               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U65             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_2               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U66             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_3               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U67             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_4               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U68             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_5               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U69             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_6               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U70             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_7               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U71             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_8               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U72             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_9               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U73             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_s               | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U74             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_10              | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U75             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_11              | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U76             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_12              | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U77             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_13              | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U78             | 220   | 201   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | sum_1_14              | vitis_test/nnet/core.cpp:114 |
|       fadd_32ns_32ns_32_4_full_dsp_1_U79             | 305   | 193   | 2   |      |      |     |        |         |         |                       |                              |
|         bind_op fadd                                 |       |       |     |      |      |     |        | fulldsp | 3       | add2                  | vitis_test/nnet/core.cpp:116 |
|       flow_control_loop_pipe_sequential_init_U       | 9     | 2     |     |      |      |     |        |         |         |                       |                              |
|       fmul_32ns_32ns_32_3_max_dsp_1_U80              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul                   | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U81              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_1                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U82              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_2                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U83              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_3                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U84              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_4                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U85              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_5                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U86              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_6                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U87              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_7                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U88              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_8                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U89              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_9                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U90              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_s                 | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U91              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_10                | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U92              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_11                | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U93              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_12                | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U94              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_13                | vitis_test/nnet/core.cpp:114 |
|       fmul_32ns_32ns_32_3_max_dsp_1_U95              | 68    | 93    | 3   |      |      |     |        |         |         |                       |                              |
|         bind_op fmul                                 |       |       |     |      |      |     |        | maxdsp  | 2       | mul_14                | vitis_test/nnet/core.cpp:114 |
|     grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291     | 63    | 216   |     |      |      |     |        |         |         |                       |                              |
|       (grp_dense_1_Pipeline_VITIS_LOOP_120_3_fu_291) | 46    | 214   |     |      |      |     |        |         |         |                       |                              |
|       flow_control_loop_pipe_sequential_init_U       | 17    | 2     |     |      |      |     |        |         |         |                       |                              |
|     grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298     | 826   | 468   |     |      |      |     |        |         |         |                       |                              |
|       (grp_dense_1_Pipeline_VITIS_LOOP_124_4_fu_298) | 11    | 44    |     |      |      |     |        |         |         |                       |                              |
|       fdiv_32ns_32ns_32_9_no_dsp_1_U136              | 790   | 422   |     |      |      |     |        |         |         |                       |                              |
|         bind_op fdiv                                 |       |       |     |      |      |     |        | fabric  | 8       | div                   | vitis_test/nnet/core.cpp:126 |
|       flow_control_loop_pipe_sequential_init_U       | 25    | 2     |     |      |      |     |        |         |         |                       |                              |
|   dense_out_0_U                                      | 69    | 38    |     |      |      |     |        |         |         |                       |                              |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto    | 1       | dense_out_0           | vitis_test/nnet/core.cpp:145 |
|   flatten_out_0_U                                    | 5     | 6     |     | 4    |      |     |        |         |         |                       |                              |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto    | 1       | flatten_out_0         | vitis_test/nnet/core.cpp:144 |
|   input_0_U                                          | 833   | 201   |     |      |      |     |        |         |         |                       |                              |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto    | 1       | input_0               | vitis_test/nnet/core.cpp:138 |
|   max_pool_out_0_U                                   | 5     | 6     |     | 4    |      |     |        |         |         |                       |                              |
|     bind_storage ram_1p                              |       |       |     |      |      |     |        | auto    | 1       | max_pool_out_0        | vitis_test/nnet/core.cpp:143 |
|   max_pooling1d_0_U0                                 | 157   | 135   |     |      |      |     |        |         |         |                       |                              |
|     (max_pooling1d_0_U0)                             | 42    | 68    |     |      |      |     |        |         |         |                       |                              |
|   output_U                                           | 438   | 169   |     |      |      |     |        |         |         |                       |                              |
|     bind_storage ram_s2p                             |       |       |     |      |      |     |        | auto    | 1       | output                | vitis_test/nnet/core.cpp:139 |
+------------------------------------------------------+-------+-------+-----+------+------+-----+--------+---------+---------+-----------------------+------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 22.97% | OK     |
| FD                                                        | 50%       | 11.49% | OK     |
| LUTRAM+SRL                                                | 25%       | 4.88%  | OK     |
| CARRY8                                                    | 25%       | 9.37%  | OK     |
| MUXF7                                                     | 15%       | 1.21%  | OK     |
| DSP                                                       | 80%       | 39.17% | OK     |
| RAMB/FIFO                                                 | 80%       | 12.73% | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 25.95% | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1323      | 226    | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                                | ENDPOINT PIN                                                      | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                               |                                                                   |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.169 | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/din1_buf1_reg[15]/C | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D |           12 |          1 |          3.812 |          3.234 |        0.578 |
| Path2 | 6.169 | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U81/din1_buf1_reg[15]/C | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D |           12 |          1 |          3.812 |          3.234 |        0.578 |
| Path3 | 6.169 | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U82/din1_buf1_reg[15]/C | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D |           12 |          1 |          3.812 |          3.234 |        0.578 |
| Path4 | 6.169 | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U83/din1_buf1_reg[15]/C | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D |           12 |          1 |          3.812 |          3.234 |        0.578 |
| Path5 | 6.169 | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U84/din1_buf1_reg[15]/C | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D |           12 |          1 |          3.812 |          3.234 |        0.578 |
+-------+-------+---------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path1 Cells                                                                                                                           | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U80/din1_buf1_reg[15]                           | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2                               | CLB.LUT.LUT6           |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1                                                      | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]                                                                       | REGISTER.SDR.FDRE      |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path2 Cells                                                                                                                           | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U81/din1_buf1_reg[15]                           | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2                               | CLB.LUT.LUT6           |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1                                                      | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]                                                                       | REGISTER.SDR.FDRE      |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path3 Cells                                                                                                                           | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U82/din1_buf1_reg[15]                           | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2                               | CLB.LUT.LUT6           |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1                                                      | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]                                                                       | REGISTER.SDR.FDRE      |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path4 Cells                                                                                                                           | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U83/din1_buf1_reg[15]                           | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2                               | CLB.LUT.LUT6           |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1                                                      | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]                                                                       | REGISTER.SDR.FDRE      |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+

    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | Path5 Cells                                                                                                                           | Primitive Type         |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+
    | dense_1_U0/grp_dense_1_Pipeline_VITIS_LOOP_109_1_fu_233/fmul_32ns_32ns_32_3_max_dsp_1_U84/din1_buf1_reg[15]                           | REGISTER.SDR.FDRE      |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST                | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST             | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST              | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST                     | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST                  | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST    | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST | ARITHMETIC.DSP.DSP48E2 |
    | i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_2                               | CLB.LUT.LUT6           |
    | i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[22]_i_1                                                      | CLB.LUT.LUT3           |
    | i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]                                                                       | REGISTER.SDR.FDRE      |
    +---------------------------------------------------------------------------------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------------+
| Report Type              | Report Location                                                      |
+--------------------------+----------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/gesture_model_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/gesture_model_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/gesture_model_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/gesture_model_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/gesture_model_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/gesture_model_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------------+


