Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "ALU.v" in library work
WARNING:HDLCompilers:298 - "ALU.v" line 27 Too many digits specified in decimal constant
WARNING:HDLCompilers:298 - "ALU.v" line 28 Too many digits specified in decimal constant
WARNING:HDLCompilers:298 - "ALU.v" line 29 Too many digits specified in decimal constant
WARNING:HDLCompilers:298 - "ALU.v" line 29 Too many digits specified in decimal constant
Module <map> compiled
Module <debouncer> compiled
Module <ALU> compiled
Module <ALU_LCD> compiled
No errors in compilation
Analysis of file <"ALU.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <debouncer> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <ALU>.
Module <ALU> is correct for synthesis.
 
Analyzing module <debouncer> in library <work>.
Module <debouncer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <debouncer>.
    Related source file is "ALU.v".
    Found 1-bit register for signal <PB_state>.
    Found 16-bit up counter for signal <PB_cnt>.
    Found 1-bit xor2 for signal <PB_cnt$xor0000> created at line 45.
    Found 1-bit register for signal <PB_sync_0>.
    Found 1-bit register for signal <PB_sync_1>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debouncer> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:1306 - Output <carry_flag> is never assigned.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <state_b>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 8                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:643 - "ALU.v" line 189: The result of a 8x8-bit multiplication is partially used. Only the 8 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 8-bit register for signal <A>.
    Found 8-bit register for signal <B>.
    Found 8-bit 16-to-1 multiplexer for signal <out_put>.
    Found 8-bit addsub for signal <out_put$addsub0000>.
    Found 8-bit comparator equal for signal <out_put$cmp_eq0001> created at line 215.
    Found 8-bit comparator greater for signal <out_put$cmp_gt0000> created at line 213.
    Found 8x8-bit multiplier for signal <out_put$mult0001> created at line 189.
    Found 8-bit xor2 for signal <out_put$xor0000> created at line 205.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 8
 1-bit register                                        : 6
 8-bit register                                        : 2
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <state_b/FSM> on signal <state_b[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <A_3> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <A_4> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <A_5> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <A_6> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <A_7> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <B_0> (without init value) has a constant value of 1 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <B_3> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <B_4> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <B_5> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <B_6> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <B_7> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <ALU>.
	Found pipelined multiplier on signal <out_put_mult0001>:
		- 1 pipeline level(s) found in a register on signal <A>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <B>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_out_put_mult0001 by adding 1 register level(s).
Unit <ALU> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Multipliers                                          : 1
 8x8-bit registered multiplier                         : 1
# Adders/Subtractors                                   : 1
 8-bit addsub                                          : 1
# Counters                                             : 2
 16-bit up counter                                     : 2
# Registers                                            : 22
 Flip-Flops                                            : 22
# Comparators                                          : 2
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 8-bit 16-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor2                                            : 2
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <B_3> in Unit <ALU> is equivalent to the following 9 FFs/Latches, which will be removed : <B_4> <B_5> <B_6> <B_7> <A_3> <A_4> <A_5> <A_6> <A_7> 
WARNING:Xst:1710 - FF/Latch <B_0> (without init value) has a constant value of 1 in block <ALU>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <B_3> (without init value) has a constant value of 0 in block <ALU>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ALU> ...

Optimizing unit <debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 1.

Final Macro Processing ...

Processing Unit <ALU> :
	Found 2-bit shift register for signal <db2/PB_sync_1>.
	Found 2-bit shift register for signal <db1/PB_sync_1>.
Unit <ALU> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 43
 Flip-Flops                                            : 43
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ALU.ngr
Top Level Output File Name         : ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 183
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 32
#      LUT2                        : 14
#      LUT3                        : 8
#      LUT4                        : 37
#      MUXCY                       : 40
#      MUXF5                       : 13
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 45
#      FD                          : 9
#      FDE                         : 4
#      FDR                         : 32
# Shift Registers                  : 2
#      SRL16                       : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 30
#      IBUF                        : 6
#      OBUF                        : 24
# MULTs                            : 1
#      MULT18X18SIO                : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       52  out of   4656     1%  
 Number of Slice Flip Flops:             45  out of   9312     0%  
 Number of 4 input LUTs:                 98  out of   9312     1%  
    Number used as logic:                96
    Number used as Shift registers:       2
 Number of IOs:                          32
 Number of bonded IOBs:                  31  out of    232    13%  
 Number of MULT18X18SIOs:                 1  out of     20     5%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 48    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 4.683ns (Maximum Frequency: 213.525MHz)
   Minimum input arrival time before clock: 1.829ns
   Maximum output required time after clock: 10.440ns
   Maximum combinational path delay: 12.282ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.683ns (frequency: 213.525MHz)
  Total number of paths / destination ports: 401 / 86
-------------------------------------------------------------------------
Delay:               4.683ns (Levels of Logic = 3)
  Source:            db2/PB_state (FF)
  Destination:       db2/PB_state (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: db2/PB_state to db2/PB_state
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.568  db2/PB_state (db2/PB_state)
     LUT2:I1->O           17   0.612   0.896  db2/PB_cnt_not00001 (db2/PB_cnt_not0000)
     LUT4:I3->O            1   0.612   0.000  db2/PB_state_not0002_wg_lut<4> (db2/PB_state_not0002_wg_lut<4>)
     MUXCY:S->O            1   0.641   0.357  db2/PB_state_not0002_wg_cy<4> (db2/PB_state_not0002)
     FDE:CE                    0.483          db2/PB_state
    ----------------------------------------
    Total                      4.683ns (2.862ns logic, 1.821ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 1)
  Source:            pb_B (PAD)
  Destination:       db2/Mshreg_PB_sync_1 (FF)
  Destination Clock: clk rising

  Data Path: pb_B to db2/Mshreg_PB_sync_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.106   0.357  pb_B_IBUF (pb_B_IBUF)
     SRL16:D                   0.366          db2/Mshreg_PB_sync_1
    ----------------------------------------
    Total                      1.829ns (1.472ns logic, 0.357ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 88 / 13
-------------------------------------------------------------------------
Offset:              10.440ns (Levels of Logic = 5)
  Source:            Mmult_out_put_mult0001 (MULT)
  Destination:       out_put<3> (PAD)
  Source Clock:      clk rising

  Data Path: Mmult_out_put_mult0001 to out_put<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     MULT18X18SIO:CLK->P3    1   3.482   0.360  Mmult_out_put_mult0001 (out_put_mult0001<3>)
     LUT4:I3->O            1   0.612   0.426  Mmux_out_put466 (Mmux_out_put466)
     LUT4:I1->O            2   0.612   0.532  Mmux_out_put480 (Mmux_out_put480)
     LUT4:I0->O            1   0.612   0.000  Mmux_out_put491_G (N11)
     MUXF5:I1->O           1   0.278   0.357  Mmux_out_put491 (out_put_3_OBUF)
     OBUF:I->O                 3.169          out_put_3_OBUF (out_put<3>)
    ----------------------------------------
    Total                     10.440ns (8.765ns logic, 1.675ns route)
                                       (84.0% logic, 16.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 171 / 8
-------------------------------------------------------------------------
Delay:               12.282ns (Levels of Logic = 9)
  Source:            select<0> (PAD)
  Destination:       out_put<3> (PAD)

  Data Path: select<0> to out_put<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            25   1.106   1.223  select_0_IBUF (select_0_IBUF)
     LUT4:I0->O            5   0.612   0.568  out_put_cmp_eq00001 (Maddsub_out_put_addsub0000_lut<3>)
     LUT4:I2->O            2   0.612   0.383  Maddsub_out_put_addsub0000_cy<1>1 (Maddsub_out_put_addsub0000_cy<1>)
     LUT4:I3->O            4   0.612   0.568  Maddsub_out_put_addsub0000_cy<2>11 (Maddsub_out_put_addsub0000_cy<2>)
     LUT4:I1->O            1   0.612   0.426  Mmux_out_put466 (Mmux_out_put466)
     LUT4:I1->O            2   0.612   0.532  Mmux_out_put480 (Mmux_out_put480)
     LUT4:I0->O            1   0.612   0.000  Mmux_out_put491_G (N11)
     MUXF5:I1->O           1   0.278   0.357  Mmux_out_put491 (out_put_3_OBUF)
     OBUF:I->O                 3.169          out_put_3_OBUF (out_put<3>)
    ----------------------------------------
    Total                     12.282ns (8.225ns logic, 4.057ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.65 secs
 
--> 

Total memory usage is 4535280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    3 (   0 filtered)

