Parameter,Throughput_Value,Tool,Resource_Type,Resource_Value,Flow
Throughput,1.758166,catapult,CLB,89,catapult_fpga_area
Throughput,1.758166,catapult,LUT,382,catapult_fpga_area
Throughput,1.758166,catapult,FF,255,catapult_fpga_area
Throughput,1.758166,catapult,DSP,1,catapult_fpga_area
Throughput,1.758166,catapult,BRAM,0,catapult_fpga_area
Throughput,1.621760,catapult,CLB,112,catapult_fpga_area
Throughput,1.621760,catapult,LUT,414,catapult_fpga_area
Throughput,1.621760,catapult,FF,257,catapult_fpga_area
Throughput,1.621760,catapult,DSP,1,catapult_fpga_area
Throughput,1.621760,catapult,BRAM,0,catapult_fpga_area
Throughput,1.648192,catapult,CLB,189,catapult_fpga_area
Throughput,1.648192,catapult,LUT,575,catapult_fpga_area
Throughput,1.648192,catapult,FF,264,catapult_fpga_area
Throughput,1.648192,catapult,DSP,1,catapult_fpga_area
Throughput,1.648192,catapult,BRAM,0,catapult_fpga_area
Throughput,1.542724,catapult,CLB,76,catapult_fpga_area
Throughput,1.542724,catapult,LUT,357,catapult_fpga_area
Throughput,1.542724,catapult,FF,292,catapult_fpga_area
Throughput,1.542724,catapult,DSP,1,catapult_fpga_area
Throughput,1.542724,catapult,BRAM,0,catapult_fpga_area
Throughput,1.626726,catapult,CLB,119,catapult_fpga_area
Throughput,1.626726,catapult,LUT,442,catapult_fpga_area
Throughput,1.626726,catapult,FF,294,catapult_fpga_area
Throughput,1.626726,catapult,DSP,1,catapult_fpga_area
Throughput,1.626726,catapult,BRAM,0,catapult_fpga_area
Throughput,1.553106,catapult,CLB,132,catapult_fpga_area
Throughput,1.553106,catapult,LUT,567,catapult_fpga_area
Throughput,1.553106,catapult,FF,303,catapult_fpga_area
Throughput,1.553106,catapult,DSP,1,catapult_fpga_area
Throughput,1.553106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997993,catapult,CLB,116,catapult_fpga_area
Throughput,1.997993,catapult,LUT,564,catapult_fpga_area
Throughput,1.997993,catapult,FF,331,catapult_fpga_area
Throughput,1.997993,catapult,DSP,1,catapult_fpga_area
Throughput,1.997993,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038104,catapult,CLB,129,catapult_fpga_area
Throughput,2.038104,catapult,LUT,570,catapult_fpga_area
Throughput,2.038104,catapult,FF,333,catapult_fpga_area
Throughput,2.038104,catapult,DSP,1,catapult_fpga_area
Throughput,2.038104,catapult,BRAM,0,catapult_fpga_area
Throughput,1.956702,catapult,CLB,166,catapult_fpga_area
Throughput,1.956702,catapult,LUT,840,catapult_fpga_area
Throughput,1.956702,catapult,FF,340,catapult_fpga_area
Throughput,1.956702,catapult,DSP,1,catapult_fpga_area
Throughput,1.956702,catapult,BRAM,0,catapult_fpga_area
Throughput,1.830879,catapult,CLB,115,catapult_fpga_area
Throughput,1.830879,catapult,LUT,548,catapult_fpga_area
Throughput,1.830879,catapult,FF,263,catapult_fpga_area
Throughput,1.830879,catapult,DSP,1,catapult_fpga_area
Throughput,1.830879,catapult,BRAM,0,catapult_fpga_area
Throughput,1.873348,catapult,CLB,161,catapult_fpga_area
Throughput,1.873348,catapult,LUT,638,catapult_fpga_area
Throughput,1.873348,catapult,FF,265,catapult_fpga_area
Throughput,1.873348,catapult,DSP,1,catapult_fpga_area
Throughput,1.873348,catapult,BRAM,0,catapult_fpga_area
Throughput,1.929501,catapult,CLB,234,catapult_fpga_area
Throughput,1.929501,catapult,LUT,959,catapult_fpga_area
Throughput,1.929501,catapult,FF,272,catapult_fpga_area
Throughput,1.929501,catapult,DSP,1,catapult_fpga_area
Throughput,1.929501,catapult,BRAM,0,catapult_fpga_area
Throughput,1.554265,catapult,CLB,77,catapult_fpga_area
Throughput,1.554265,catapult,LUT,359,catapult_fpga_area
Throughput,1.554265,catapult,FF,293,catapult_fpga_area
Throughput,1.554265,catapult,DSP,1,catapult_fpga_area
Throughput,1.554265,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636627,catapult,CLB,102,catapult_fpga_area
Throughput,1.636627,catapult,LUT,452,catapult_fpga_area
Throughput,1.636627,catapult,FF,295,catapult_fpga_area
Throughput,1.636627,catapult,DSP,1,catapult_fpga_area
Throughput,1.636627,catapult,BRAM,0,catapult_fpga_area
Throughput,1.783652,catapult,CLB,141,catapult_fpga_area
Throughput,1.783652,catapult,LUT,595,catapult_fpga_area
Throughput,1.783652,catapult,FF,304,catapult_fpga_area
Throughput,1.783652,catapult,DSP,1,catapult_fpga_area
Throughput,1.783652,catapult,BRAM,0,catapult_fpga_area
Throughput,2.111156,catapult,CLB,118,catapult_fpga_area
Throughput,2.111156,catapult,LUT,543,catapult_fpga_area
Throughput,2.111156,catapult,FF,332,catapult_fpga_area
Throughput,2.111156,catapult,DSP,1,catapult_fpga_area
Throughput,2.111156,catapult,BRAM,0,catapult_fpga_area
Throughput,1.855845,catapult,CLB,138,catapult_fpga_area
Throughput,1.855845,catapult,LUT,654,catapult_fpga_area
Throughput,1.855845,catapult,FF,334,catapult_fpga_area
Throughput,1.855845,catapult,DSP,1,catapult_fpga_area
Throughput,1.855845,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136168,catapult,CLB,216,catapult_fpga_area
Throughput,2.136168,catapult,LUT,827,catapult_fpga_area
Throughput,2.136168,catapult,FF,341,catapult_fpga_area
Throughput,2.136168,catapult,DSP,1,catapult_fpga_area
Throughput,2.136168,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808055,catapult,CLB,136,catapult_fpga_area
Throughput,1.808055,catapult,LUT,637,catapult_fpga_area
Throughput,1.808055,catapult,FF,263,catapult_fpga_area
Throughput,1.808055,catapult,DSP,1,catapult_fpga_area
Throughput,1.808055,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050844,catapult,CLB,176,catapult_fpga_area
Throughput,2.050844,catapult,LUT,803,catapult_fpga_area
Throughput,2.050844,catapult,FF,265,catapult_fpga_area
Throughput,2.050844,catapult,DSP,1,catapult_fpga_area
Throughput,2.050844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.825987,catapult,CLB,230,catapult_fpga_area
Throughput,1.825987,catapult,LUT,1090,catapult_fpga_area
Throughput,1.825987,catapult,FF,272,catapult_fpga_area
Throughput,1.825987,catapult,DSP,1,catapult_fpga_area
Throughput,1.825987,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872639,catapult,CLB,150,catapult_fpga_area
Throughput,1.872639,catapult,LUT,749,catapult_fpga_area
Throughput,1.872639,catapult,FF,264,catapult_fpga_area
Throughput,1.872639,catapult,DSP,1,catapult_fpga_area
Throughput,1.872639,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977396,catapult,CLB,207,catapult_fpga_area
Throughput,1.977396,catapult,LUT,957,catapult_fpga_area
Throughput,1.977396,catapult,FF,266,catapult_fpga_area
Throughput,1.977396,catapult,DSP,1,catapult_fpga_area
Throughput,1.977396,catapult,BRAM,0,catapult_fpga_area
Throughput,2.065637,catapult,CLB,342,catapult_fpga_area
Throughput,2.065637,catapult,LUT,1392,catapult_fpga_area
Throughput,2.065637,catapult,FF,273,catapult_fpga_area
Throughput,2.065637,catapult,DSP,1,catapult_fpga_area
Throughput,2.065637,catapult,BRAM,0,catapult_fpga_area
Throughput,2.043010,catapult,CLB,106,catapult_fpga_area
Throughput,2.043010,catapult,LUT,562,catapult_fpga_area
Throughput,2.043010,catapult,FF,334,catapult_fpga_area
Throughput,2.043010,catapult,DSP,1,catapult_fpga_area
Throughput,2.043010,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971740,catapult,CLB,142,catapult_fpga_area
Throughput,1.971740,catapult,LUT,694,catapult_fpga_area
Throughput,1.971740,catapult,FF,336,catapult_fpga_area
Throughput,1.971740,catapult,DSP,1,catapult_fpga_area
Throughput,1.971740,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877106,catapult,CLB,181,catapult_fpga_area
Throughput,1.877106,catapult,LUT,874,catapult_fpga_area
Throughput,1.877106,catapult,FF,343,catapult_fpga_area
Throughput,1.877106,catapult,DSP,1,catapult_fpga_area
Throughput,1.877106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.763347,catapult,CLB,140,catapult_fpga_area
Throughput,1.763347,catapult,LUT,699,catapult_fpga_area
Throughput,1.763347,catapult,FF,263,catapult_fpga_area
Throughput,1.763347,catapult,DSP,1,catapult_fpga_area
Throughput,1.763347,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941499,catapult,CLB,186,catapult_fpga_area
Throughput,1.941499,catapult,LUT,833,catapult_fpga_area
Throughput,1.941499,catapult,FF,265,catapult_fpga_area
Throughput,1.941499,catapult,DSP,1,catapult_fpga_area
Throughput,1.941499,catapult,BRAM,0,catapult_fpga_area
Throughput,1.814787,catapult,CLB,299,catapult_fpga_area
Throughput,1.814787,catapult,LUT,1155,catapult_fpga_area
Throughput,1.814787,catapult,FF,272,catapult_fpga_area
Throughput,1.814787,catapult,DSP,1,catapult_fpga_area
Throughput,1.814787,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967082,catapult,CLB,174,catapult_fpga_area
Throughput,1.967082,catapult,LUT,901,catapult_fpga_area
Throughput,1.967082,catapult,FF,264,catapult_fpga_area
Throughput,1.967082,catapult,DSP,1,catapult_fpga_area
Throughput,1.967082,catapult,BRAM,0,catapult_fpga_area
Throughput,2.140739,catapult,CLB,250,catapult_fpga_area
Throughput,2.140739,catapult,LUT,1141,catapult_fpga_area
Throughput,2.140739,catapult,FF,266,catapult_fpga_area
Throughput,2.140739,catapult,DSP,1,catapult_fpga_area
Throughput,2.140739,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904321,catapult,CLB,318,catapult_fpga_area
Throughput,1.904321,catapult,LUT,1473,catapult_fpga_area
Throughput,1.904321,catapult,FF,275,catapult_fpga_area
Throughput,1.904321,catapult,DSP,1,catapult_fpga_area
Throughput,1.904321,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925961,catapult,CLB,229,catapult_fpga_area
Throughput,1.925961,catapult,LUT,1116,catapult_fpga_area
Throughput,1.925961,catapult,FF,265,catapult_fpga_area
Throughput,1.925961,catapult,DSP,1,catapult_fpga_area
Throughput,1.925961,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940353,catapult,CLB,293,catapult_fpga_area
Throughput,1.940353,catapult,LUT,1492,catapult_fpga_area
Throughput,1.940353,catapult,FF,269,catapult_fpga_area
Throughput,1.940353,catapult,DSP,1,catapult_fpga_area
Throughput,1.940353,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067523,catapult,CLB,472,catapult_fpga_area
Throughput,2.067523,catapult,LUT,2254,catapult_fpga_area
Throughput,2.067523,catapult,FF,279,catapult_fpga_area
Throughput,2.067523,catapult,DSP,1,catapult_fpga_area
Throughput,2.067523,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973392,catapult,CLB,143,catapult_fpga_area
Throughput,1.973392,catapult,LUT,677,catapult_fpga_area
Throughput,1.973392,catapult,FF,263,catapult_fpga_area
Throughput,1.973392,catapult,DSP,1,catapult_fpga_area
Throughput,1.973392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838402,catapult,CLB,156,catapult_fpga_area
Throughput,1.838402,catapult,LUT,829,catapult_fpga_area
Throughput,1.838402,catapult,FF,265,catapult_fpga_area
Throughput,1.838402,catapult,DSP,1,catapult_fpga_area
Throughput,1.838402,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984680,catapult,CLB,183,catapult_fpga_area
Throughput,1.984680,catapult,LUT,972,catapult_fpga_area
Throughput,1.984680,catapult,FF,264,catapult_fpga_area
Throughput,1.984680,catapult,DSP,1,catapult_fpga_area
Throughput,1.984680,catapult,BRAM,0,catapult_fpga_area
Throughput,2.072930,catapult,CLB,252,catapult_fpga_area
Throughput,2.072930,catapult,LUT,1216,catapult_fpga_area
Throughput,2.072930,catapult,FF,266,catapult_fpga_area
Throughput,2.072930,catapult,DSP,1,catapult_fpga_area
Throughput,2.072930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110448,catapult,CLB,394,catapult_fpga_area
Throughput,2.110448,catapult,LUT,1851,catapult_fpga_area
Throughput,2.110448,catapult,FF,278,catapult_fpga_area
Throughput,2.110448,catapult,DSP,1,catapult_fpga_area
Throughput,2.110448,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028900,catapult,CLB,253,catapult_fpga_area
Throughput,2.028900,catapult,LUT,1369,catapult_fpga_area
Throughput,2.028900,catapult,FF,265,catapult_fpga_area
Throughput,2.028900,catapult,DSP,1,catapult_fpga_area
Throughput,2.028900,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910455,catapult,CLB,368,catapult_fpga_area
Throughput,1.910455,catapult,LUT,1895,catapult_fpga_area
Throughput,1.910455,catapult,FF,270,catapult_fpga_area
Throughput,1.910455,catapult,DSP,1,catapult_fpga_area
Throughput,1.910455,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113133,catapult,CLB,501,catapult_fpga_area
Throughput,2.113133,catapult,LUT,2545,catapult_fpga_area
Throughput,2.113133,catapult,FF,280,catapult_fpga_area
Throughput,2.113133,catapult,DSP,1,catapult_fpga_area
Throughput,2.113133,catapult,BRAM,0,catapult_fpga_area
Throughput,1.650303,catapult,CLB,88,catapult_fpga_area
Throughput,1.650303,catapult,LUT,418,catapult_fpga_area
Throughput,1.650303,catapult,FF,304,catapult_fpga_area
Throughput,1.650303,catapult,DSP,1,catapult_fpga_area
Throughput,1.650303,catapult,BRAM,0,catapult_fpga_area
Throughput,1.607121,catapult,CLB,115,catapult_fpga_area
Throughput,1.607121,catapult,LUT,486,catapult_fpga_area
Throughput,1.607121,catapult,FF,306,catapult_fpga_area
Throughput,1.607121,catapult,DSP,1,catapult_fpga_area
Throughput,1.607121,catapult,BRAM,0,catapult_fpga_area
Throughput,1.671659,catapult,CLB,192,catapult_fpga_area
Throughput,1.671659,catapult,LUT,726,catapult_fpga_area
Throughput,1.671659,catapult,FF,298,catapult_fpga_area
Throughput,1.671659,catapult,DSP,1,catapult_fpga_area
Throughput,1.671659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.737832,catapult,CLB,104,catapult_fpga_area
Throughput,1.737832,catapult,LUT,490,catapult_fpga_area
Throughput,1.737832,catapult,FF,295,catapult_fpga_area
Throughput,1.737832,catapult,DSP,1,catapult_fpga_area
Throughput,1.737832,catapult,BRAM,0,catapult_fpga_area
Throughput,1.613467,catapult,CLB,162,catapult_fpga_area
Throughput,1.613467,catapult,LUT,615,catapult_fpga_area
Throughput,1.613467,catapult,FF,297,catapult_fpga_area
Throughput,1.613467,catapult,DSP,1,catapult_fpga_area
Throughput,1.613467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.609947,catapult,CLB,189,catapult_fpga_area
Throughput,1.609947,catapult,LUT,864,catapult_fpga_area
Throughput,1.609947,catapult,FF,266,catapult_fpga_area
Throughput,1.609947,catapult,DSP,1,catapult_fpga_area
Throughput,1.609947,catapult,BRAM,0,catapult_fpga_area
Throughput,1.974458,catapult,CLB,136,catapult_fpga_area
Throughput,1.974458,catapult,LUT,697,catapult_fpga_area
Throughput,1.974458,catapult,FF,449,catapult_fpga_area
Throughput,1.974458,catapult,DSP,1,catapult_fpga_area
Throughput,1.974458,catapult,BRAM,0,catapult_fpga_area
Throughput,2.154423,catapult,CLB,232,catapult_fpga_area
Throughput,2.154423,catapult,LUT,1115,catapult_fpga_area
Throughput,2.154423,catapult,FF,451,catapult_fpga_area
Throughput,2.154423,catapult,DSP,1,catapult_fpga_area
Throughput,2.154423,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067374,catapult,CLB,295,catapult_fpga_area
Throughput,2.067374,catapult,LUT,1196,catapult_fpga_area
Throughput,2.067374,catapult,FF,382,catapult_fpga_area
Throughput,2.067374,catapult,DSP,1,catapult_fpga_area
Throughput,2.067374,catapult,BRAM,0,catapult_fpga_area
Throughput,2.029761,catapult,CLB,193,catapult_fpga_area
Throughput,2.029761,catapult,LUT,958,catapult_fpga_area
Throughput,2.029761,catapult,FF,420,catapult_fpga_area
Throughput,2.029761,catapult,DSP,1,catapult_fpga_area
Throughput,2.029761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.947876,catapult,CLB,315,catapult_fpga_area
Throughput,1.947876,catapult,LUT,1548,catapult_fpga_area
Throughput,1.947876,catapult,FF,423,catapult_fpga_area
Throughput,1.947876,catapult,DSP,1,catapult_fpga_area
Throughput,1.947876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.874907,catapult,CLB,333,catapult_fpga_area
Throughput,1.874907,catapult,LUT,1602,catapult_fpga_area
Throughput,1.874907,catapult,FF,280,catapult_fpga_area
Throughput,1.874907,catapult,DSP,1,catapult_fpga_area
Throughput,1.874907,catapult,BRAM,0,catapult_fpga_area
Throughput,1.764124,catapult,CLB,108,catapult_fpga_area
Throughput,1.764124,catapult,LUT,529,catapult_fpga_area
Throughput,1.764124,catapult,FF,296,catapult_fpga_area
Throughput,1.764124,catapult,DSP,1,catapult_fpga_area
Throughput,1.764124,catapult,BRAM,0,catapult_fpga_area
Throughput,1.946708,catapult,CLB,145,catapult_fpga_area
Throughput,1.946708,catapult,LUT,642,catapult_fpga_area
Throughput,1.946708,catapult,FF,298,catapult_fpga_area
Throughput,1.946708,catapult,DSP,1,catapult_fpga_area
Throughput,1.946708,catapult,BRAM,0,catapult_fpga_area
Throughput,1.813173,catapult,CLB,196,catapult_fpga_area
Throughput,1.813173,catapult,LUT,888,catapult_fpga_area
Throughput,1.813173,catapult,FF,267,catapult_fpga_area
Throughput,1.813173,catapult,DSP,1,catapult_fpga_area
Throughput,1.813173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084881,catapult,CLB,135,catapult_fpga_area
Throughput,2.084881,catapult,LUT,726,catapult_fpga_area
Throughput,2.084881,catapult,FF,450,catapult_fpga_area
Throughput,2.084881,catapult,DSP,1,catapult_fpga_area
Throughput,2.084881,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148002,catapult,CLB,193,catapult_fpga_area
Throughput,2.148002,catapult,LUT,912,catapult_fpga_area
Throughput,2.148002,catapult,FF,452,catapult_fpga_area
Throughput,2.148002,catapult,DSP,1,catapult_fpga_area
Throughput,2.148002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973187,catapult,CLB,210,catapult_fpga_area
Throughput,1.973187,catapult,LUT,1135,catapult_fpga_area
Throughput,1.973187,catapult,FF,387,catapult_fpga_area
Throughput,1.973187,catapult,DSP,1,catapult_fpga_area
Throughput,1.973187,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004725,catapult,CLB,186,catapult_fpga_area
Throughput,2.004725,catapult,LUT,956,catapult_fpga_area
Throughput,2.004725,catapult,FF,421,catapult_fpga_area
Throughput,2.004725,catapult,DSP,1,catapult_fpga_area
Throughput,2.004725,catapult,BRAM,0,catapult_fpga_area
Throughput,1.857139,catapult,CLB,298,catapult_fpga_area
Throughput,1.857139,catapult,LUT,1449,catapult_fpga_area
Throughput,1.857139,catapult,FF,421,catapult_fpga_area
Throughput,1.857139,catapult,DSP,1,catapult_fpga_area
Throughput,1.857139,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854558,catapult,CLB,358,catapult_fpga_area
Throughput,1.854558,catapult,LUT,1628,catapult_fpga_area
Throughput,1.854558,catapult,FF,278,catapult_fpga_area
Throughput,1.854558,catapult,DSP,1,catapult_fpga_area
Throughput,1.854558,catapult,BRAM,0,catapult_fpga_area
Throughput,2.003716,catapult,CLB,321,catapult_fpga_area
Throughput,2.003716,catapult,LUT,1585,catapult_fpga_area
Throughput,2.003716,catapult,FF,588,catapult_fpga_area
Throughput,2.003716,catapult,DSP,1,catapult_fpga_area
Throughput,2.003716,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086305,catapult,CLB,651,catapult_fpga_area
Throughput,2.086305,catapult,LUT,3882,catapult_fpga_area
Throughput,2.086305,catapult,FF,658,catapult_fpga_area
Throughput,2.086305,catapult,DSP,1,catapult_fpga_area
Throughput,2.086305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988700,catapult,CLB,463,catapult_fpga_area
Throughput,1.988700,catapult,LUT,2297,catapult_fpga_area
Throughput,1.988700,catapult,FF,295,catapult_fpga_area
Throughput,1.988700,catapult,DSP,1,catapult_fpga_area
Throughput,1.988700,catapult,BRAM,0,catapult_fpga_area
Throughput,1.994583,catapult,CLB,141,catapult_fpga_area
Throughput,1.994583,catapult,LUT,705,catapult_fpga_area
Throughput,1.994583,catapult,FF,452,catapult_fpga_area
Throughput,1.994583,catapult,DSP,1,catapult_fpga_area
Throughput,1.994583,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995053,catapult,CLB,206,catapult_fpga_area
Throughput,1.995053,catapult,LUT,960,catapult_fpga_area
Throughput,1.995053,catapult,FF,454,catapult_fpga_area
Throughput,1.995053,catapult,DSP,1,catapult_fpga_area
Throughput,1.995053,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067336,catapult,CLB,255,catapult_fpga_area
Throughput,2.067336,catapult,LUT,1113,catapult_fpga_area
Throughput,2.067336,catapult,FF,389,catapult_fpga_area
Throughput,2.067336,catapult,DSP,1,catapult_fpga_area
Throughput,2.067336,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905137,catapult,CLB,218,catapult_fpga_area
Throughput,1.905137,catapult,LUT,1071,catapult_fpga_area
Throughput,1.905137,catapult,FF,423,catapult_fpga_area
Throughput,1.905137,catapult,DSP,1,catapult_fpga_area
Throughput,1.905137,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060711,catapult,CLB,304,catapult_fpga_area
Throughput,2.060711,catapult,LUT,1501,catapult_fpga_area
Throughput,2.060711,catapult,FF,424,catapult_fpga_area
Throughput,2.060711,catapult,DSP,1,catapult_fpga_area
Throughput,2.060711,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893874,catapult,CLB,384,catapult_fpga_area
Throughput,1.893874,catapult,LUT,1670,catapult_fpga_area
Throughput,1.893874,catapult,FF,284,catapult_fpga_area
Throughput,1.893874,catapult,DSP,1,catapult_fpga_area
Throughput,1.893874,catapult,BRAM,0,catapult_fpga_area
Throughput,2.095528,catapult,CLB,329,catapult_fpga_area
Throughput,2.095528,catapult,LUT,1624,catapult_fpga_area
Throughput,2.095528,catapult,FF,583,catapult_fpga_area
Throughput,2.095528,catapult,DSP,1,catapult_fpga_area
Throughput,2.095528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.055640,catapult,CLB,589,catapult_fpga_area
Throughput,2.055640,catapult,LUT,3267,catapult_fpga_area
Throughput,2.055640,catapult,FF,660,catapult_fpga_area
Throughput,2.055640,catapult,DSP,1,catapult_fpga_area
Throughput,2.055640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.122746,catapult,CLB,502,catapult_fpga_area
Throughput,2.122746,catapult,LUT,2366,catapult_fpga_area
Throughput,2.122746,catapult,FF,291,catapult_fpga_area
Throughput,2.122746,catapult,DSP,1,catapult_fpga_area
Throughput,2.122746,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045714,catapult,CLB,549,catapult_fpga_area
Throughput,2.045714,catapult,LUT,2586,catapult_fpga_area
Throughput,2.045714,catapult,FF,895,catapult_fpga_area
Throughput,2.045714,catapult,DSP,1,catapult_fpga_area
Throughput,2.045714,catapult,BRAM,0,catapult_fpga_area
Throughput,2.125018,catapult,CLB,728,catapult_fpga_area
Throughput,2.125018,catapult,LUT,4367,catapult_fpga_area
Throughput,2.125018,catapult,FF,903,catapult_fpga_area
Throughput,2.125018,catapult,DSP,1,catapult_fpga_area
Throughput,2.125018,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174759,catapult,CLB,756,catapult_fpga_area
Throughput,2.174759,catapult,LUT,3846,catapult_fpga_area
Throughput,2.174759,catapult,FF,307,catapult_fpga_area
Throughput,2.174759,catapult,DSP,1,catapult_fpga_area
Throughput,2.174759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963605,catapult,CLB,192,catapult_fpga_area
Throughput,1.963605,catapult,LUT,957,catapult_fpga_area
Throughput,1.963605,catapult,FF,418,catapult_fpga_area
Throughput,1.963605,catapult,DSP,1,catapult_fpga_area
Throughput,1.963605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.989655,catapult,CLB,243,catapult_fpga_area
Throughput,1.989655,catapult,LUT,1270,catapult_fpga_area
Throughput,1.989655,catapult,FF,421,catapult_fpga_area
Throughput,1.989655,catapult,DSP,1,catapult_fpga_area
Throughput,1.989655,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885924,catapult,CLB,342,catapult_fpga_area
Throughput,1.885924,catapult,LUT,1587,catapult_fpga_area
Throughput,1.885924,catapult,FF,281,catapult_fpga_area
Throughput,1.885924,catapult,DSP,1,catapult_fpga_area
Throughput,1.885924,catapult,BRAM,0,catapult_fpga_area
Throughput,1.945262,catapult,CLB,346,catapult_fpga_area
Throughput,1.945262,catapult,LUT,1730,catapult_fpga_area
Throughput,1.945262,catapult,FF,589,catapult_fpga_area
Throughput,1.945262,catapult,DSP,1,catapult_fpga_area
Throughput,1.945262,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044051,catapult,CLB,526,catapult_fpga_area
Throughput,2.044051,catapult,LUT,2893,catapult_fpga_area
Throughput,2.044051,catapult,FF,603,catapult_fpga_area
Throughput,2.044051,catapult,DSP,1,catapult_fpga_area
Throughput,2.044051,catapult,BRAM,0,catapult_fpga_area
Throughput,2.117731,catapult,CLB,550,catapult_fpga_area
Throughput,2.117731,catapult,LUT,2747,catapult_fpga_area
Throughput,2.117731,catapult,FF,301,catapult_fpga_area
Throughput,2.117731,catapult,DSP,1,catapult_fpga_area
Throughput,2.117731,catapult,BRAM,0,catapult_fpga_area
Throughput,2.011059,catapult,CLB,507,catapult_fpga_area
Throughput,2.011059,catapult,LUT,2777,catapult_fpga_area
Throughput,2.011059,catapult,FF,903,catapult_fpga_area
Throughput,2.011059,catapult,DSP,1,catapult_fpga_area
Throughput,2.011059,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110075,catapult,CLB,880,catapult_fpga_area
Throughput,2.110075,catapult,LUT,5207,catapult_fpga_area
Throughput,2.110075,catapult,FF,975,catapult_fpga_area
Throughput,2.110075,catapult,DSP,1,catapult_fpga_area
Throughput,2.110075,catapult,BRAM,0,catapult_fpga_area
Throughput,2.157002,catapult,CLB,719,catapult_fpga_area
Throughput,2.157002,catapult,LUT,3896,catapult_fpga_area
Throughput,2.157002,catapult,FF,313,catapult_fpga_area
Throughput,2.157002,catapult,DSP,1,catapult_fpga_area
Throughput,2.157002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.601179,catapult,CLB,87,catapult_fpga_area
Throughput,1.601179,catapult,LUT,476,catapult_fpga_area
Throughput,1.601179,catapult,FF,303,catapult_fpga_area
Throughput,1.601179,catapult,DSP,1,catapult_fpga_area
Throughput,1.601179,catapult,BRAM,0,catapult_fpga_area
Throughput,1.773875,catapult,CLB,145,catapult_fpga_area
Throughput,1.773875,catapult,LUT,620,catapult_fpga_area
Throughput,1.773875,catapult,FF,305,catapult_fpga_area
Throughput,1.773875,catapult,DSP,1,catapult_fpga_area
Throughput,1.773875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.483325,catapult,CLB,218,catapult_fpga_area
Throughput,1.483325,catapult,LUT,871,catapult_fpga_area
Throughput,1.483325,catapult,FF,312,catapult_fpga_area
Throughput,1.483325,catapult,DSP,1,catapult_fpga_area
Throughput,1.483325,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086070,catapult,CLB,147,catapult_fpga_area
Throughput,2.086070,catapult,LUT,747,catapult_fpga_area
Throughput,2.086070,catapult,FF,351,catapult_fpga_area
Throughput,2.086070,catapult,DSP,1,catapult_fpga_area
Throughput,2.086070,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957033,catapult,CLB,192,catapult_fpga_area
Throughput,1.957033,catapult,LUT,945,catapult_fpga_area
Throughput,1.957033,catapult,FF,358,catapult_fpga_area
Throughput,1.957033,catapult,DSP,1,catapult_fpga_area
Throughput,1.957033,catapult,BRAM,0,catapult_fpga_area
Throughput,2.307978,catapult,CLB,297,catapult_fpga_area
Throughput,2.307978,catapult,LUT,1317,catapult_fpga_area
Throughput,2.307978,catapult,FF,366,catapult_fpga_area
Throughput,2.307978,catapult,DSP,1,catapult_fpga_area
Throughput,2.307978,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820867,catapult,CLB,194,catapult_fpga_area
Throughput,1.820867,catapult,LUT,959,catapult_fpga_area
Throughput,1.820867,catapult,FF,265,catapult_fpga_area
Throughput,1.820867,catapult,DSP,1,catapult_fpga_area
Throughput,1.820867,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871965,catapult,CLB,243,catapult_fpga_area
Throughput,1.871965,catapult,LUT,1145,catapult_fpga_area
Throughput,1.871965,catapult,FF,267,catapult_fpga_area
Throughput,1.871965,catapult,DSP,1,catapult_fpga_area
Throughput,1.871965,catapult,BRAM,0,catapult_fpga_area
Throughput,1.953395,catapult,CLB,349,catapult_fpga_area
Throughput,1.953395,catapult,LUT,1608,catapult_fpga_area
Throughput,1.953395,catapult,FF,274,catapult_fpga_area
Throughput,1.953395,catapult,DSP,1,catapult_fpga_area
Throughput,1.953395,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976658,catapult,CLB,256,catapult_fpga_area
Throughput,1.976658,catapult,LUT,1310,catapult_fpga_area
Throughput,1.976658,catapult,FF,266,catapult_fpga_area
Throughput,1.976658,catapult,DSP,1,catapult_fpga_area
Throughput,1.976658,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906663,catapult,CLB,324,catapult_fpga_area
Throughput,1.906663,catapult,LUT,1645,catapult_fpga_area
Throughput,1.906663,catapult,FF,268,catapult_fpga_area
Throughput,1.906663,catapult,DSP,1,catapult_fpga_area
Throughput,1.906663,catapult,BRAM,0,catapult_fpga_area
Throughput,1.890564,catapult,CLB,469,catapult_fpga_area
Throughput,1.890564,catapult,LUT,2392,catapult_fpga_area
Throughput,1.890564,catapult,FF,279,catapult_fpga_area
Throughput,1.890564,catapult,DSP,1,catapult_fpga_area
Throughput,1.890564,catapult,BRAM,0,catapult_fpga_area
Throughput,2.287530,catapult,CLB,144,catapult_fpga_area
Throughput,2.287530,catapult,LUT,758,catapult_fpga_area
Throughput,2.287530,catapult,FF,352,catapult_fpga_area
Throughput,2.287530,catapult,DSP,1,catapult_fpga_area
Throughput,2.287530,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035253,catapult,CLB,230,catapult_fpga_area
Throughput,2.035253,catapult,LUT,984,catapult_fpga_area
Throughput,2.035253,catapult,FF,360,catapult_fpga_area
Throughput,2.035253,catapult,DSP,1,catapult_fpga_area
Throughput,2.035253,catapult,BRAM,0,catapult_fpga_area
Throughput,2.166876,catapult,CLB,274,catapult_fpga_area
Throughput,2.166876,catapult,LUT,1229,catapult_fpga_area
Throughput,2.166876,catapult,FF,361,catapult_fpga_area
Throughput,2.166876,catapult,DSP,1,catapult_fpga_area
Throughput,2.166876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.773392,catapult,CLB,188,catapult_fpga_area
Throughput,1.773392,catapult,LUT,1009,catapult_fpga_area
Throughput,1.773392,catapult,FF,265,catapult_fpga_area
Throughput,1.773392,catapult,DSP,1,catapult_fpga_area
Throughput,1.773392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986199,catapult,CLB,243,catapult_fpga_area
Throughput,1.986199,catapult,LUT,1173,catapult_fpga_area
Throughput,1.986199,catapult,FF,267,catapult_fpga_area
Throughput,1.986199,catapult,DSP,1,catapult_fpga_area
Throughput,1.986199,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871162,catapult,CLB,407,catapult_fpga_area
Throughput,1.871162,catapult,LUT,1695,catapult_fpga_area
Throughput,1.871162,catapult,FF,274,catapult_fpga_area
Throughput,1.871162,catapult,DSP,1,catapult_fpga_area
Throughput,1.871162,catapult,BRAM,0,catapult_fpga_area
Throughput,1.955727,catapult,CLB,293,catapult_fpga_area
Throughput,1.955727,catapult,LUT,1510,catapult_fpga_area
Throughput,1.955727,catapult,FF,271,catapult_fpga_area
Throughput,1.955727,catapult,DSP,1,catapult_fpga_area
Throughput,1.955727,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871264,catapult,CLB,353,catapult_fpga_area
Throughput,1.871264,catapult,LUT,1775,catapult_fpga_area
Throughput,1.871264,catapult,FF,276,catapult_fpga_area
Throughput,1.871264,catapult,DSP,1,catapult_fpga_area
Throughput,1.871264,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978360,catapult,CLB,495,catapult_fpga_area
Throughput,1.978360,catapult,LUT,2458,catapult_fpga_area
Throughput,1.978360,catapult,FF,282,catapult_fpga_area
Throughput,1.978360,catapult,DSP,1,catapult_fpga_area
Throughput,1.978360,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078150,catapult,CLB,375,catapult_fpga_area
Throughput,2.078150,catapult,LUT,2103,catapult_fpga_area
Throughput,2.078150,catapult,FF,280,catapult_fpga_area
Throughput,2.078150,catapult,DSP,1,catapult_fpga_area
Throughput,2.078150,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133913,catapult,CLB,595,catapult_fpga_area
Throughput,2.133913,catapult,LUT,3117,catapult_fpga_area
Throughput,2.133913,catapult,FF,285,catapult_fpga_area
Throughput,2.133913,catapult,DSP,1,catapult_fpga_area
Throughput,2.133913,catapult,BRAM,0,catapult_fpga_area
Throughput,2.024254,catapult,CLB,684,catapult_fpga_area
Throughput,2.024254,catapult,LUT,3545,catapult_fpga_area
Throughput,2.024254,catapult,FF,292,catapult_fpga_area
Throughput,2.024254,catapult,DSP,1,catapult_fpga_area
Throughput,2.024254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.900829,catapult,CLB,204,catapult_fpga_area
Throughput,1.900829,catapult,LUT,986,catapult_fpga_area
Throughput,1.900829,catapult,FF,265,catapult_fpga_area
Throughput,1.900829,catapult,DSP,1,catapult_fpga_area
Throughput,1.900829,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012149,catapult,CLB,254,catapult_fpga_area
Throughput,2.012149,catapult,LUT,1276,catapult_fpga_area
Throughput,2.012149,catapult,FF,272,catapult_fpga_area
Throughput,2.012149,catapult,DSP,1,catapult_fpga_area
Throughput,2.012149,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858589,catapult,CLB,364,catapult_fpga_area
Throughput,1.858589,catapult,LUT,1625,catapult_fpga_area
Throughput,1.858589,catapult,FF,274,catapult_fpga_area
Throughput,1.858589,catapult,DSP,1,catapult_fpga_area
Throughput,1.858589,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896129,catapult,CLB,296,catapult_fpga_area
Throughput,1.896129,catapult,LUT,1597,catapult_fpga_area
Throughput,1.896129,catapult,FF,271,catapult_fpga_area
Throughput,1.896129,catapult,DSP,1,catapult_fpga_area
Throughput,1.896129,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985499,catapult,CLB,406,catapult_fpga_area
Throughput,1.985499,catapult,LUT,2114,catapult_fpga_area
Throughput,1.985499,catapult,FF,281,catapult_fpga_area
Throughput,1.985499,catapult,DSP,1,catapult_fpga_area
Throughput,1.985499,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028200,catapult,CLB,501,catapult_fpga_area
Throughput,2.028200,catapult,LUT,2507,catapult_fpga_area
Throughput,2.028200,catapult,FF,282,catapult_fpga_area
Throughput,2.028200,catapult,DSP,1,catapult_fpga_area
Throughput,2.028200,catapult,BRAM,0,catapult_fpga_area
Throughput,2.124654,catapult,CLB,460,catapult_fpga_area
Throughput,2.124654,catapult,LUT,2366,catapult_fpga_area
Throughput,2.124654,catapult,FF,288,catapult_fpga_area
Throughput,2.124654,catapult,DSP,1,catapult_fpga_area
Throughput,2.124654,catapult,BRAM,0,catapult_fpga_area
Throughput,2.109488,catapult,CLB,571,catapult_fpga_area
Throughput,2.109488,catapult,LUT,2998,catapult_fpga_area
Throughput,2.109488,catapult,FF,290,catapult_fpga_area
Throughput,2.109488,catapult,DSP,1,catapult_fpga_area
Throughput,2.109488,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045090,catapult,CLB,724,catapult_fpga_area
Throughput,2.045090,catapult,LUT,3737,catapult_fpga_area
Throughput,2.045090,catapult,FF,298,catapult_fpga_area
Throughput,2.045090,catapult,DSP,1,catapult_fpga_area
Throughput,2.045090,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906663,catapult,CLB,310,catapult_fpga_area
Throughput,1.906663,catapult,LUT,1588,catapult_fpga_area
Throughput,1.906663,catapult,FF,275,catapult_fpga_area
Throughput,1.906663,catapult,DSP,1,catapult_fpga_area
Throughput,1.906663,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987177,catapult,CLB,520,catapult_fpga_area
Throughput,1.987177,catapult,LUT,2371,catapult_fpga_area
Throughput,1.987177,catapult,FF,284,catapult_fpga_area
Throughput,1.987177,catapult,DSP,1,catapult_fpga_area
Throughput,1.987177,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935330,catapult,CLB,469,catapult_fpga_area
Throughput,1.935330,catapult,LUT,2625,catapult_fpga_area
Throughput,1.935330,catapult,FF,279,catapult_fpga_area
Throughput,1.935330,catapult,DSP,1,catapult_fpga_area
Throughput,1.935330,catapult,BRAM,0,catapult_fpga_area
Throughput,2.058067,catapult,CLB,724,catapult_fpga_area
Throughput,2.058067,catapult,LUT,4244,catapult_fpga_area
Throughput,2.058067,catapult,FF,310,catapult_fpga_area
Throughput,2.058067,catapult,DSP,1,catapult_fpga_area
Throughput,2.058067,catapult,BRAM,0,catapult_fpga_area
Throughput,2.105669,catapult,CLB,808,catapult_fpga_area
Throughput,2.105669,catapult,LUT,4178,catapult_fpga_area
Throughput,2.105669,catapult,FF,307,catapult_fpga_area
Throughput,2.105669,catapult,DSP,1,catapult_fpga_area
Throughput,2.105669,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915666,catapult,CLB,133,catapult_fpga_area
Throughput,1.915666,catapult,LUT,643,catapult_fpga_area
Throughput,1.915666,catapult,FF,339,catapult_fpga_area
Throughput,1.915666,catapult,DSP,1,catapult_fpga_area
Throughput,1.915666,catapult,BRAM,0,catapult_fpga_area
Throughput,2.055357,catapult,CLB,194,catapult_fpga_area
Throughput,2.055357,catapult,LUT,940,catapult_fpga_area
Throughput,2.055357,catapult,FF,341,catapult_fpga_area
Throughput,2.055357,catapult,DSP,1,catapult_fpga_area
Throughput,2.055357,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896932,catapult,CLB,292,catapult_fpga_area
Throughput,1.896932,catapult,LUT,1315,catapult_fpga_area
Throughput,1.896932,catapult,FF,349,catapult_fpga_area
Throughput,1.896932,catapult,DSP,1,catapult_fpga_area
Throughput,1.896932,catapult,BRAM,0,catapult_fpga_area
Throughput,1.802085,catapult,CLB,137,catapult_fpga_area
Throughput,1.802085,catapult,LUT,709,catapult_fpga_area
Throughput,1.802085,catapult,FF,265,catapult_fpga_area
Throughput,1.802085,catapult,DSP,1,catapult_fpga_area
Throughput,1.802085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.759767,catapult,CLB,200,catapult_fpga_area
Throughput,1.759767,catapult,LUT,944,catapult_fpga_area
Throughput,1.759767,catapult,FF,267,catapult_fpga_area
Throughput,1.759767,catapult,DSP,1,catapult_fpga_area
Throughput,1.759767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904063,catapult,CLB,285,catapult_fpga_area
Throughput,1.904063,catapult,LUT,1428,catapult_fpga_area
Throughput,1.904063,catapult,FF,276,catapult_fpga_area
Throughput,1.904063,catapult,DSP,1,catapult_fpga_area
Throughput,1.904063,catapult,BRAM,0,catapult_fpga_area
Throughput,1.845659,catapult,CLB,224,catapult_fpga_area
Throughput,1.845659,catapult,LUT,1123,catapult_fpga_area
Throughput,1.845659,catapult,FF,266,catapult_fpga_area
Throughput,1.845659,catapult,DSP,1,catapult_fpga_area
Throughput,1.845659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979309,catapult,CLB,288,catapult_fpga_area
Throughput,1.979309,catapult,LUT,1348,catapult_fpga_area
Throughput,1.979309,catapult,FF,268,catapult_fpga_area
Throughput,1.979309,catapult,DSP,1,catapult_fpga_area
Throughput,1.979309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941850,catapult,CLB,451,catapult_fpga_area
Throughput,1.941850,catapult,LUT,2317,catapult_fpga_area
Throughput,1.941850,catapult,FF,280,catapult_fpga_area
Throughput,1.941850,catapult,DSP,1,catapult_fpga_area
Throughput,1.941850,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999586,catapult,CLB,262,catapult_fpga_area
Throughput,1.999586,catapult,LUT,1337,catapult_fpga_area
Throughput,1.999586,catapult,FF,267,catapult_fpga_area
Throughput,1.999586,catapult,DSP,1,catapult_fpga_area
Throughput,1.999586,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020858,catapult,CLB,405,catapult_fpga_area
Throughput,2.020858,catapult,LUT,2176,catapult_fpga_area
Throughput,2.020858,catapult,FF,271,catapult_fpga_area
Throughput,2.020858,catapult,DSP,1,catapult_fpga_area
Throughput,2.020858,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897849,catapult,CLB,618,catapult_fpga_area
Throughput,1.897849,catapult,LUT,3181,catapult_fpga_area
Throughput,1.897849,catapult,FF,278,catapult_fpga_area
Throughput,1.897849,catapult,DSP,1,catapult_fpga_area
Throughput,1.897849,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840731,catapult,CLB,157,catapult_fpga_area
Throughput,1.840731,catapult,LUT,777,catapult_fpga_area
Throughput,1.840731,catapult,FF,265,catapult_fpga_area
Throughput,1.840731,catapult,DSP,1,catapult_fpga_area
Throughput,1.840731,catapult,BRAM,0,catapult_fpga_area
Throughput,1.786844,catapult,CLB,198,catapult_fpga_area
Throughput,1.786844,catapult,LUT,995,catapult_fpga_area
Throughput,1.786844,catapult,FF,267,catapult_fpga_area
Throughput,1.786844,catapult,DSP,1,catapult_fpga_area
Throughput,1.786844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.886755,catapult,CLB,290,catapult_fpga_area
Throughput,1.886755,catapult,LUT,1483,catapult_fpga_area
Throughput,1.886755,catapult,FF,276,catapult_fpga_area
Throughput,1.886755,catapult,DSP,1,catapult_fpga_area
Throughput,1.886755,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912618,catapult,CLB,217,catapult_fpga_area
Throughput,1.912618,catapult,LUT,1172,catapult_fpga_area
Throughput,1.912618,catapult,FF,266,catapult_fpga_area
Throughput,1.912618,catapult,DSP,1,catapult_fpga_area
Throughput,1.912618,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938286,catapult,CLB,294,catapult_fpga_area
Throughput,1.938286,catapult,LUT,1596,catapult_fpga_area
Throughput,1.938286,catapult,FF,269,catapult_fpga_area
Throughput,1.938286,catapult,DSP,1,catapult_fpga_area
Throughput,1.938286,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988004,catapult,CLB,461,catapult_fpga_area
Throughput,1.988004,catapult,LUT,2213,catapult_fpga_area
Throughput,1.988004,catapult,FF,281,catapult_fpga_area
Throughput,1.988004,catapult,DSP,1,catapult_fpga_area
Throughput,1.988004,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901153,catapult,CLB,296,catapult_fpga_area
Throughput,1.901153,catapult,LUT,1584,catapult_fpga_area
Throughput,1.901153,catapult,FF,267,catapult_fpga_area
Throughput,1.901153,catapult,DSP,1,catapult_fpga_area
Throughput,1.901153,catapult,BRAM,0,catapult_fpga_area
Throughput,2.047520,catapult,CLB,418,catapult_fpga_area
Throughput,2.047520,catapult,LUT,2186,catapult_fpga_area
Throughput,2.047520,catapult,FF,271,catapult_fpga_area
Throughput,2.047520,catapult,DSP,1,catapult_fpga_area
Throughput,2.047520,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939999,catapult,CLB,654,catapult_fpga_area
Throughput,1.939999,catapult,LUT,3153,catapult_fpga_area
Throughput,1.939999,catapult,FF,283,catapult_fpga_area
Throughput,1.939999,catapult,DSP,1,catapult_fpga_area
Throughput,1.939999,catapult,BRAM,0,catapult_fpga_area
Throughput,1.878429,catapult,CLB,210,catapult_fpga_area
Throughput,1.878429,catapult,LUT,1044,catapult_fpga_area
Throughput,1.878429,catapult,FF,266,catapult_fpga_area
Throughput,1.878429,catapult,DSP,1,catapult_fpga_area
Throughput,1.878429,catapult,BRAM,0,catapult_fpga_area
Throughput,1.880741,catapult,CLB,289,catapult_fpga_area
Throughput,1.880741,catapult,LUT,1510,catapult_fpga_area
Throughput,1.880741,catapult,FF,270,catapult_fpga_area
Throughput,1.880741,catapult,DSP,1,catapult_fpga_area
Throughput,1.880741,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901325,catapult,CLB,451,catapult_fpga_area
Throughput,1.901325,catapult,LUT,2209,catapult_fpga_area
Throughput,1.901325,catapult,FF,283,catapult_fpga_area
Throughput,1.901325,catapult,DSP,1,catapult_fpga_area
Throughput,1.901325,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967885,catapult,CLB,316,catapult_fpga_area
Throughput,1.967885,catapult,LUT,1799,catapult_fpga_area
Throughput,1.967885,catapult,FF,267,catapult_fpga_area
Throughput,1.967885,catapult,DSP,1,catapult_fpga_area
Throughput,1.967885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.002340,catapult,CLB,434,catapult_fpga_area
Throughput,2.002340,catapult,LUT,2363,catapult_fpga_area
Throughput,2.002340,catapult,FF,271,catapult_fpga_area
Throughput,2.002340,catapult,DSP,1,catapult_fpga_area
Throughput,2.002340,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052752,catapult,CLB,627,catapult_fpga_area
Throughput,2.052752,catapult,LUT,3234,catapult_fpga_area
Throughput,2.052752,catapult,FF,282,catapult_fpga_area
Throughput,2.052752,catapult,DSP,1,catapult_fpga_area
Throughput,2.052752,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888836,catapult,CLB,300,catapult_fpga_area
Throughput,1.888836,catapult,LUT,1606,catapult_fpga_area
Throughput,1.888836,catapult,FF,267,catapult_fpga_area
Throughput,1.888836,catapult,DSP,1,catapult_fpga_area
Throughput,1.888836,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999386,catapult,CLB,462,catapult_fpga_area
Throughput,1.999386,catapult,LUT,2319,catapult_fpga_area
Throughput,1.999386,catapult,FF,271,catapult_fpga_area
Throughput,1.999386,catapult,DSP,1,catapult_fpga_area
Throughput,1.999386,catapult,BRAM,0,catapult_fpga_area
Throughput,2.010025,catapult,CLB,655,catapult_fpga_area
Throughput,2.010025,catapult,LUT,3276,catapult_fpga_area
Throughput,2.010025,catapult,FF,281,catapult_fpga_area
Throughput,2.010025,catapult,DSP,1,catapult_fpga_area
Throughput,2.010025,catapult,BRAM,0,catapult_fpga_area
Throughput,1.582949,catapult,CLB,81,catapult_fpga_area
Throughput,1.582949,catapult,LUT,352,catapult_fpga_area
Throughput,1.582949,catapult,FF,282,catapult_fpga_area
Throughput,1.582949,catapult,DSP,1,catapult_fpga_area
Throughput,1.582949,catapult,BRAM,0,catapult_fpga_area
Throughput,1.624202,catapult,CLB,128,catapult_fpga_area
Throughput,1.624202,catapult,LUT,447,catapult_fpga_area
Throughput,1.624202,catapult,FF,284,catapult_fpga_area
Throughput,1.624202,catapult,DSP,1,catapult_fpga_area
Throughput,1.624202,catapult,BRAM,0,catapult_fpga_area
Throughput,1.652254,catapult,CLB,147,catapult_fpga_area
Throughput,1.652254,catapult,LUT,575,catapult_fpga_area
Throughput,1.652254,catapult,FF,294,catapult_fpga_area
Throughput,1.652254,catapult,DSP,1,catapult_fpga_area
Throughput,1.652254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.623505,catapult,CLB,85,catapult_fpga_area
Throughput,1.623505,catapult,LUT,378,catapult_fpga_area
Throughput,1.623505,catapult,FF,310,catapult_fpga_area
Throughput,1.623505,catapult,DSP,1,catapult_fpga_area
Throughput,1.623505,catapult,BRAM,0,catapult_fpga_area
Throughput,1.713778,catapult,CLB,102,catapult_fpga_area
Throughput,1.713778,catapult,LUT,479,catapult_fpga_area
Throughput,1.713778,catapult,FF,312,catapult_fpga_area
Throughput,1.713778,catapult,DSP,1,catapult_fpga_area
Throughput,1.713778,catapult,BRAM,0,catapult_fpga_area
Throughput,1.678187,catapult,CLB,153,catapult_fpga_area
Throughput,1.678187,catapult,LUT,624,catapult_fpga_area
Throughput,1.678187,catapult,FF,321,catapult_fpga_area
Throughput,1.678187,catapult,DSP,1,catapult_fpga_area
Throughput,1.678187,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971026,catapult,CLB,135,catapult_fpga_area
Throughput,1.971026,catapult,LUT,596,catapult_fpga_area
Throughput,1.971026,catapult,FF,367,catapult_fpga_area
Throughput,1.971026,catapult,DSP,1,catapult_fpga_area
Throughput,1.971026,catapult,BRAM,0,catapult_fpga_area
Throughput,2.231457,catapult,CLB,164,catapult_fpga_area
Throughput,2.231457,catapult,LUT,724,catapult_fpga_area
Throughput,2.231457,catapult,FF,369,catapult_fpga_area
Throughput,2.231457,catapult,DSP,1,catapult_fpga_area
Throughput,2.231457,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954764,catapult,CLB,207,catapult_fpga_area
Throughput,1.954764,catapult,LUT,1010,catapult_fpga_area
Throughput,1.954764,catapult,FF,376,catapult_fpga_area
Throughput,1.954764,catapult,DSP,1,catapult_fpga_area
Throughput,1.954764,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897898,catapult,CLB,157,catapult_fpga_area
Throughput,1.897898,catapult,LUT,815,catapult_fpga_area
Throughput,1.897898,catapult,FF,263,catapult_fpga_area
Throughput,1.897898,catapult,DSP,1,catapult_fpga_area
Throughput,1.897898,catapult,BRAM,0,catapult_fpga_area
Throughput,1.795615,catapult,CLB,208,catapult_fpga_area
Throughput,1.795615,catapult,LUT,1093,catapult_fpga_area
Throughput,1.795615,catapult,FF,265,catapult_fpga_area
Throughput,1.795615,catapult,DSP,1,catapult_fpga_area
Throughput,1.795615,catapult,BRAM,0,catapult_fpga_area
Throughput,1.879044,catapult,CLB,292,catapult_fpga_area
Throughput,1.879044,catapult,LUT,1337,catapult_fpga_area
Throughput,1.879044,catapult,FF,272,catapult_fpga_area
Throughput,1.879044,catapult,DSP,1,catapult_fpga_area
Throughput,1.879044,catapult,BRAM,0,catapult_fpga_area
Throughput,1.664512,catapult,CLB,93,catapult_fpga_area
Throughput,1.664512,catapult,LUT,375,catapult_fpga_area
Throughput,1.664512,catapult,FF,255,catapult_fpga_area
Throughput,1.664512,catapult,DSP,1,catapult_fpga_area
Throughput,1.664512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716844,catapult,CLB,125,catapult_fpga_area
Throughput,1.716844,catapult,LUT,471,catapult_fpga_area
Throughput,1.716844,catapult,FF,257,catapult_fpga_area
Throughput,1.716844,catapult,DSP,1,catapult_fpga_area
Throughput,1.716844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.647067,catapult,CLB,148,catapult_fpga_area
Throughput,1.647067,catapult,LUT,633,catapult_fpga_area
Throughput,1.647067,catapult,FF,266,catapult_fpga_area
Throughput,1.647067,catapult,DSP,1,catapult_fpga_area
Throughput,1.647067,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888196,catapult,CLB,132,catapult_fpga_area
Throughput,1.888196,catapult,LUT,627,catapult_fpga_area
Throughput,1.888196,catapult,FF,368,catapult_fpga_area
Throughput,1.888196,catapult,DSP,1,catapult_fpga_area
Throughput,1.888196,catapult,BRAM,0,catapult_fpga_area
Throughput,1.913651,catapult,CLB,182,catapult_fpga_area
Throughput,1.913651,catapult,LUT,791,catapult_fpga_area
Throughput,1.913651,catapult,FF,370,catapult_fpga_area
Throughput,1.913651,catapult,DSP,1,catapult_fpga_area
Throughput,1.913651,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969041,catapult,CLB,237,catapult_fpga_area
Throughput,1.969041,catapult,LUT,978,catapult_fpga_area
Throughput,1.969041,catapult,FF,377,catapult_fpga_area
Throughput,1.969041,catapult,DSP,1,catapult_fpga_area
Throughput,1.969041,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891835,catapult,CLB,181,catapult_fpga_area
Throughput,1.891835,catapult,LUT,802,catapult_fpga_area
Throughput,1.891835,catapult,FF,263,catapult_fpga_area
Throughput,1.891835,catapult,DSP,1,catapult_fpga_area
Throughput,1.891835,catapult,BRAM,0,catapult_fpga_area
Throughput,1.898670,catapult,CLB,225,catapult_fpga_area
Throughput,1.898670,catapult,LUT,1027,catapult_fpga_area
Throughput,1.898670,catapult,FF,265,catapult_fpga_area
Throughput,1.898670,catapult,DSP,1,catapult_fpga_area
Throughput,1.898670,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952642,catapult,CLB,319,catapult_fpga_area
Throughput,1.952642,catapult,LUT,1347,catapult_fpga_area
Throughput,1.952642,catapult,FF,274,catapult_fpga_area
Throughput,1.952642,catapult,DSP,1,catapult_fpga_area
Throughput,1.952642,catapult,BRAM,0,catapult_fpga_area
Throughput,1.965300,catapult,CLB,234,catapult_fpga_area
Throughput,1.965300,catapult,LUT,1211,catapult_fpga_area
Throughput,1.965300,catapult,FF,264,catapult_fpga_area
Throughput,1.965300,catapult,DSP,1,catapult_fpga_area
Throughput,1.965300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.895540,catapult,CLB,279,catapult_fpga_area
Throughput,1.895540,catapult,LUT,1426,catapult_fpga_area
Throughput,1.895540,catapult,FF,268,catapult_fpga_area
Throughput,1.895540,catapult,DSP,1,catapult_fpga_area
Throughput,1.895540,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904260,catapult,CLB,454,catapult_fpga_area
Throughput,1.904260,catapult,LUT,2022,catapult_fpga_area
Throughput,1.904260,catapult,FF,279,catapult_fpga_area
Throughput,1.904260,catapult,DSP,1,catapult_fpga_area
Throughput,1.904260,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102975,catapult,CLB,119,catapult_fpga_area
Throughput,2.102975,catapult,LUT,602,catapult_fpga_area
Throughput,2.102975,catapult,FF,370,catapult_fpga_area
Throughput,2.102975,catapult,DSP,1,catapult_fpga_area
Throughput,2.102975,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978036,catapult,CLB,176,catapult_fpga_area
Throughput,1.978036,catapult,LUT,747,catapult_fpga_area
Throughput,1.978036,catapult,FF,372,catapult_fpga_area
Throughput,1.978036,catapult,DSP,1,catapult_fpga_area
Throughput,1.978036,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952813,catapult,CLB,227,catapult_fpga_area
Throughput,1.952813,catapult,LUT,948,catapult_fpga_area
Throughput,1.952813,catapult,FF,379,catapult_fpga_area
Throughput,1.952813,catapult,DSP,1,catapult_fpga_area
Throughput,1.952813,catapult,BRAM,0,catapult_fpga_area
Throughput,1.789201,catapult,CLB,163,catapult_fpga_area
Throughput,1.789201,catapult,LUT,795,catapult_fpga_area
Throughput,1.789201,catapult,FF,263,catapult_fpga_area
Throughput,1.789201,catapult,DSP,1,catapult_fpga_area
Throughput,1.789201,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030558,catapult,CLB,188,catapult_fpga_area
Throughput,2.030558,catapult,LUT,961,catapult_fpga_area
Throughput,2.030558,catapult,FF,265,catapult_fpga_area
Throughput,2.030558,catapult,DSP,1,catapult_fpga_area
Throughput,2.030558,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872167,catapult,CLB,276,catapult_fpga_area
Throughput,1.872167,catapult,LUT,1386,catapult_fpga_area
Throughput,1.872167,catapult,FF,272,catapult_fpga_area
Throughput,1.872167,catapult,DSP,1,catapult_fpga_area
Throughput,1.872167,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963718,catapult,CLB,261,catapult_fpga_area
Throughput,1.963718,catapult,LUT,1279,catapult_fpga_area
Throughput,1.963718,catapult,FF,264,catapult_fpga_area
Throughput,1.963718,catapult,DSP,1,catapult_fpga_area
Throughput,1.963718,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969139,catapult,CLB,310,catapult_fpga_area
Throughput,1.969139,catapult,LUT,1584,catapult_fpga_area
Throughput,1.969139,catapult,FF,267,catapult_fpga_area
Throughput,1.969139,catapult,DSP,1,catapult_fpga_area
Throughput,1.969139,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061291,catapult,CLB,469,catapult_fpga_area
Throughput,2.061291,catapult,LUT,2191,catapult_fpga_area
Throughput,2.061291,catapult,FF,280,catapult_fpga_area
Throughput,2.061291,catapult,DSP,1,catapult_fpga_area
Throughput,2.061291,catapult,BRAM,0,catapult_fpga_area
Throughput,2.175994,catapult,CLB,358,catapult_fpga_area
Throughput,2.175994,catapult,LUT,1816,catapult_fpga_area
Throughput,2.175994,catapult,FF,269,catapult_fpga_area
Throughput,2.175994,catapult,DSP,1,catapult_fpga_area
Throughput,2.175994,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133808,catapult,CLB,465,catapult_fpga_area
Throughput,2.133808,catapult,LUT,2527,catapult_fpga_area
Throughput,2.133808,catapult,FF,272,catapult_fpga_area
Throughput,2.133808,catapult,DSP,1,catapult_fpga_area
Throughput,2.133808,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046844,catapult,CLB,688,catapult_fpga_area
Throughput,2.046844,catapult,LUT,3465,catapult_fpga_area
Throughput,2.046844,catapult,FF,283,catapult_fpga_area
Throughput,2.046844,catapult,DSP,1,catapult_fpga_area
Throughput,2.046844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.884214,catapult,CLB,154,catapult_fpga_area
Throughput,1.884214,catapult,LUT,782,catapult_fpga_area
Throughput,1.884214,catapult,FF,263,catapult_fpga_area
Throughput,1.884214,catapult,DSP,1,catapult_fpga_area
Throughput,1.884214,catapult,BRAM,0,catapult_fpga_area
Throughput,1.815380,catapult,CLB,199,catapult_fpga_area
Throughput,1.815380,catapult,LUT,916,catapult_fpga_area
Throughput,1.815380,catapult,FF,265,catapult_fpga_area
Throughput,1.815380,catapult,DSP,1,catapult_fpga_area
Throughput,1.815380,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912266,catapult,CLB,330,catapult_fpga_area
Throughput,1.912266,catapult,LUT,1334,catapult_fpga_area
Throughput,1.912266,catapult,FF,274,catapult_fpga_area
Throughput,1.912266,catapult,DSP,1,catapult_fpga_area
Throughput,1.912266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060727,catapult,CLB,226,catapult_fpga_area
Throughput,2.060727,catapult,LUT,1159,catapult_fpga_area
Throughput,2.060727,catapult,FF,264,catapult_fpga_area
Throughput,2.060727,catapult,DSP,1,catapult_fpga_area
Throughput,2.060727,catapult,BRAM,0,catapult_fpga_area
Throughput,2.105982,catapult,CLB,289,catapult_fpga_area
Throughput,2.105982,catapult,LUT,1491,catapult_fpga_area
Throughput,2.105982,catapult,FF,266,catapult_fpga_area
Throughput,2.105982,catapult,DSP,1,catapult_fpga_area
Throughput,2.105982,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893144,catapult,CLB,507,catapult_fpga_area
Throughput,1.893144,catapult,LUT,2194,catapult_fpga_area
Throughput,1.893144,catapult,FF,285,catapult_fpga_area
Throughput,1.893144,catapult,DSP,1,catapult_fpga_area
Throughput,1.893144,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078260,catapult,CLB,401,catapult_fpga_area
Throughput,2.078260,catapult,LUT,2045,catapult_fpga_area
Throughput,2.078260,catapult,FF,268,catapult_fpga_area
Throughput,2.078260,catapult,DSP,1,catapult_fpga_area
Throughput,2.078260,catapult,BRAM,0,catapult_fpga_area
Throughput,1.929780,catapult,CLB,508,catapult_fpga_area
Throughput,1.929780,catapult,LUT,2721,catapult_fpga_area
Throughput,1.929780,catapult,FF,274,catapult_fpga_area
Throughput,1.929780,catapult,DSP,1,catapult_fpga_area
Throughput,1.929780,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046914,catapult,CLB,695,catapult_fpga_area
Throughput,2.046914,catapult,LUT,3443,catapult_fpga_area
Throughput,2.046914,catapult,FF,284,catapult_fpga_area
Throughput,2.046914,catapult,DSP,1,catapult_fpga_area
Throughput,2.046914,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706830,catapult,CLB,103,catapult_fpga_area
Throughput,1.706830,catapult,LUT,429,catapult_fpga_area
Throughput,1.706830,catapult,FF,330,catapult_fpga_area
Throughput,1.706830,catapult,DSP,1,catapult_fpga_area
Throughput,1.706830,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716442,catapult,CLB,134,catapult_fpga_area
Throughput,1.716442,catapult,LUT,548,catapult_fpga_area
Throughput,1.716442,catapult,FF,332,catapult_fpga_area
Throughput,1.716442,catapult,DSP,1,catapult_fpga_area
Throughput,1.716442,catapult,BRAM,0,catapult_fpga_area
Throughput,1.765436,catapult,CLB,240,catapult_fpga_area
Throughput,1.765436,catapult,LUT,753,catapult_fpga_area
Throughput,1.765436,catapult,FF,305,catapult_fpga_area
Throughput,1.765436,catapult,DSP,1,catapult_fpga_area
Throughput,1.765436,catapult,BRAM,0,catapult_fpga_area
Throughput,1.964186,catapult,CLB,120,catapult_fpga_area
Throughput,1.964186,catapult,LUT,638,catapult_fpga_area
Throughput,1.964186,catapult,FF,407,catapult_fpga_area
Throughput,1.964186,catapult,DSP,1,catapult_fpga_area
Throughput,1.964186,catapult,BRAM,0,catapult_fpga_area
Throughput,2.240297,catapult,CLB,202,catapult_fpga_area
Throughput,2.240297,catapult,LUT,856,catapult_fpga_area
Throughput,2.240297,catapult,FF,409,catapult_fpga_area
Throughput,2.240297,catapult,DSP,1,catapult_fpga_area
Throughput,2.240297,catapult,BRAM,0,catapult_fpga_area
Throughput,2.161074,catapult,CLB,280,catapult_fpga_area
Throughput,2.161074,catapult,LUT,1073,catapult_fpga_area
Throughput,2.161074,catapult,FF,340,catapult_fpga_area
Throughput,2.161074,catapult,DSP,1,catapult_fpga_area
Throughput,2.161074,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840300,catapult,CLB,235,catapult_fpga_area
Throughput,1.840300,catapult,LUT,1045,catapult_fpga_area
Throughput,1.840300,catapult,FF,415,catapult_fpga_area
Throughput,1.840300,catapult,DSP,1,catapult_fpga_area
Throughput,1.840300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991236,catapult,CLB,258,catapult_fpga_area
Throughput,1.991236,catapult,LUT,1225,catapult_fpga_area
Throughput,1.991236,catapult,FF,417,catapult_fpga_area
Throughput,1.991236,catapult,DSP,1,catapult_fpga_area
Throughput,1.991236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835378,catapult,CLB,331,catapult_fpga_area
Throughput,1.835378,catapult,LUT,1347,catapult_fpga_area
Throughput,1.835378,catapult,FF,276,catapult_fpga_area
Throughput,1.835378,catapult,DSP,1,catapult_fpga_area
Throughput,1.835378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.974761,catapult,CLB,259,catapult_fpga_area
Throughput,1.974761,catapult,LUT,1320,catapult_fpga_area
Throughput,1.974761,catapult,FF,571,catapult_fpga_area
Throughput,1.974761,catapult,DSP,1,catapult_fpga_area
Throughput,1.974761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803674,catapult,CLB,329,catapult_fpga_area
Throughput,1.803674,catapult,LUT,1606,catapult_fpga_area
Throughput,1.803674,catapult,FF,576,catapult_fpga_area
Throughput,1.803674,catapult,DSP,1,catapult_fpga_area
Throughput,1.803674,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086553,catapult,CLB,408,catapult_fpga_area
Throughput,2.086553,catapult,LUT,1870,catapult_fpga_area
Throughput,2.086553,catapult,FF,282,catapult_fpga_area
Throughput,2.086553,catapult,DSP,1,catapult_fpga_area
Throughput,2.086553,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078155,catapult,CLB,143,catapult_fpga_area
Throughput,2.078155,catapult,LUT,678,catapult_fpga_area
Throughput,2.078155,catapult,FF,408,catapult_fpga_area
Throughput,2.078155,catapult,DSP,1,catapult_fpga_area
Throughput,2.078155,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948519,catapult,CLB,185,catapult_fpga_area
Throughput,1.948519,catapult,LUT,863,catapult_fpga_area
Throughput,1.948519,catapult,FF,410,catapult_fpga_area
Throughput,1.948519,catapult,DSP,1,catapult_fpga_area
Throughput,1.948519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924139,catapult,CLB,296,catapult_fpga_area
Throughput,1.924139,catapult,LUT,1098,catapult_fpga_area
Throughput,1.924139,catapult,FF,341,catapult_fpga_area
Throughput,1.924139,catapult,DSP,1,catapult_fpga_area
Throughput,1.924139,catapult,BRAM,0,catapult_fpga_area
Throughput,1.797768,catapult,CLB,199,catapult_fpga_area
Throughput,1.797768,catapult,LUT,1035,catapult_fpga_area
Throughput,1.797768,catapult,FF,416,catapult_fpga_area
Throughput,1.797768,catapult,DSP,1,catapult_fpga_area
Throughput,1.797768,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940512,catapult,CLB,265,catapult_fpga_area
Throughput,1.940512,catapult,LUT,1261,catapult_fpga_area
Throughput,1.940512,catapult,FF,419,catapult_fpga_area
Throughput,1.940512,catapult,DSP,1,catapult_fpga_area
Throughput,1.940512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905588,catapult,CLB,344,catapult_fpga_area
Throughput,1.905588,catapult,LUT,1503,catapult_fpga_area
Throughput,1.905588,catapult,FF,274,catapult_fpga_area
Throughput,1.905588,catapult,DSP,1,catapult_fpga_area
Throughput,1.905588,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932173,catapult,CLB,314,catapult_fpga_area
Throughput,1.932173,catapult,LUT,1579,catapult_fpga_area
Throughput,1.932173,catapult,FF,576,catapult_fpga_area
Throughput,1.932173,catapult,DSP,1,catapult_fpga_area
Throughput,1.932173,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952564,catapult,CLB,387,catapult_fpga_area
Throughput,1.952564,catapult,LUT,1929,catapult_fpga_area
Throughput,1.952564,catapult,FF,579,catapult_fpga_area
Throughput,1.952564,catapult,DSP,1,catapult_fpga_area
Throughput,1.952564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997329,catapult,CLB,449,catapult_fpga_area
Throughput,1.997329,catapult,LUT,2246,catapult_fpga_area
Throughput,1.997329,catapult,FF,287,catapult_fpga_area
Throughput,1.997329,catapult,DSP,1,catapult_fpga_area
Throughput,1.997329,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979682,catapult,CLB,520,catapult_fpga_area
Throughput,1.979682,catapult,LUT,2449,catapult_fpga_area
Throughput,1.979682,catapult,FF,887,catapult_fpga_area
Throughput,1.979682,catapult,DSP,1,catapult_fpga_area
Throughput,1.979682,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020930,catapult,CLB,647,catapult_fpga_area
Throughput,2.020930,catapult,LUT,3503,catapult_fpga_area
Throughput,2.020930,catapult,FF,893,catapult_fpga_area
Throughput,2.020930,catapult,DSP,1,catapult_fpga_area
Throughput,2.020930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017883,catapult,CLB,709,catapult_fpga_area
Throughput,2.017883,catapult,LUT,3441,catapult_fpga_area
Throughput,2.017883,catapult,FF,291,catapult_fpga_area
Throughput,2.017883,catapult,DSP,1,catapult_fpga_area
Throughput,2.017883,catapult,BRAM,0,catapult_fpga_area
Throughput,1.792628,catapult,CLB,206,catapult_fpga_area
Throughput,1.792628,catapult,LUT,1022,catapult_fpga_area
Throughput,1.792628,catapult,FF,415,catapult_fpga_area
Throughput,1.792628,catapult,DSP,1,catapult_fpga_area
Throughput,1.792628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.068777,catapult,CLB,265,catapult_fpga_area
Throughput,2.068777,catapult,LUT,1281,catapult_fpga_area
Throughput,2.068777,catapult,FF,421,catapult_fpga_area
Throughput,2.068777,catapult,DSP,1,catapult_fpga_area
Throughput,2.068777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889678,catapult,CLB,336,catapult_fpga_area
Throughput,1.889678,catapult,LUT,1588,catapult_fpga_area
Throughput,1.889678,catapult,FF,277,catapult_fpga_area
Throughput,1.889678,catapult,DSP,1,catapult_fpga_area
Throughput,1.889678,catapult,BRAM,0,catapult_fpga_area
Throughput,2.042236,catapult,CLB,349,catapult_fpga_area
Throughput,2.042236,catapult,LUT,1580,catapult_fpga_area
Throughput,2.042236,catapult,FF,576,catapult_fpga_area
Throughput,2.042236,catapult,DSP,1,catapult_fpga_area
Throughput,2.042236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906994,catapult,CLB,427,catapult_fpga_area
Throughput,1.906994,catapult,LUT,2044,catapult_fpga_area
Throughput,1.906994,catapult,FF,581,catapult_fpga_area
Throughput,1.906994,catapult,DSP,1,catapult_fpga_area
Throughput,1.906994,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866913,catapult,CLB,496,catapult_fpga_area
Throughput,1.866913,catapult,LUT,2198,catapult_fpga_area
Throughput,1.866913,catapult,FF,283,catapult_fpga_area
Throughput,1.866913,catapult,DSP,1,catapult_fpga_area
Throughput,1.866913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912251,catapult,CLB,536,catapult_fpga_area
Throughput,1.912251,catapult,LUT,2625,catapult_fpga_area
Throughput,1.912251,catapult,FF,895,catapult_fpga_area
Throughput,1.912251,catapult,DSP,1,catapult_fpga_area
Throughput,1.912251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085218,catapult,CLB,678,catapult_fpga_area
Throughput,2.085218,catapult,LUT,3607,catapult_fpga_area
Throughput,2.085218,catapult,FF,903,catapult_fpga_area
Throughput,2.085218,catapult,DSP,1,catapult_fpga_area
Throughput,2.085218,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941079,catapult,CLB,738,catapult_fpga_area
Throughput,1.941079,catapult,LUT,3693,catapult_fpga_area
Throughput,1.941079,catapult,FF,301,catapult_fpga_area
Throughput,1.941079,catapult,DSP,1,catapult_fpga_area
Throughput,1.941079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061979,catapult,CLB,345,catapult_fpga_area
Throughput,2.061979,catapult,LUT,1694,catapult_fpga_area
Throughput,2.061979,catapult,FF,575,catapult_fpga_area
Throughput,2.061979,catapult,DSP,1,catapult_fpga_area
Throughput,2.061979,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106519,catapult,CLB,424,catapult_fpga_area
Throughput,2.106519,catapult,LUT,2003,catapult_fpga_area
Throughput,2.106519,catapult,FF,580,catapult_fpga_area
Throughput,2.106519,catapult,DSP,1,catapult_fpga_area
Throughput,2.106519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944064,catapult,CLB,512,catapult_fpga_area
Throughput,1.944064,catapult,LUT,2435,catapult_fpga_area
Throughput,1.944064,catapult,FF,285,catapult_fpga_area
Throughput,1.944064,catapult,DSP,1,catapult_fpga_area
Throughput,1.944064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976607,catapult,CLB,553,catapult_fpga_area
Throughput,1.976607,catapult,LUT,2683,catapult_fpga_area
Throughput,1.976607,catapult,FF,892,catapult_fpga_area
Throughput,1.976607,catapult,DSP,1,catapult_fpga_area
Throughput,1.976607,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981764,catapult,CLB,657,catapult_fpga_area
Throughput,1.981764,catapult,LUT,3594,catapult_fpga_area
Throughput,1.981764,catapult,FF,897,catapult_fpga_area
Throughput,1.981764,catapult,DSP,1,catapult_fpga_area
Throughput,1.981764,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050205,catapult,CLB,765,catapult_fpga_area
Throughput,2.050205,catapult,LUT,3969,catapult_fpga_area
Throughput,2.050205,catapult,FF,306,catapult_fpga_area
Throughput,2.050205,catapult,DSP,1,catapult_fpga_area
Throughput,2.050205,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835756,catapult,CLB,120,catapult_fpga_area
Throughput,1.835756,catapult,LUT,644,catapult_fpga_area
Throughput,1.835756,catapult,FF,257,catapult_fpga_area
Throughput,1.835756,catapult,DSP,1,catapult_fpga_area
Throughput,1.835756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803819,catapult,CLB,146,catapult_fpga_area
Throughput,1.803819,catapult,LUT,749,catapult_fpga_area
Throughput,1.803819,catapult,FF,259,catapult_fpga_area
Throughput,1.803819,catapult,DSP,1,catapult_fpga_area
Throughput,1.803819,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996370,catapult,CLB,249,catapult_fpga_area
Throughput,1.996370,catapult,LUT,1082,catapult_fpga_area
Throughput,1.996370,catapult,FF,270,catapult_fpga_area
Throughput,1.996370,catapult,DSP,1,catapult_fpga_area
Throughput,1.996370,catapult,BRAM,0,catapult_fpga_area
Throughput,1.931060,catapult,CLB,146,catapult_fpga_area
Throughput,1.931060,catapult,LUT,820,catapult_fpga_area
Throughput,1.931060,catapult,FF,374,catapult_fpga_area
Throughput,1.931060,catapult,DSP,1,catapult_fpga_area
Throughput,1.931060,catapult,BRAM,0,catapult_fpga_area
Throughput,2.197003,catapult,CLB,222,catapult_fpga_area
Throughput,2.197003,catapult,LUT,1068,catapult_fpga_area
Throughput,2.197003,catapult,FF,381,catapult_fpga_area
Throughput,2.197003,catapult,DSP,1,catapult_fpga_area
Throughput,2.197003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944345,catapult,CLB,269,catapult_fpga_area
Throughput,1.944345,catapult,LUT,1302,catapult_fpga_area
Throughput,1.944345,catapult,FF,385,catapult_fpga_area
Throughput,1.944345,catapult,DSP,1,catapult_fpga_area
Throughput,1.944345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854480,catapult,CLB,213,catapult_fpga_area
Throughput,1.854480,catapult,LUT,1058,catapult_fpga_area
Throughput,1.854480,catapult,FF,269,catapult_fpga_area
Throughput,1.854480,catapult,DSP,1,catapult_fpga_area
Throughput,1.854480,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836767,catapult,CLB,268,catapult_fpga_area
Throughput,1.836767,catapult,LUT,1308,catapult_fpga_area
Throughput,1.836767,catapult,FF,270,catapult_fpga_area
Throughput,1.836767,catapult,DSP,1,catapult_fpga_area
Throughput,1.836767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.966583,catapult,CLB,398,catapult_fpga_area
Throughput,1.966583,catapult,LUT,1803,catapult_fpga_area
Throughput,1.966583,catapult,FF,277,catapult_fpga_area
Throughput,1.966583,catapult,DSP,1,catapult_fpga_area
Throughput,1.966583,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080943,catapult,CLB,314,catapult_fpga_area
Throughput,2.080943,catapult,LUT,1693,catapult_fpga_area
Throughput,2.080943,catapult,FF,275,catapult_fpga_area
Throughput,2.080943,catapult,DSP,1,catapult_fpga_area
Throughput,2.080943,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136876,catapult,CLB,408,catapult_fpga_area
Throughput,2.136876,catapult,LUT,1940,catapult_fpga_area
Throughput,2.136876,catapult,FF,282,catapult_fpga_area
Throughput,2.136876,catapult,DSP,1,catapult_fpga_area
Throughput,2.136876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928526,catapult,CLB,547,catapult_fpga_area
Throughput,1.928526,catapult,LUT,2814,catapult_fpga_area
Throughput,1.928526,catapult,FF,291,catapult_fpga_area
Throughput,1.928526,catapult,DSP,1,catapult_fpga_area
Throughput,1.928526,catapult,BRAM,0,catapult_fpga_area
Throughput,2.131806,catapult,CLB,149,catapult_fpga_area
Throughput,2.131806,catapult,LUT,751,catapult_fpga_area
Throughput,2.131806,catapult,FF,375,catapult_fpga_area
Throughput,2.131806,catapult,DSP,1,catapult_fpga_area
Throughput,2.131806,catapult,BRAM,0,catapult_fpga_area
Throughput,1.994970,catapult,CLB,179,catapult_fpga_area
Throughput,1.994970,catapult,LUT,899,catapult_fpga_area
Throughput,1.994970,catapult,FF,382,catapult_fpga_area
Throughput,1.994970,catapult,DSP,1,catapult_fpga_area
Throughput,1.994970,catapult,BRAM,0,catapult_fpga_area
Throughput,1.933895,catapult,CLB,298,catapult_fpga_area
Throughput,1.933895,catapult,LUT,1201,catapult_fpga_area
Throughput,1.933895,catapult,FF,384,catapult_fpga_area
Throughput,1.933895,catapult,DSP,1,catapult_fpga_area
Throughput,1.933895,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820812,catapult,CLB,205,catapult_fpga_area
Throughput,1.820812,catapult,LUT,1085,catapult_fpga_area
Throughput,1.820812,catapult,FF,266,catapult_fpga_area
Throughput,1.820812,catapult,DSP,1,catapult_fpga_area
Throughput,1.820812,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930126,catapult,CLB,268,catapult_fpga_area
Throughput,1.930126,catapult,LUT,1278,catapult_fpga_area
Throughput,1.930126,catapult,FF,267,catapult_fpga_area
Throughput,1.930126,catapult,DSP,1,catapult_fpga_area
Throughput,1.930126,catapult,BRAM,0,catapult_fpga_area
Throughput,1.846451,catapult,CLB,392,catapult_fpga_area
Throughput,1.846451,catapult,LUT,1766,catapult_fpga_area
Throughput,1.846451,catapult,FF,281,catapult_fpga_area
Throughput,1.846451,catapult,DSP,1,catapult_fpga_area
Throughput,1.846451,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053048,catapult,CLB,321,catapult_fpga_area
Throughput,2.053048,catapult,LUT,1663,catapult_fpga_area
Throughput,2.053048,catapult,FF,276,catapult_fpga_area
Throughput,2.053048,catapult,DSP,1,catapult_fpga_area
Throughput,2.053048,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020885,catapult,CLB,376,catapult_fpga_area
Throughput,2.020885,catapult,LUT,2031,catapult_fpga_area
Throughput,2.020885,catapult,FF,279,catapult_fpga_area
Throughput,2.020885,catapult,DSP,1,catapult_fpga_area
Throughput,2.020885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053747,catapult,CLB,641,catapult_fpga_area
Throughput,2.053747,catapult,LUT,3000,catapult_fpga_area
Throughput,2.053747,catapult,FF,288,catapult_fpga_area
Throughput,2.053747,catapult,DSP,1,catapult_fpga_area
Throughput,2.053747,catapult,BRAM,0,catapult_fpga_area
Throughput,2.096790,catapult,CLB,498,catapult_fpga_area
Throughput,2.096790,catapult,LUT,2662,catapult_fpga_area
Throughput,2.096790,catapult,FF,285,catapult_fpga_area
Throughput,2.096790,catapult,DSP,1,catapult_fpga_area
Throughput,2.096790,catapult,BRAM,0,catapult_fpga_area
Throughput,2.112871,catapult,CLB,629,catapult_fpga_area
Throughput,2.112871,catapult,LUT,3202,catapult_fpga_area
Throughput,2.112871,catapult,FF,284,catapult_fpga_area
Throughput,2.112871,catapult,DSP,1,catapult_fpga_area
Throughput,2.112871,catapult,BRAM,0,catapult_fpga_area
Throughput,1.881910,catapult,CLB,195,catapult_fpga_area
Throughput,1.881910,catapult,LUT,1006,catapult_fpga_area
Throughput,1.881910,catapult,FF,267,catapult_fpga_area
Throughput,1.881910,catapult,DSP,1,catapult_fpga_area
Throughput,1.881910,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975854,catapult,CLB,234,catapult_fpga_area
Throughput,1.975854,catapult,LUT,1156,catapult_fpga_area
Throughput,1.975854,catapult,FF,268,catapult_fpga_area
Throughput,1.975854,catapult,DSP,1,catapult_fpga_area
Throughput,1.975854,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906154,catapult,CLB,418,catapult_fpga_area
Throughput,1.906154,catapult,LUT,1865,catapult_fpga_area
Throughput,1.906154,catapult,FF,278,catapult_fpga_area
Throughput,1.906154,catapult,DSP,1,catapult_fpga_area
Throughput,1.906154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980471,catapult,CLB,309,catapult_fpga_area
Throughput,1.980471,catapult,LUT,1693,catapult_fpga_area
Throughput,1.980471,catapult,FF,271,catapult_fpga_area
Throughput,1.980471,catapult,DSP,1,catapult_fpga_area
Throughput,1.980471,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944810,catapult,CLB,466,catapult_fpga_area
Throughput,1.944810,catapult,LUT,2206,catapult_fpga_area
Throughput,1.944810,catapult,FF,282,catapult_fpga_area
Throughput,1.944810,catapult,DSP,1,catapult_fpga_area
Throughput,1.944810,catapult,BRAM,0,catapult_fpga_area
Throughput,2.241286,catapult,CLB,587,catapult_fpga_area
Throughput,2.241286,catapult,LUT,2879,catapult_fpga_area
Throughput,2.241286,catapult,FF,287,catapult_fpga_area
Throughput,2.241286,catapult,DSP,1,catapult_fpga_area
Throughput,2.241286,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035568,catapult,CLB,505,catapult_fpga_area
Throughput,2.035568,catapult,LUT,2684,catapult_fpga_area
Throughput,2.035568,catapult,FF,286,catapult_fpga_area
Throughput,2.035568,catapult,DSP,1,catapult_fpga_area
Throughput,2.035568,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085676,catapult,CLB,624,catapult_fpga_area
Throughput,2.085676,catapult,LUT,3040,catapult_fpga_area
Throughput,2.085676,catapult,FF,292,catapult_fpga_area
Throughput,2.085676,catapult,DSP,1,catapult_fpga_area
Throughput,2.085676,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006202,catapult,CLB,834,catapult_fpga_area
Throughput,2.006202,catapult,LUT,4431,catapult_fpga_area
Throughput,2.006202,catapult,FF,302,catapult_fpga_area
Throughput,2.006202,catapult,DSP,1,catapult_fpga_area
Throughput,2.006202,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027371,catapult,CLB,260,catapult_fpga_area
Throughput,2.027371,catapult,LUT,1379,catapult_fpga_area
Throughput,2.027371,catapult,FF,274,catapult_fpga_area
Throughput,2.027371,catapult,DSP,1,catapult_fpga_area
Throughput,2.027371,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030868,catapult,CLB,360,catapult_fpga_area
Throughput,2.030868,catapult,LUT,1708,catapult_fpga_area
Throughput,2.030868,catapult,FF,276,catapult_fpga_area
Throughput,2.030868,catapult,DSP,1,catapult_fpga_area
Throughput,2.030868,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973756,catapult,CLB,520,catapult_fpga_area
Throughput,1.973756,catapult,LUT,2571,catapult_fpga_area
Throughput,1.973756,catapult,FF,286,catapult_fpga_area
Throughput,1.973756,catapult,DSP,1,catapult_fpga_area
Throughput,1.973756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968118,catapult,CLB,500,catapult_fpga_area
Throughput,1.968118,catapult,LUT,2748,catapult_fpga_area
Throughput,1.968118,catapult,FF,293,catapult_fpga_area
Throughput,1.968118,catapult,DSP,1,catapult_fpga_area
Throughput,1.968118,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057154,catapult,CLB,654,catapult_fpga_area
Throughput,2.057154,catapult,LUT,3488,catapult_fpga_area
Throughput,2.057154,catapult,FF,298,catapult_fpga_area
Throughput,2.057154,catapult,DSP,1,catapult_fpga_area
Throughput,2.057154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902622,catapult,CLB,796,catapult_fpga_area
Throughput,1.902622,catapult,LUT,4429,catapult_fpga_area
Throughput,1.902622,catapult,FF,307,catapult_fpga_area
Throughput,1.902622,catapult,DSP,1,catapult_fpga_area
Throughput,1.902622,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926073,catapult,CLB,126,catapult_fpga_area
Throughput,1.926073,catapult,LUT,648,catapult_fpga_area
Throughput,1.926073,catapult,FF,351,catapult_fpga_area
Throughput,1.926073,catapult,DSP,3,catapult_fpga_area
Throughput,1.926073,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991525,catapult,CLB,180,catapult_fpga_area
Throughput,1.991525,catapult,LUT,935,catapult_fpga_area
Throughput,1.991525,catapult,FF,354,catapult_fpga_area
Throughput,1.991525,catapult,DSP,3,catapult_fpga_area
Throughput,1.991525,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073859,catapult,CLB,271,catapult_fpga_area
Throughput,2.073859,catapult,LUT,1224,catapult_fpga_area
Throughput,2.073859,catapult,FF,360,catapult_fpga_area
Throughput,2.073859,catapult,DSP,3,catapult_fpga_area
Throughput,2.073859,catapult,BRAM,0,catapult_fpga_area
Throughput,1.876777,catapult,CLB,162,catapult_fpga_area
Throughput,1.876777,catapult,LUT,836,catapult_fpga_area
Throughput,1.876777,catapult,FF,263,catapult_fpga_area
Throughput,1.876777,catapult,DSP,3,catapult_fpga_area
Throughput,1.876777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988467,catapult,CLB,229,catapult_fpga_area
Throughput,1.988467,catapult,LUT,1089,catapult_fpga_area
Throughput,1.988467,catapult,FF,266,catapult_fpga_area
Throughput,1.988467,catapult,DSP,3,catapult_fpga_area
Throughput,1.988467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954012,catapult,CLB,318,catapult_fpga_area
Throughput,1.954012,catapult,LUT,1582,catapult_fpga_area
Throughput,1.954012,catapult,FF,272,catapult_fpga_area
Throughput,1.954012,catapult,DSP,3,catapult_fpga_area
Throughput,1.954012,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910403,catapult,CLB,232,catapult_fpga_area
Throughput,1.910403,catapult,LUT,1170,catapult_fpga_area
Throughput,1.910403,catapult,FF,264,catapult_fpga_area
Throughput,1.910403,catapult,DSP,3,catapult_fpga_area
Throughput,1.910403,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957573,catapult,CLB,314,catapult_fpga_area
Throughput,1.957573,catapult,LUT,1507,catapult_fpga_area
Throughput,1.957573,catapult,FF,267,catapult_fpga_area
Throughput,1.957573,catapult,DSP,3,catapult_fpga_area
Throughput,1.957573,catapult,BRAM,0,catapult_fpga_area
Throughput,2.094460,catapult,CLB,468,catapult_fpga_area
Throughput,2.094460,catapult,LUT,2314,catapult_fpga_area
Throughput,2.094460,catapult,FF,281,catapult_fpga_area
Throughput,2.094460,catapult,DSP,3,catapult_fpga_area
Throughput,2.094460,catapult,BRAM,0,catapult_fpga_area
Throughput,2.026176,catapult,CLB,310,catapult_fpga_area
Throughput,2.026176,catapult,LUT,1657,catapult_fpga_area
Throughput,2.026176,catapult,FF,265,catapult_fpga_area
Throughput,2.026176,catapult,DSP,3,catapult_fpga_area
Throughput,2.026176,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084906,catapult,CLB,412,catapult_fpga_area
Throughput,2.084906,catapult,LUT,2133,catapult_fpga_area
Throughput,2.084906,catapult,FF,268,catapult_fpga_area
Throughput,2.084906,catapult,DSP,3,catapult_fpga_area
Throughput,2.084906,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975539,catapult,CLB,677,catapult_fpga_area
Throughput,1.975539,catapult,LUT,3432,catapult_fpga_area
Throughput,1.975539,catapult,FF,284,catapult_fpga_area
Throughput,1.975539,catapult,DSP,3,catapult_fpga_area
Throughput,1.975539,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,160,catapult_fpga_area
Throughput,1.932085,catapult,LUT,817,catapult_fpga_area
Throughput,1.932085,catapult,FF,263,catapult_fpga_area
Throughput,1.932085,catapult,DSP,3,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995918,catapult,CLB,215,catapult_fpga_area
Throughput,1.995918,catapult,LUT,1041,catapult_fpga_area
Throughput,1.995918,catapult,FF,266,catapult_fpga_area
Throughput,1.995918,catapult,DSP,3,catapult_fpga_area
Throughput,1.995918,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939717,catapult,CLB,309,catapult_fpga_area
Throughput,1.939717,catapult,LUT,1624,catapult_fpga_area
Throughput,1.939717,catapult,FF,272,catapult_fpga_area
Throughput,1.939717,catapult,DSP,3,catapult_fpga_area
Throughput,1.939717,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896431,catapult,CLB,202,catapult_fpga_area
Throughput,1.896431,catapult,LUT,1098,catapult_fpga_area
Throughput,1.896431,catapult,FF,264,catapult_fpga_area
Throughput,1.896431,catapult,DSP,3,catapult_fpga_area
Throughput,1.896431,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038415,catapult,CLB,272,catapult_fpga_area
Throughput,2.038415,catapult,LUT,1372,catapult_fpga_area
Throughput,2.038415,catapult,FF,267,catapult_fpga_area
Throughput,2.038415,catapult,DSP,3,catapult_fpga_area
Throughput,2.038415,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932737,catapult,CLB,473,catapult_fpga_area
Throughput,1.932737,catapult,LUT,2258,catapult_fpga_area
Throughput,1.932737,catapult,FF,273,catapult_fpga_area
Throughput,1.932737,catapult,DSP,3,catapult_fpga_area
Throughput,1.932737,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977227,catapult,CLB,328,catapult_fpga_area
Throughput,1.977227,catapult,LUT,1762,catapult_fpga_area
Throughput,1.977227,catapult,FF,265,catapult_fpga_area
Throughput,1.977227,catapult,DSP,3,catapult_fpga_area
Throughput,1.977227,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107870,catapult,CLB,435,catapult_fpga_area
Throughput,2.107870,catapult,LUT,2240,catapult_fpga_area
Throughput,2.107870,catapult,FF,268,catapult_fpga_area
Throughput,2.107870,catapult,DSP,3,catapult_fpga_area
Throughput,2.107870,catapult,BRAM,0,catapult_fpga_area
Throughput,1.958035,catapult,CLB,668,catapult_fpga_area
Throughput,1.958035,catapult,LUT,3314,catapult_fpga_area
Throughput,1.958035,catapult,FF,278,catapult_fpga_area
Throughput,1.958035,catapult,DSP,3,catapult_fpga_area
Throughput,1.958035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888836,catapult,CLB,236,catapult_fpga_area
Throughput,1.888836,catapult,LUT,1230,catapult_fpga_area
Throughput,1.888836,catapult,FF,264,catapult_fpga_area
Throughput,1.888836,catapult,DSP,3,catapult_fpga_area
Throughput,1.888836,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902713,catapult,CLB,345,catapult_fpga_area
Throughput,1.902713,catapult,LUT,1673,catapult_fpga_area
Throughput,1.902713,catapult,FF,267,catapult_fpga_area
Throughput,1.902713,catapult,DSP,3,catapult_fpga_area
Throughput,1.902713,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940642,catapult,CLB,489,catapult_fpga_area
Throughput,1.940642,catapult,LUT,2440,catapult_fpga_area
Throughput,1.940642,catapult,FF,273,catapult_fpga_area
Throughput,1.940642,catapult,DSP,3,catapult_fpga_area
Throughput,1.940642,catapult,BRAM,0,catapult_fpga_area
Throughput,2.101775,catapult,CLB,343,catapult_fpga_area
Throughput,2.101775,catapult,LUT,1867,catapult_fpga_area
Throughput,2.101775,catapult,FF,265,catapult_fpga_area
Throughput,2.101775,catapult,DSP,3,catapult_fpga_area
Throughput,2.101775,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969966,catapult,CLB,446,catapult_fpga_area
Throughput,1.969966,catapult,LUT,2230,catapult_fpga_area
Throughput,1.969966,catapult,FF,268,catapult_fpga_area
Throughput,1.969966,catapult,DSP,3,catapult_fpga_area
Throughput,1.969966,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034946,catapult,CLB,732,catapult_fpga_area
Throughput,2.034946,catapult,LUT,3532,catapult_fpga_area
Throughput,2.034946,catapult,FF,280,catapult_fpga_area
Throughput,2.034946,catapult,DSP,3,catapult_fpga_area
Throughput,2.034946,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040322,catapult,CLB,352,catapult_fpga_area
Throughput,2.040322,catapult,LUT,1952,catapult_fpga_area
Throughput,2.040322,catapult,FF,266,catapult_fpga_area
Throughput,2.040322,catapult,DSP,3,catapult_fpga_area
Throughput,2.040322,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012569,catapult,CLB,513,catapult_fpga_area
Throughput,2.012569,catapult,LUT,2810,catapult_fpga_area
Throughput,2.012569,catapult,FF,271,catapult_fpga_area
Throughput,2.012569,catapult,DSP,3,catapult_fpga_area
Throughput,2.012569,catapult,BRAM,0,catapult_fpga_area
Throughput,2.041016,catapult,CLB,718,catapult_fpga_area
Throughput,2.041016,catapult,LUT,3665,catapult_fpga_area
Throughput,2.041016,catapult,FF,282,catapult_fpga_area
Throughput,2.041016,catapult,DSP,3,catapult_fpga_area
Throughput,2.041016,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706930,catapult,CLB,88,catapult_fpga_area
Throughput,1.706930,catapult,LUT,400,catapult_fpga_area
Throughput,1.706930,catapult,FF,300,catapult_fpga_area
Throughput,1.706930,catapult,DSP,1,catapult_fpga_area
Throughput,1.706930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.565647,catapult,CLB,115,catapult_fpga_area
Throughput,1.565647,catapult,LUT,485,catapult_fpga_area
Throughput,1.565647,catapult,FF,302,catapult_fpga_area
Throughput,1.565647,catapult,DSP,1,catapult_fpga_area
Throughput,1.565647,catapult,BRAM,0,catapult_fpga_area
Throughput,1.658658,catapult,CLB,171,catapult_fpga_area
Throughput,1.658658,catapult,LUT,606,catapult_fpga_area
Throughput,1.658658,catapult,FF,313,catapult_fpga_area
Throughput,1.658658,catapult,DSP,1,catapult_fpga_area
Throughput,1.658658,catapult,BRAM,0,catapult_fpga_area
Throughput,1.730472,catapult,CLB,100,catapult_fpga_area
Throughput,1.730472,catapult,LUT,453,catapult_fpga_area
Throughput,1.730472,catapult,FF,257,catapult_fpga_area
Throughput,1.730472,catapult,DSP,1,catapult_fpga_area
Throughput,1.730472,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829591,catapult,CLB,146,catapult_fpga_area
Throughput,1.829591,catapult,LUT,626,catapult_fpga_area
Throughput,1.829591,catapult,FF,260,catapult_fpga_area
Throughput,1.829591,catapult,DSP,1,catapult_fpga_area
Throughput,1.829591,catapult,BRAM,0,catapult_fpga_area
Throughput,1.732120,catapult,CLB,208,catapult_fpga_area
Throughput,1.732120,catapult,LUT,858,catapult_fpga_area
Throughput,1.732120,catapult,FF,268,catapult_fpga_area
Throughput,1.732120,catapult,DSP,1,catapult_fpga_area
Throughput,1.732120,catapult,BRAM,0,catapult_fpga_area
Throughput,1.852535,catapult,CLB,149,catapult_fpga_area
Throughput,1.852535,catapult,LUT,642,catapult_fpga_area
Throughput,1.852535,catapult,FF,265,catapult_fpga_area
Throughput,1.852535,catapult,DSP,1,catapult_fpga_area
Throughput,1.852535,catapult,BRAM,0,catapult_fpga_area
Throughput,1.923397,catapult,CLB,193,catapult_fpga_area
Throughput,1.923397,catapult,LUT,891,catapult_fpga_area
Throughput,1.923397,catapult,FF,267,catapult_fpga_area
Throughput,1.923397,catapult,DSP,1,catapult_fpga_area
Throughput,1.923397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877255,catapult,CLB,254,catapult_fpga_area
Throughput,1.877255,catapult,LUT,1146,catapult_fpga_area
Throughput,1.877255,catapult,FF,274,catapult_fpga_area
Throughput,1.877255,catapult,DSP,1,catapult_fpga_area
Throughput,1.877255,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871069,catapult,CLB,189,catapult_fpga_area
Throughput,1.871069,catapult,LUT,954,catapult_fpga_area
Throughput,1.871069,catapult,FF,266,catapult_fpga_area
Throughput,1.871069,catapult,DSP,1,catapult_fpga_area
Throughput,1.871069,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934866,catapult,CLB,276,catapult_fpga_area
Throughput,1.934866,catapult,LUT,1292,catapult_fpga_area
Throughput,1.934866,catapult,FF,268,catapult_fpga_area
Throughput,1.934866,catapult,DSP,1,catapult_fpga_area
Throughput,1.934866,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928039,catapult,CLB,464,catapult_fpga_area
Throughput,1.928039,catapult,LUT,1906,catapult_fpga_area
Throughput,1.928039,catapult,FF,282,catapult_fpga_area
Throughput,1.928039,catapult,DSP,1,catapult_fpga_area
Throughput,1.928039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174104,catapult,CLB,104,catapult_fpga_area
Throughput,2.174104,catapult,LUT,528,catapult_fpga_area
Throughput,2.174104,catapult,FF,346,catapult_fpga_area
Throughput,2.174104,catapult,DSP,1,catapult_fpga_area
Throughput,2.174104,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148437,catapult,CLB,170,catapult_fpga_area
Throughput,2.148437,catapult,LUT,748,catapult_fpga_area
Throughput,2.148437,catapult,FF,348,catapult_fpga_area
Throughput,2.148437,catapult,DSP,1,catapult_fpga_area
Throughput,2.148437,catapult,BRAM,0,catapult_fpga_area
Throughput,1.989023,catapult,CLB,235,catapult_fpga_area
Throughput,1.989023,catapult,LUT,984,catapult_fpga_area
Throughput,1.989023,catapult,FF,359,catapult_fpga_area
Throughput,1.989023,catapult,DSP,1,catapult_fpga_area
Throughput,1.989023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858078,catapult,CLB,148,catapult_fpga_area
Throughput,1.858078,catapult,LUT,720,catapult_fpga_area
Throughput,1.858078,catapult,FF,265,catapult_fpga_area
Throughput,1.858078,catapult,DSP,1,catapult_fpga_area
Throughput,1.858078,catapult,BRAM,0,catapult_fpga_area
Throughput,2.064793,catapult,CLB,205,catapult_fpga_area
Throughput,2.064793,catapult,LUT,901,catapult_fpga_area
Throughput,2.064793,catapult,FF,267,catapult_fpga_area
Throughput,2.064793,catapult,DSP,1,catapult_fpga_area
Throughput,2.064793,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925178,catapult,CLB,260,catapult_fpga_area
Throughput,1.925178,catapult,LUT,1181,catapult_fpga_area
Throughput,1.925178,catapult,FF,274,catapult_fpga_area
Throughput,1.925178,catapult,DSP,1,catapult_fpga_area
Throughput,1.925178,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864541,catapult,CLB,205,catapult_fpga_area
Throughput,1.864541,catapult,LUT,1032,catapult_fpga_area
Throughput,1.864541,catapult,FF,266,catapult_fpga_area
Throughput,1.864541,catapult,DSP,1,catapult_fpga_area
Throughput,1.864541,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957062,catapult,CLB,294,catapult_fpga_area
Throughput,1.957062,catapult,LUT,1481,catapult_fpga_area
Throughput,1.957062,catapult,FF,269,catapult_fpga_area
Throughput,1.957062,catapult,DSP,1,catapult_fpga_area
Throughput,1.957062,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001321,catapult,CLB,450,catapult_fpga_area
Throughput,2.001321,catapult,LUT,1998,catapult_fpga_area
Throughput,2.001321,catapult,FF,283,catapult_fpga_area
Throughput,2.001321,catapult,DSP,1,catapult_fpga_area
Throughput,2.001321,catapult,BRAM,0,catapult_fpga_area
Throughput,2.222776,catapult,CLB,295,catapult_fpga_area
Throughput,2.222776,catapult,LUT,1587,catapult_fpga_area
Throughput,2.222776,catapult,FF,271,catapult_fpga_area
Throughput,2.222776,catapult,DSP,1,catapult_fpga_area
Throughput,2.222776,catapult,BRAM,0,catapult_fpga_area
Throughput,2.097771,catapult,CLB,477,catapult_fpga_area
Throughput,2.097771,catapult,LUT,2415,catapult_fpga_area
Throughput,2.097771,catapult,FF,276,catapult_fpga_area
Throughput,2.097771,catapult,DSP,1,catapult_fpga_area
Throughput,2.097771,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049040,catapult,CLB,642,catapult_fpga_area
Throughput,2.049040,catapult,LUT,2985,catapult_fpga_area
Throughput,2.049040,catapult,FF,289,catapult_fpga_area
Throughput,2.049040,catapult,DSP,1,catapult_fpga_area
Throughput,2.049040,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902605,catapult,CLB,145,catapult_fpga_area
Throughput,1.902605,catapult,LUT,725,catapult_fpga_area
Throughput,1.902605,catapult,FF,265,catapult_fpga_area
Throughput,1.902605,catapult,DSP,1,catapult_fpga_area
Throughput,1.902605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849624,catapult,CLB,201,catapult_fpga_area
Throughput,1.849624,catapult,LUT,939,catapult_fpga_area
Throughput,1.849624,catapult,FF,267,catapult_fpga_area
Throughput,1.849624,catapult,DSP,1,catapult_fpga_area
Throughput,1.849624,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858101,catapult,CLB,279,catapult_fpga_area
Throughput,1.858101,catapult,LUT,1230,catapult_fpga_area
Throughput,1.858101,catapult,FF,276,catapult_fpga_area
Throughput,1.858101,catapult,DSP,1,catapult_fpga_area
Throughput,1.858101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934595,catapult,CLB,222,catapult_fpga_area
Throughput,1.934595,catapult,LUT,1117,catapult_fpga_area
Throughput,1.934595,catapult,FF,266,catapult_fpga_area
Throughput,1.934595,catapult,DSP,1,catapult_fpga_area
Throughput,1.934595,catapult,BRAM,0,catapult_fpga_area
Throughput,1.947780,catapult,CLB,292,catapult_fpga_area
Throughput,1.947780,catapult,LUT,1472,catapult_fpga_area
Throughput,1.947780,catapult,FF,269,catapult_fpga_area
Throughput,1.947780,catapult,DSP,1,catapult_fpga_area
Throughput,1.947780,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932241,catapult,CLB,442,catapult_fpga_area
Throughput,1.932241,catapult,LUT,2135,catapult_fpga_area
Throughput,1.932241,catapult,FF,285,catapult_fpga_area
Throughput,1.932241,catapult,DSP,1,catapult_fpga_area
Throughput,1.932241,catapult,BRAM,0,catapult_fpga_area
Throughput,2.016858,catapult,CLB,307,catapult_fpga_area
Throughput,2.016858,catapult,LUT,1600,catapult_fpga_area
Throughput,2.016858,catapult,FF,270,catapult_fpga_area
Throughput,2.016858,catapult,DSP,1,catapult_fpga_area
Throughput,2.016858,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007441,catapult,CLB,514,catapult_fpga_area
Throughput,2.007441,catapult,LUT,2625,catapult_fpga_area
Throughput,2.007441,catapult,FF,279,catapult_fpga_area
Throughput,2.007441,catapult,DSP,1,catapult_fpga_area
Throughput,2.007441,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049582,catapult,CLB,536,catapult_fpga_area
Throughput,2.049582,catapult,LUT,2650,catapult_fpga_area
Throughput,2.049582,catapult,FF,282,catapult_fpga_area
Throughput,2.049582,catapult,DSP,1,catapult_fpga_area
Throughput,2.049582,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027875,catapult,CLB,225,catapult_fpga_area
Throughput,2.027875,catapult,LUT,1101,catapult_fpga_area
Throughput,2.027875,catapult,FF,266,catapult_fpga_area
Throughput,2.027875,catapult,DSP,1,catapult_fpga_area
Throughput,2.027875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823251,catapult,CLB,259,catapult_fpga_area
Throughput,1.823251,catapult,LUT,1362,catapult_fpga_area
Throughput,1.823251,catapult,FF,270,catapult_fpga_area
Throughput,1.823251,catapult,DSP,1,catapult_fpga_area
Throughput,1.823251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.062019,catapult,CLB,428,catapult_fpga_area
Throughput,2.062019,catapult,LUT,1853,catapult_fpga_area
Throughput,2.062019,catapult,FF,279,catapult_fpga_area
Throughput,2.062019,catapult,DSP,1,catapult_fpga_area
Throughput,2.062019,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001224,catapult,CLB,338,catapult_fpga_area
Throughput,2.001224,catapult,LUT,1720,catapult_fpga_area
Throughput,2.001224,catapult,FF,272,catapult_fpga_area
Throughput,2.001224,catapult,DSP,1,catapult_fpga_area
Throughput,2.001224,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084334,catapult,CLB,469,catapult_fpga_area
Throughput,2.084334,catapult,LUT,2400,catapult_fpga_area
Throughput,2.084334,catapult,FF,275,catapult_fpga_area
Throughput,2.084334,catapult,DSP,1,catapult_fpga_area
Throughput,2.084334,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977916,catapult,CLB,598,catapult_fpga_area
Throughput,1.977916,catapult,LUT,3147,catapult_fpga_area
Throughput,1.977916,catapult,FF,285,catapult_fpga_area
Throughput,1.977916,catapult,DSP,1,catapult_fpga_area
Throughput,1.977916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.592291,catapult,CLB,109,catapult_fpga_area
Throughput,1.592291,catapult,LUT,463,catapult_fpga_area
Throughput,1.592291,catapult,FF,388,catapult_fpga_area
Throughput,1.592291,catapult,DSP,1,catapult_fpga_area
Throughput,1.592291,catapult,BRAM,0,catapult_fpga_area
Throughput,1.614770,catapult,CLB,146,catapult_fpga_area
Throughput,1.614770,catapult,LUT,621,catapult_fpga_area
Throughput,1.614770,catapult,FF,393,catapult_fpga_area
Throughput,1.614770,catapult,DSP,1,catapult_fpga_area
Throughput,1.614770,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636079,catapult,CLB,235,catapult_fpga_area
Throughput,1.636079,catapult,LUT,763,catapult_fpga_area
Throughput,1.636079,catapult,FF,325,catapult_fpga_area
Throughput,1.636079,catapult,DSP,1,catapult_fpga_area
Throughput,1.636079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083970,catapult,CLB,146,catapult_fpga_area
Throughput,2.083970,catapult,LUT,724,catapult_fpga_area
Throughput,2.083970,catapult,FF,522,catapult_fpga_area
Throughput,2.083970,catapult,DSP,1,catapult_fpga_area
Throughput,2.083970,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968077,catapult,CLB,223,catapult_fpga_area
Throughput,1.968077,catapult,LUT,1063,catapult_fpga_area
Throughput,1.968077,catapult,FF,524,catapult_fpga_area
Throughput,1.968077,catapult,DSP,1,catapult_fpga_area
Throughput,1.968077,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102232,catapult,CLB,271,catapult_fpga_area
Throughput,2.102232,catapult,LUT,1255,catapult_fpga_area
Throughput,2.102232,catapult,FF,384,catapult_fpga_area
Throughput,2.102232,catapult,DSP,1,catapult_fpga_area
Throughput,2.102232,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849011,catapult,CLB,236,catapult_fpga_area
Throughput,1.849011,catapult,LUT,1137,catapult_fpga_area
Throughput,1.849011,catapult,FF,572,catapult_fpga_area
Throughput,1.849011,catapult,DSP,1,catapult_fpga_area
Throughput,1.849011,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866101,catapult,CLB,318,catapult_fpga_area
Throughput,1.866101,catapult,LUT,1524,catapult_fpga_area
Throughput,1.866101,catapult,FF,575,catapult_fpga_area
Throughput,1.866101,catapult,DSP,1,catapult_fpga_area
Throughput,1.866101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972318,catapult,CLB,375,catapult_fpga_area
Throughput,1.972318,catapult,LUT,1779,catapult_fpga_area
Throughput,1.972318,catapult,FF,885,catapult_fpga_area
Throughput,1.972318,catapult,DSP,1,catapult_fpga_area
Throughput,1.972318,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948674,catapult,CLB,524,catapult_fpga_area
Throughput,1.948674,catapult,LUT,2679,catapult_fpga_area
Throughput,1.948674,catapult,FF,885,catapult_fpga_area
Throughput,1.948674,catapult,DSP,1,catapult_fpga_area
Throughput,1.948674,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909813,catapult,CLB,546,catapult_fpga_area
Throughput,1.909813,catapult,LUT,2659,catapult_fpga_area
Throughput,1.909813,catapult,FF,289,catapult_fpga_area
Throughput,1.909813,catapult,DSP,1,catapult_fpga_area
Throughput,1.909813,catapult,BRAM,0,catapult_fpga_area
Throughput,2.288917,catapult,CLB,138,catapult_fpga_area
Throughput,2.288917,catapult,LUT,695,catapult_fpga_area
Throughput,2.288917,catapult,FF,523,catapult_fpga_area
Throughput,2.288917,catapult,DSP,1,catapult_fpga_area
Throughput,2.288917,catapult,BRAM,0,catapult_fpga_area
Throughput,2.269950,catapult,CLB,178,catapult_fpga_area
Throughput,2.269950,catapult,LUT,971,catapult_fpga_area
Throughput,2.269950,catapult,FF,526,catapult_fpga_area
Throughput,2.269950,catapult,DSP,1,catapult_fpga_area
Throughput,2.269950,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098310,catapult,CLB,297,catapult_fpga_area
Throughput,2.098310,catapult,LUT,1167,catapult_fpga_area
Throughput,2.098310,catapult,FF,382,catapult_fpga_area
Throughput,2.098310,catapult,DSP,1,catapult_fpga_area
Throughput,2.098310,catapult,BRAM,0,catapult_fpga_area
Throughput,1.772345,catapult,CLB,239,catapult_fpga_area
Throughput,1.772345,catapult,LUT,1138,catapult_fpga_area
Throughput,1.772345,catapult,FF,569,catapult_fpga_area
Throughput,1.772345,catapult,DSP,1,catapult_fpga_area
Throughput,1.772345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865294,catapult,CLB,312,catapult_fpga_area
Throughput,1.865294,catapult,LUT,1510,catapult_fpga_area
Throughput,1.865294,catapult,FF,572,catapult_fpga_area
Throughput,1.865294,catapult,DSP,1,catapult_fpga_area
Throughput,1.865294,catapult,BRAM,0,catapult_fpga_area
Throughput,1.784754,catapult,CLB,401,catapult_fpga_area
Throughput,1.784754,catapult,LUT,1838,catapult_fpga_area
Throughput,1.784754,catapult,FF,281,catapult_fpga_area
Throughput,1.784754,catapult,DSP,1,catapult_fpga_area
Throughput,1.784754,catapult,BRAM,0,catapult_fpga_area
Throughput,2.115194,catapult,CLB,415,catapult_fpga_area
Throughput,2.115194,catapult,LUT,1861,catapult_fpga_area
Throughput,2.115194,catapult,FF,886,catapult_fpga_area
Throughput,2.115194,catapult,DSP,1,catapult_fpga_area
Throughput,2.115194,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073288,catapult,CLB,506,catapult_fpga_area
Throughput,2.073288,catapult,LUT,2707,catapult_fpga_area
Throughput,2.073288,catapult,FF,887,catapult_fpga_area
Throughput,2.073288,catapult,DSP,1,catapult_fpga_area
Throughput,2.073288,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996968,catapult,CLB,557,catapult_fpga_area
Throughput,1.996968,catapult,LUT,2741,catapult_fpga_area
Throughput,1.996968,catapult,FF,290,catapult_fpga_area
Throughput,1.996968,catapult,DSP,1,catapult_fpga_area
Throughput,1.996968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.171539,catapult,CLB,617,catapult_fpga_area
Throughput,2.171539,catapult,LUT,3023,catapult_fpga_area
Throughput,2.171539,catapult,FF,1504,catapult_fpga_area
Throughput,2.171539,catapult,DSP,1,catapult_fpga_area
Throughput,2.171539,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060106,catapult,CLB,779,catapult_fpga_area
Throughput,2.060106,catapult,LUT,4633,catapult_fpga_area
Throughput,2.060106,catapult,FF,1502,catapult_fpga_area
Throughput,2.060106,catapult,DSP,1,catapult_fpga_area
Throughput,2.060106,catapult,BRAM,0,catapult_fpga_area
Throughput,2.011880,catapult,CLB,809,catapult_fpga_area
Throughput,2.011880,catapult,LUT,4281,catapult_fpga_area
Throughput,2.011880,catapult,FF,300,catapult_fpga_area
Throughput,2.011880,catapult,DSP,1,catapult_fpga_area
Throughput,2.011880,catapult,BRAM,0,catapult_fpga_area
Throughput,1.805843,catapult,CLB,219,catapult_fpga_area
Throughput,1.805843,catapult,LUT,1035,catapult_fpga_area
Throughput,1.805843,catapult,FF,568,catapult_fpga_area
Throughput,1.805843,catapult,DSP,1,catapult_fpga_area
Throughput,1.805843,catapult,BRAM,0,catapult_fpga_area
Throughput,1.955003,catapult,CLB,272,catapult_fpga_area
Throughput,1.955003,catapult,LUT,1367,catapult_fpga_area
Throughput,1.955003,catapult,FF,572,catapult_fpga_area
Throughput,1.955003,catapult,DSP,1,catapult_fpga_area
Throughput,1.955003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823640,catapult,CLB,314,catapult_fpga_area
Throughput,1.823640,catapult,LUT,1473,catapult_fpga_area
Throughput,1.823640,catapult,FF,275,catapult_fpga_area
Throughput,1.823640,catapult,DSP,1,catapult_fpga_area
Throughput,1.823640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034567,catapult,CLB,376,catapult_fpga_area
Throughput,2.034567,catapult,LUT,1801,catapult_fpga_area
Throughput,2.034567,catapult,FF,882,catapult_fpga_area
Throughput,2.034567,catapult,DSP,1,catapult_fpga_area
Throughput,2.034567,catapult,BRAM,0,catapult_fpga_area
Throughput,1.951452,catapult,CLB,516,catapult_fpga_area
Throughput,1.951452,catapult,LUT,2591,catapult_fpga_area
Throughput,1.951452,catapult,FF,887,catapult_fpga_area
Throughput,1.951452,catapult,DSP,1,catapult_fpga_area
Throughput,1.951452,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934127,catapult,CLB,559,catapult_fpga_area
Throughput,1.934127,catapult,LUT,2771,catapult_fpga_area
Throughput,1.934127,catapult,FF,287,catapult_fpga_area
Throughput,1.934127,catapult,DSP,1,catapult_fpga_area
Throughput,1.934127,catapult,BRAM,0,catapult_fpga_area
Throughput,2.054090,catapult,CLB,687,catapult_fpga_area
Throughput,2.054090,catapult,LUT,3141,catapult_fpga_area
Throughput,2.054090,catapult,FF,1507,catapult_fpga_area
Throughput,2.054090,catapult,DSP,1,catapult_fpga_area
Throughput,2.054090,catapult,BRAM,0,catapult_fpga_area
Throughput,2.242550,catapult,CLB,960,catapult_fpga_area
Throughput,2.242550,catapult,LUT,4891,catapult_fpga_area
Throughput,2.242550,catapult,FF,1509,catapult_fpga_area
Throughput,2.242550,catapult,DSP,1,catapult_fpga_area
Throughput,2.242550,catapult,BRAM,0,catapult_fpga_area
Throughput,2.146564,catapult,CLB,873,catapult_fpga_area
Throughput,2.146564,catapult,LUT,4463,catapult_fpga_area
Throughput,2.146564,catapult,FF,305,catapult_fpga_area
Throughput,2.146564,catapult,DSP,1,catapult_fpga_area
Throughput,2.146564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992703,catapult,CLB,330,catapult_fpga_area
Throughput,1.992703,catapult,LUT,1607,catapult_fpga_area
Throughput,1.992703,catapult,FF,877,catapult_fpga_area
Throughput,1.992703,catapult,DSP,1,catapult_fpga_area
Throughput,1.992703,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017290,catapult,CLB,424,catapult_fpga_area
Throughput,2.017290,catapult,LUT,2174,catapult_fpga_area
Throughput,2.017290,catapult,FF,883,catapult_fpga_area
Throughput,2.017290,catapult,DSP,1,catapult_fpga_area
Throughput,2.017290,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977717,catapult,CLB,479,catapult_fpga_area
Throughput,1.977717,catapult,LUT,2235,catapult_fpga_area
Throughput,1.977717,catapult,FF,280,catapult_fpga_area
Throughput,1.977717,catapult,DSP,1,catapult_fpga_area
Throughput,1.977717,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009281,catapult,CLB,645,catapult_fpga_area
Throughput,2.009281,catapult,LUT,3435,catapult_fpga_area
Throughput,2.009281,catapult,FF,1509,catapult_fpga_area
Throughput,2.009281,catapult,DSP,1,catapult_fpga_area
Throughput,2.009281,catapult,BRAM,0,catapult_fpga_area
Throughput,2.066877,catapult,CLB,849,catapult_fpga_area
Throughput,2.066877,catapult,LUT,4660,catapult_fpga_area
Throughput,2.066877,catapult,FF,1515,catapult_fpga_area
Throughput,2.066877,catapult,DSP,1,catapult_fpga_area
Throughput,2.066877,catapult,BRAM,0,catapult_fpga_area
Throughput,2.108083,catapult,CLB,869,catapult_fpga_area
Throughput,2.108083,catapult,LUT,4461,catapult_fpga_area
Throughput,2.108083,catapult,FF,314,catapult_fpga_area
Throughput,2.108083,catapult,DSP,1,catapult_fpga_area
Throughput,2.108083,catapult,BRAM,0,catapult_fpga_area
Throughput,2.070266,catapult,CLB,150,catapult_fpga_area
Throughput,2.070266,catapult,LUT,746,catapult_fpga_area
Throughput,2.070266,catapult,FF,336,catapult_fpga_area
Throughput,2.070266,catapult,DSP,1,catapult_fpga_area
Throughput,2.070266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.099140,catapult,CLB,182,catapult_fpga_area
Throughput,2.099140,catapult,LUT,836,catapult_fpga_area
Throughput,2.099140,catapult,FF,337,catapult_fpga_area
Throughput,2.099140,catapult,DSP,1,catapult_fpga_area
Throughput,2.099140,catapult,BRAM,0,catapult_fpga_area
Throughput,2.141053,catapult,CLB,335,catapult_fpga_area
Throughput,2.141053,catapult,LUT,1310,catapult_fpga_area
Throughput,2.141053,catapult,FF,351,catapult_fpga_area
Throughput,2.141053,catapult,DSP,1,catapult_fpga_area
Throughput,2.141053,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842746,catapult,CLB,193,catapult_fpga_area
Throughput,1.842746,catapult,LUT,992,catapult_fpga_area
Throughput,1.842746,catapult,FF,264,catapult_fpga_area
Throughput,1.842746,catapult,DSP,1,catapult_fpga_area
Throughput,1.842746,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885584,catapult,CLB,225,catapult_fpga_area
Throughput,1.885584,catapult,LUT,1120,catapult_fpga_area
Throughput,1.885584,catapult,FF,270,catapult_fpga_area
Throughput,1.885584,catapult,DSP,1,catapult_fpga_area
Throughput,1.885584,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984997,catapult,CLB,407,catapult_fpga_area
Throughput,1.984997,catapult,LUT,1738,catapult_fpga_area
Throughput,1.984997,catapult,FF,273,catapult_fpga_area
Throughput,1.984997,catapult,DSP,1,catapult_fpga_area
Throughput,1.984997,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905938,catapult,CLB,250,catapult_fpga_area
Throughput,1.905938,catapult,LUT,1289,catapult_fpga_area
Throughput,1.905938,catapult,FF,265,catapult_fpga_area
Throughput,1.905938,catapult,DSP,1,catapult_fpga_area
Throughput,1.905938,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991841,catapult,CLB,341,catapult_fpga_area
Throughput,1.991841,catapult,LUT,1738,catapult_fpga_area
Throughput,1.991841,catapult,FF,266,catapult_fpga_area
Throughput,1.991841,catapult,DSP,1,catapult_fpga_area
Throughput,1.991841,catapult,BRAM,0,catapult_fpga_area
Throughput,1.922699,catapult,CLB,478,catapult_fpga_area
Throughput,1.922699,catapult,LUT,2130,catapult_fpga_area
Throughput,1.922699,catapult,FF,275,catapult_fpga_area
Throughput,1.922699,catapult,DSP,1,catapult_fpga_area
Throughput,1.922699,catapult,BRAM,0,catapult_fpga_area
Throughput,1.961741,catapult,CLB,346,catapult_fpga_area
Throughput,1.961741,catapult,LUT,1851,catapult_fpga_area
Throughput,1.961741,catapult,FF,272,catapult_fpga_area
Throughput,1.961741,catapult,DSP,1,catapult_fpga_area
Throughput,1.961741,catapult,BRAM,0,catapult_fpga_area
Throughput,2.025759,catapult,CLB,455,catapult_fpga_area
Throughput,2.025759,catapult,LUT,2334,catapult_fpga_area
Throughput,2.025759,catapult,FF,270,catapult_fpga_area
Throughput,2.025759,catapult,DSP,1,catapult_fpga_area
Throughput,2.025759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909828,catapult,CLB,681,catapult_fpga_area
Throughput,1.909828,catapult,LUT,3412,catapult_fpga_area
Throughput,1.909828,catapult,FF,293,catapult_fpga_area
Throughput,1.909828,catapult,DSP,1,catapult_fpga_area
Throughput,1.909828,catapult,BRAM,0,catapult_fpga_area
Throughput,1.863728,catapult,CLB,200,catapult_fpga_area
Throughput,1.863728,catapult,LUT,1042,catapult_fpga_area
Throughput,1.863728,catapult,FF,264,catapult_fpga_area
Throughput,1.863728,catapult,DSP,1,catapult_fpga_area
Throughput,1.863728,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967346,catapult,CLB,391,catapult_fpga_area
Throughput,1.967346,catapult,LUT,1679,catapult_fpga_area
Throughput,1.967346,catapult,FF,278,catapult_fpga_area
Throughput,1.967346,catapult,DSP,1,catapult_fpga_area
Throughput,1.967346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999198,catapult,CLB,271,catapult_fpga_area
Throughput,1.999198,catapult,LUT,1441,catapult_fpga_area
Throughput,1.999198,catapult,FF,269,catapult_fpga_area
Throughput,1.999198,catapult,DSP,1,catapult_fpga_area
Throughput,1.999198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.233644,catapult,CLB,332,catapult_fpga_area
Throughput,2.233644,catapult,LUT,1717,catapult_fpga_area
Throughput,2.233644,catapult,FF,274,catapult_fpga_area
Throughput,2.233644,catapult,DSP,1,catapult_fpga_area
Throughput,2.233644,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009442,catapult,CLB,488,catapult_fpga_area
Throughput,2.009442,catapult,LUT,2479,catapult_fpga_area
Throughput,2.009442,catapult,FF,286,catapult_fpga_area
Throughput,2.009442,catapult,DSP,1,catapult_fpga_area
Throughput,2.009442,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035607,catapult,CLB,419,catapult_fpga_area
Throughput,2.035607,catapult,LUT,2264,catapult_fpga_area
Throughput,2.035607,catapult,FF,273,catapult_fpga_area
Throughput,2.035607,catapult,DSP,1,catapult_fpga_area
Throughput,2.035607,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057955,catapult,CLB,517,catapult_fpga_area
Throughput,2.057955,catapult,LUT,2668,catapult_fpga_area
Throughput,2.057955,catapult,FF,279,catapult_fpga_area
Throughput,2.057955,catapult,DSP,1,catapult_fpga_area
Throughput,2.057955,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015819,catapult,CLB,741,catapult_fpga_area
Throughput,2.015819,catapult,LUT,3442,catapult_fpga_area
Throughput,2.015819,catapult,FF,290,catapult_fpga_area
Throughput,2.015819,catapult,DSP,1,catapult_fpga_area
Throughput,2.015819,catapult,BRAM,0,catapult_fpga_area
Throughput,2.041820,catapult,CLB,540,catapult_fpga_area
Throughput,2.041820,catapult,LUT,3088,catapult_fpga_area
Throughput,2.041820,catapult,FF,279,catapult_fpga_area
Throughput,2.041820,catapult,DSP,1,catapult_fpga_area
Throughput,2.041820,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098207,catapult,CLB,295,catapult_fpga_area
Throughput,2.098207,catapult,LUT,1547,catapult_fpga_area
Throughput,2.098207,catapult,FF,267,catapult_fpga_area
Throughput,2.098207,catapult,DSP,1,catapult_fpga_area
Throughput,2.098207,catapult,BRAM,0,catapult_fpga_area
Throughput,2.090988,catapult,CLB,375,catapult_fpga_area
Throughput,2.090988,catapult,LUT,1909,catapult_fpga_area
Throughput,2.090988,catapult,FF,277,catapult_fpga_area
Throughput,2.090988,catapult,DSP,1,catapult_fpga_area
Throughput,2.090988,catapult,BRAM,0,catapult_fpga_area
Throughput,2.005533,catapult,CLB,519,catapult_fpga_area
Throughput,2.005533,catapult,LUT,2573,catapult_fpga_area
Throughput,2.005533,catapult,FF,287,catapult_fpga_area
Throughput,2.005533,catapult,DSP,1,catapult_fpga_area
Throughput,2.005533,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040638,catapult,CLB,458,catapult_fpga_area
Throughput,2.040638,catapult,LUT,2400,catapult_fpga_area
Throughput,2.040638,catapult,FF,281,catapult_fpga_area
Throughput,2.040638,catapult,DSP,1,catapult_fpga_area
Throughput,2.040638,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107457,catapult,CLB,560,catapult_fpga_area
Throughput,2.107457,catapult,LUT,2942,catapult_fpga_area
Throughput,2.107457,catapult,FF,287,catapult_fpga_area
Throughput,2.107457,catapult,DSP,1,catapult_fpga_area
Throughput,2.107457,catapult,BRAM,0,catapult_fpga_area
Throughput,2.037612,catapult,CLB,790,catapult_fpga_area
Throughput,2.037612,catapult,LUT,4107,catapult_fpga_area
Throughput,2.037612,catapult,FF,296,catapult_fpga_area
Throughput,2.037612,catapult,DSP,1,catapult_fpga_area
Throughput,2.037612,catapult,BRAM,0,catapult_fpga_area
Throughput,2.104049,catapult,CLB,662,catapult_fpga_area
Throughput,2.104049,catapult,LUT,3634,catapult_fpga_area
Throughput,2.104049,catapult,FF,293,catapult_fpga_area
Throughput,2.104049,catapult,DSP,1,catapult_fpga_area
Throughput,2.104049,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022996,catapult,CLB,408,catapult_fpga_area
Throughput,2.022996,catapult,LUT,2281,catapult_fpga_area
Throughput,2.022996,catapult,FF,284,catapult_fpga_area
Throughput,2.022996,catapult,DSP,1,catapult_fpga_area
Throughput,2.022996,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019736,catapult,CLB,804,catapult_fpga_area
Throughput,2.019736,catapult,LUT,4055,catapult_fpga_area
Throughput,2.019736,catapult,FF,300,catapult_fpga_area
Throughput,2.019736,catapult,DSP,1,catapult_fpga_area
Throughput,2.019736,catapult,BRAM,0,catapult_fpga_area
Throughput,2.179397,catapult,CLB,645,catapult_fpga_area
Throughput,2.179397,catapult,LUT,3617,catapult_fpga_area
Throughput,2.179397,catapult,FF,304,catapult_fpga_area
Throughput,2.179397,catapult,DSP,1,catapult_fpga_area
Throughput,2.179397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829862,catapult,CLB,131,catapult_fpga_area
Throughput,1.829862,catapult,LUT,659,catapult_fpga_area
Throughput,1.829862,catapult,FF,264,catapult_fpga_area
Throughput,1.829862,catapult,DSP,1,catapult_fpga_area
Throughput,1.829862,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865941,catapult,CLB,215,catapult_fpga_area
Throughput,1.865941,catapult,LUT,991,catapult_fpga_area
Throughput,1.865941,catapult,FF,266,catapult_fpga_area
Throughput,1.865941,catapult,DSP,1,catapult_fpga_area
Throughput,1.865941,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833562,catapult,CLB,308,catapult_fpga_area
Throughput,1.833562,catapult,LUT,1431,catapult_fpga_area
Throughput,1.833562,catapult,FF,275,catapult_fpga_area
Throughput,1.833562,catapult,DSP,1,catapult_fpga_area
Throughput,1.833562,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833765,catapult,CLB,129,catapult_fpga_area
Throughput,1.833765,catapult,LUT,643,catapult_fpga_area
Throughput,1.833765,catapult,FF,265,catapult_fpga_area
Throughput,1.833765,catapult,DSP,1,catapult_fpga_area
Throughput,1.833765,catapult,BRAM,0,catapult_fpga_area
Throughput,1.822434,catapult,CLB,221,catapult_fpga_area
Throughput,1.822434,catapult,LUT,994,catapult_fpga_area
Throughput,1.822434,catapult,FF,269,catapult_fpga_area
Throughput,1.822434,catapult,DSP,1,catapult_fpga_area
Throughput,1.822434,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838159,catapult,CLB,350,catapult_fpga_area
Throughput,1.838159,catapult,LUT,1525,catapult_fpga_area
Throughput,1.838159,catapult,FF,277,catapult_fpga_area
Throughput,1.838159,catapult,DSP,1,catapult_fpga_area
Throughput,1.838159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808894,catapult,CLB,145,catapult_fpga_area
Throughput,1.808894,catapult,LUT,777,catapult_fpga_area
Throughput,1.808894,catapult,FF,266,catapult_fpga_area
Throughput,1.808894,catapult,DSP,1,catapult_fpga_area
Throughput,1.808894,catapult,BRAM,0,catapult_fpga_area
Throughput,1.781378,catapult,CLB,264,catapult_fpga_area
Throughput,1.781378,catapult,LUT,1196,catapult_fpga_area
Throughput,1.781378,catapult,FF,269,catapult_fpga_area
Throughput,1.781378,catapult,DSP,1,catapult_fpga_area
Throughput,1.781378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.724496,catapult,CLB,378,catapult_fpga_area
Throughput,1.724496,catapult,LUT,1787,catapult_fpga_area
Throughput,1.724496,catapult,FF,278,catapult_fpga_area
Throughput,1.724496,catapult,DSP,1,catapult_fpga_area
Throughput,1.724496,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909410,catapult,CLB,155,catapult_fpga_area
Throughput,1.909410,catapult,LUT,812,catapult_fpga_area
Throughput,1.909410,catapult,FF,267,catapult_fpga_area
Throughput,1.909410,catapult,DSP,1,catapult_fpga_area
Throughput,1.909410,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864785,catapult,CLB,252,catapult_fpga_area
Throughput,1.864785,catapult,LUT,1322,catapult_fpga_area
Throughput,1.864785,catapult,FF,270,catapult_fpga_area
Throughput,1.864785,catapult,DSP,1,catapult_fpga_area
Throughput,1.864785,catapult,BRAM,0,catapult_fpga_area
Throughput,1.851601,catapult,CLB,149,catapult_fpga_area
Throughput,1.851601,catapult,LUT,783,catapult_fpga_area
Throughput,1.851601,catapult,FF,265,catapult_fpga_area
Throughput,1.851601,catapult,DSP,1,catapult_fpga_area
Throughput,1.851601,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888605,catapult,CLB,233,catapult_fpga_area
Throughput,1.888605,catapult,LUT,1131,catapult_fpga_area
Throughput,1.888605,catapult,FF,269,catapult_fpga_area
Throughput,1.888605,catapult,DSP,1,catapult_fpga_area
Throughput,1.888605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,414,catapult_fpga_area
Throughput,1.932085,catapult,LUT,1799,catapult_fpga_area
Throughput,1.932085,catapult,FF,276,catapult_fpga_area
Throughput,1.932085,catapult,DSP,1,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.806015,catapult,CLB,202,catapult_fpga_area
Throughput,1.806015,catapult,LUT,935,catapult_fpga_area
Throughput,1.806015,catapult,FF,266,catapult_fpga_area
Throughput,1.806015,catapult,DSP,1,catapult_fpga_area
Throughput,1.806015,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868913,catapult,CLB,275,catapult_fpga_area
Throughput,1.868913,catapult,LUT,1303,catapult_fpga_area
Throughput,1.868913,catapult,FF,270,catapult_fpga_area
Throughput,1.868913,catapult,DSP,1,catapult_fpga_area
Throughput,1.868913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909381,catapult,CLB,458,catapult_fpga_area
Throughput,1.909381,catapult,LUT,2249,catapult_fpga_area
Throughput,1.909381,catapult,FF,278,catapult_fpga_area
Throughput,1.909381,catapult,DSP,1,catapult_fpga_area
Throughput,1.909381,catapult,BRAM,0,catapult_fpga_area
Throughput,1.826697,catapult,CLB,233,catapult_fpga_area
Throughput,1.826697,catapult,LUT,1257,catapult_fpga_area
Throughput,1.826697,catapult,FF,270,catapult_fpga_area
Throughput,1.826697,catapult,DSP,1,catapult_fpga_area
Throughput,1.826697,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968902,catapult,CLB,385,catapult_fpga_area
Throughput,1.968902,catapult,LUT,1809,catapult_fpga_area
Throughput,1.968902,catapult,FF,273,catapult_fpga_area
Throughput,1.968902,catapult,DSP,1,catapult_fpga_area
Throughput,1.968902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981115,catapult,CLB,262,catapult_fpga_area
Throughput,1.981115,catapult,LUT,1297,catapult_fpga_area
Throughput,1.981115,catapult,FF,266,catapult_fpga_area
Throughput,1.981115,catapult,DSP,1,catapult_fpga_area
Throughput,1.981115,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106930,catapult,CLB,378,catapult_fpga_area
Throughput,2.106930,catapult,LUT,1870,catapult_fpga_area
Throughput,2.106930,catapult,FF,270,catapult_fpga_area
Throughput,2.106930,catapult,DSP,1,catapult_fpga_area
Throughput,2.106930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939023,catapult,CLB,540,catapult_fpga_area
Throughput,1.939023,catapult,LUT,2575,catapult_fpga_area
Throughput,1.939023,catapult,FF,278,catapult_fpga_area
Throughput,1.939023,catapult,DSP,1,catapult_fpga_area
Throughput,1.939023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871688,catapult,CLB,260,catapult_fpga_area
Throughput,1.871688,catapult,LUT,1405,catapult_fpga_area
Throughput,1.871688,catapult,FF,270,catapult_fpga_area
Throughput,1.871688,catapult,DSP,1,catapult_fpga_area
Throughput,1.871688,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930424,catapult,CLB,427,catapult_fpga_area
Throughput,1.930424,catapult,LUT,2251,catapult_fpga_area
Throughput,1.930424,catapult,FF,273,catapult_fpga_area
Throughput,1.930424,catapult,DSP,1,catapult_fpga_area
Throughput,1.930424,catapult,BRAM,0,catapult_fpga_area
Throughput,2.063450,catapult,CLB,312,catapult_fpga_area
Throughput,2.063450,catapult,LUT,1653,catapult_fpga_area
Throughput,2.063450,catapult,FF,270,catapult_fpga_area
Throughput,2.063450,catapult,DSP,1,catapult_fpga_area
Throughput,2.063450,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868715,catapult,CLB,457,catapult_fpga_area
Throughput,1.868715,catapult,LUT,2498,catapult_fpga_area
Throughput,1.868715,catapult,FF,272,catapult_fpga_area
Throughput,1.868715,catapult,DSP,1,catapult_fpga_area
Throughput,1.868715,catapult,BRAM,0,catapult_fpga_area
Throughput,2.023168,catapult,CLB,115,catapult_fpga_area
Throughput,2.023168,catapult,LUT,578,catapult_fpga_area
Throughput,2.023168,catapult,FF,335,catapult_fpga_area
Throughput,2.023168,catapult,DSP,1,catapult_fpga_area
Throughput,2.023168,catapult,BRAM,0,catapult_fpga_area
Throughput,2.079916,catapult,CLB,151,catapult_fpga_area
Throughput,2.079916,catapult,LUT,660,catapult_fpga_area
Throughput,2.079916,catapult,FF,337,catapult_fpga_area
Throughput,2.079916,catapult,DSP,1,catapult_fpga_area
Throughput,2.079916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935572,catapult,CLB,218,catapult_fpga_area
Throughput,1.935572,catapult,LUT,1009,catapult_fpga_area
Throughput,1.935572,catapult,FF,348,catapult_fpga_area
Throughput,1.935572,catapult,DSP,1,catapult_fpga_area
Throughput,1.935572,catapult,BRAM,0,catapult_fpga_area
Throughput,1.811463,catapult,CLB,124,catapult_fpga_area
Throughput,1.811463,catapult,LUT,583,catapult_fpga_area
Throughput,1.811463,catapult,FF,265,catapult_fpga_area
Throughput,1.811463,catapult,DSP,1,catapult_fpga_area
Throughput,1.811463,catapult,BRAM,0,catapult_fpga_area
Throughput,1.751426,catapult,CLB,168,catapult_fpga_area
Throughput,1.751426,catapult,LUT,854,catapult_fpga_area
Throughput,1.751426,catapult,FF,267,catapult_fpga_area
Throughput,1.751426,catapult,DSP,1,catapult_fpga_area
Throughput,1.751426,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842305,catapult,CLB,306,catapult_fpga_area
Throughput,1.842305,catapult,LUT,1144,catapult_fpga_area
Throughput,1.842305,catapult,FF,278,catapult_fpga_area
Throughput,1.842305,catapult,DSP,1,catapult_fpga_area
Throughput,1.842305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919631,catapult,CLB,164,catapult_fpga_area
Throughput,1.919631,catapult,LUT,859,catapult_fpga_area
Throughput,1.919631,catapult,FF,266,catapult_fpga_area
Throughput,1.919631,catapult,DSP,1,catapult_fpga_area
Throughput,1.919631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050525,catapult,CLB,207,catapult_fpga_area
Throughput,2.050525,catapult,LUT,1106,catapult_fpga_area
Throughput,2.050525,catapult,FF,270,catapult_fpga_area
Throughput,2.050525,catapult,DSP,1,catapult_fpga_area
Throughput,2.050525,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865954,catapult,CLB,388,catapult_fpga_area
Throughput,1.865954,catapult,LUT,1669,catapult_fpga_area
Throughput,1.865954,catapult,FF,281,catapult_fpga_area
Throughput,1.865954,catapult,DSP,1,catapult_fpga_area
Throughput,1.865954,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992777,catapult,CLB,244,catapult_fpga_area
Throughput,1.992777,catapult,LUT,1249,catapult_fpga_area
Throughput,1.992777,catapult,FF,267,catapult_fpga_area
Throughput,1.992777,catapult,DSP,1,catapult_fpga_area
Throughput,1.992777,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044804,catapult,CLB,322,catapult_fpga_area
Throughput,2.044804,catapult,LUT,1664,catapult_fpga_area
Throughput,2.044804,catapult,FF,269,catapult_fpga_area
Throughput,2.044804,catapult,DSP,1,catapult_fpga_area
Throughput,2.044804,catapult,BRAM,0,catapult_fpga_area
Throughput,2.018438,catapult,CLB,578,catapult_fpga_area
Throughput,2.018438,catapult,LUT,2531,catapult_fpga_area
Throughput,2.018438,catapult,FF,286,catapult_fpga_area
Throughput,2.018438,catapult,DSP,1,catapult_fpga_area
Throughput,2.018438,catapult,BRAM,0,catapult_fpga_area
Throughput,1.819013,catapult,CLB,133,catapult_fpga_area
Throughput,1.819013,catapult,LUT,661,catapult_fpga_area
Throughput,1.819013,catapult,FF,265,catapult_fpga_area
Throughput,1.819013,catapult,DSP,1,catapult_fpga_area
Throughput,1.819013,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888242,catapult,CLB,179,catapult_fpga_area
Throughput,1.888242,catapult,LUT,829,catapult_fpga_area
Throughput,1.888242,catapult,FF,267,catapult_fpga_area
Throughput,1.888242,catapult,DSP,1,catapult_fpga_area
Throughput,1.888242,catapult,BRAM,0,catapult_fpga_area
Throughput,1.812420,catapult,CLB,239,catapult_fpga_area
Throughput,1.812420,catapult,LUT,1181,catapult_fpga_area
Throughput,1.812420,catapult,FF,276,catapult_fpga_area
Throughput,1.812420,catapult,DSP,1,catapult_fpga_area
Throughput,1.812420,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889392,catapult,CLB,173,catapult_fpga_area
Throughput,1.889392,catapult,LUT,904,catapult_fpga_area
Throughput,1.889392,catapult,FF,266,catapult_fpga_area
Throughput,1.889392,catapult,DSP,1,catapult_fpga_area
Throughput,1.889392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938598,catapult,CLB,225,catapult_fpga_area
Throughput,1.938598,catapult,LUT,1174,catapult_fpga_area
Throughput,1.938598,catapult,FF,269,catapult_fpga_area
Throughput,1.938598,catapult,DSP,1,catapult_fpga_area
Throughput,1.938598,catapult,BRAM,0,catapult_fpga_area
Throughput,1.917409,catapult,CLB,420,catapult_fpga_area
Throughput,1.917409,catapult,LUT,1784,catapult_fpga_area
Throughput,1.917409,catapult,FF,281,catapult_fpga_area
Throughput,1.917409,catapult,DSP,1,catapult_fpga_area
Throughput,1.917409,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006029,catapult,CLB,252,catapult_fpga_area
Throughput,2.006029,catapult,LUT,1306,catapult_fpga_area
Throughput,2.006029,catapult,FF,267,catapult_fpga_area
Throughput,2.006029,catapult,DSP,1,catapult_fpga_area
Throughput,2.006029,catapult,BRAM,0,catapult_fpga_area
Throughput,1.949528,catapult,CLB,371,catapult_fpga_area
Throughput,1.949528,catapult,LUT,1719,catapult_fpga_area
Throughput,1.949528,catapult,FF,269,catapult_fpga_area
Throughput,1.949528,catapult,DSP,1,catapult_fpga_area
Throughput,1.949528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007206,catapult,CLB,505,catapult_fpga_area
Throughput,2.007206,catapult,LUT,2507,catapult_fpga_area
Throughput,2.007206,catapult,FF,284,catapult_fpga_area
Throughput,2.007206,catapult,DSP,1,catapult_fpga_area
Throughput,2.007206,catapult,BRAM,0,catapult_fpga_area
Throughput,1.844915,catapult,CLB,199,catapult_fpga_area
Throughput,1.844915,catapult,LUT,965,catapult_fpga_area
Throughput,1.844915,catapult,FF,266,catapult_fpga_area
Throughput,1.844915,catapult,DSP,1,catapult_fpga_area
Throughput,1.844915,catapult,BRAM,0,catapult_fpga_area
Throughput,2.143963,catapult,CLB,265,catapult_fpga_area
Throughput,2.143963,catapult,LUT,1272,catapult_fpga_area
Throughput,2.143963,catapult,FF,270,catapult_fpga_area
Throughput,2.143963,catapult,DSP,1,catapult_fpga_area
Throughput,2.143963,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012570,catapult,CLB,394,catapult_fpga_area
Throughput,2.012570,catapult,LUT,1781,catapult_fpga_area
Throughput,2.012570,catapult,FF,279,catapult_fpga_area
Throughput,2.012570,catapult,DSP,1,catapult_fpga_area
Throughput,2.012570,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080331,catapult,CLB,300,catapult_fpga_area
Throughput,2.080331,catapult,LUT,1501,catapult_fpga_area
Throughput,2.080331,catapult,FF,267,catapult_fpga_area
Throughput,2.080331,catapult,DSP,1,catapult_fpga_area
Throughput,2.080331,catapult,BRAM,0,catapult_fpga_area
Throughput,2.014880,catapult,CLB,348,catapult_fpga_area
Throughput,2.014880,catapult,LUT,1757,catapult_fpga_area
Throughput,2.014880,catapult,FF,271,catapult_fpga_area
Throughput,2.014880,catapult,DSP,1,catapult_fpga_area
Throughput,2.014880,catapult,BRAM,0,catapult_fpga_area
Throughput,2.056317,catapult,CLB,587,catapult_fpga_area
Throughput,2.056317,catapult,LUT,2828,catapult_fpga_area
Throughput,2.056317,catapult,FF,280,catapult_fpga_area
Throughput,2.056317,catapult,DSP,1,catapult_fpga_area
Throughput,2.056317,catapult,BRAM,0,catapult_fpga_area
Throughput,2.200711,catapult,CLB,293,catapult_fpga_area
Throughput,2.200711,catapult,LUT,1570,catapult_fpga_area
Throughput,2.200711,catapult,FF,267,catapult_fpga_area
Throughput,2.200711,catapult,DSP,1,catapult_fpga_area
Throughput,2.200711,catapult,BRAM,0,catapult_fpga_area
Throughput,2.138076,catapult,CLB,560,catapult_fpga_area
Throughput,2.138076,catapult,LUT,3114,catapult_fpga_area
Throughput,2.138076,catapult,FF,273,catapult_fpga_area
Throughput,2.138076,catapult,DSP,1,catapult_fpga_area
Throughput,2.138076,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015631,catapult,CLB,523,catapult_fpga_area
Throughput,2.015631,catapult,LUT,2810,catapult_fpga_area
Throughput,2.015631,catapult,FF,284,catapult_fpga_area
Throughput,2.015631,catapult,DSP,1,catapult_fpga_area
Throughput,2.015631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.000198,catapult,CLB,167,catapult_fpga_area
Throughput,2.000198,catapult,LUT,747,catapult_fpga_area
Throughput,2.000198,catapult,FF,503,catapult_fpga_area
Throughput,2.000198,catapult,DSP,1,catapult_fpga_area
Throughput,2.000198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053352,catapult,CLB,175,catapult_fpga_area
Throughput,2.053352,catapult,LUT,938,catapult_fpga_area
Throughput,2.053352,catapult,FF,505,catapult_fpga_area
Throughput,2.053352,catapult,DSP,1,catapult_fpga_area
Throughput,2.053352,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004647,catapult,CLB,252,catapult_fpga_area
Throughput,2.004647,catapult,LUT,1089,catapult_fpga_area
Throughput,2.004647,catapult,FF,361,catapult_fpga_area
Throughput,2.004647,catapult,DSP,1,catapult_fpga_area
Throughput,2.004647,catapult,BRAM,0,catapult_fpga_area
Throughput,2.021458,catapult,CLB,216,catapult_fpga_area
Throughput,2.021458,catapult,LUT,1008,catapult_fpga_area
Throughput,2.021458,catapult,FF,568,catapult_fpga_area
Throughput,2.021458,catapult,DSP,1,catapult_fpga_area
Throughput,2.021458,catapult,BRAM,0,catapult_fpga_area
Throughput,1.862017,catapult,CLB,279,catapult_fpga_area
Throughput,1.862017,catapult,LUT,1410,catapult_fpga_area
Throughput,1.862017,catapult,FF,572,catapult_fpga_area
Throughput,1.862017,catapult,DSP,1,catapult_fpga_area
Throughput,1.862017,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833219,catapult,CLB,341,catapult_fpga_area
Throughput,1.833219,catapult,LUT,1596,catapult_fpga_area
Throughput,1.833219,catapult,FF,274,catapult_fpga_area
Throughput,1.833219,catapult,DSP,1,catapult_fpga_area
Throughput,1.833219,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968173,catapult,CLB,398,catapult_fpga_area
Throughput,1.968173,catapult,LUT,1637,catapult_fpga_area
Throughput,1.968173,catapult,FF,880,catapult_fpga_area
Throughput,1.968173,catapult,DSP,1,catapult_fpga_area
Throughput,1.968173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004460,catapult,CLB,437,catapult_fpga_area
Throughput,2.004460,catapult,LUT,2291,catapult_fpga_area
Throughput,2.004460,catapult,FF,882,catapult_fpga_area
Throughput,2.004460,catapult,DSP,1,catapult_fpga_area
Throughput,2.004460,catapult,BRAM,0,catapult_fpga_area
Throughput,1.970280,catapult,CLB,505,catapult_fpga_area
Throughput,1.970280,catapult,LUT,2413,catapult_fpga_area
Throughput,1.970280,catapult,FF,289,catapult_fpga_area
Throughput,1.970280,catapult,DSP,1,catapult_fpga_area
Throughput,1.970280,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061511,catapult,CLB,678,catapult_fpga_area
Throughput,2.061511,catapult,LUT,2861,catapult_fpga_area
Throughput,2.061511,catapult,FF,1504,catapult_fpga_area
Throughput,2.061511,catapult,DSP,1,catapult_fpga_area
Throughput,2.061511,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976064,catapult,CLB,750,catapult_fpga_area
Throughput,1.976064,catapult,LUT,3975,catapult_fpga_area
Throughput,1.976064,catapult,FF,1501,catapult_fpga_area
Throughput,1.976064,catapult,DSP,1,catapult_fpga_area
Throughput,1.976064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915431,catapult,CLB,865,catapult_fpga_area
Throughput,1.915431,catapult,LUT,4137,catapult_fpga_area
Throughput,1.915431,catapult,FF,308,catapult_fpga_area
Throughput,1.915431,catapult,DSP,1,catapult_fpga_area
Throughput,1.915431,catapult,BRAM,0,catapult_fpga_area
Throughput,1.770720,catapult,CLB,214,catapult_fpga_area
Throughput,1.770720,catapult,LUT,1051,catapult_fpga_area
Throughput,1.770720,catapult,FF,568,catapult_fpga_area
Throughput,1.770720,catapult,DSP,1,catapult_fpga_area
Throughput,1.770720,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924095,catapult,CLB,279,catapult_fpga_area
Throughput,1.924095,catapult,LUT,1422,catapult_fpga_area
Throughput,1.924095,catapult,FF,572,catapult_fpga_area
Throughput,1.924095,catapult,DSP,1,catapult_fpga_area
Throughput,1.924095,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952194,catapult,CLB,321,catapult_fpga_area
Throughput,1.952194,catapult,LUT,1509,catapult_fpga_area
Throughput,1.952194,catapult,FF,275,catapult_fpga_area
Throughput,1.952194,catapult,DSP,1,catapult_fpga_area
Throughput,1.952194,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904159,catapult,CLB,369,catapult_fpga_area
Throughput,1.904159,catapult,LUT,1702,catapult_fpga_area
Throughput,1.904159,catapult,FF,879,catapult_fpga_area
Throughput,1.904159,catapult,DSP,1,catapult_fpga_area
Throughput,1.904159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985635,catapult,CLB,453,catapult_fpga_area
Throughput,1.985635,catapult,LUT,2348,catapult_fpga_area
Throughput,1.985635,catapult,FF,879,catapult_fpga_area
Throughput,1.985635,catapult,DSP,1,catapult_fpga_area
Throughput,1.985635,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053064,catapult,CLB,519,catapult_fpga_area
Throughput,2.053064,catapult,LUT,2397,catapult_fpga_area
Throughput,2.053064,catapult,FF,286,catapult_fpga_area
Throughput,2.053064,catapult,DSP,1,catapult_fpga_area
Throughput,2.053064,catapult,BRAM,0,catapult_fpga_area
Throughput,2.081248,catapult,CLB,659,catapult_fpga_area
Throughput,2.081248,catapult,LUT,2967,catapult_fpga_area
Throughput,2.081248,catapult,FF,1502,catapult_fpga_area
Throughput,2.081248,catapult,DSP,1,catapult_fpga_area
Throughput,2.081248,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980346,catapult,CLB,808,catapult_fpga_area
Throughput,1.980346,catapult,LUT,4323,catapult_fpga_area
Throughput,1.980346,catapult,FF,1503,catapult_fpga_area
Throughput,1.980346,catapult,DSP,1,catapult_fpga_area
Throughput,1.980346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.937035,catapult,CLB,840,catapult_fpga_area
Throughput,1.937035,catapult,LUT,4380,catapult_fpga_area
Throughput,1.937035,catapult,FF,307,catapult_fpga_area
Throughput,1.937035,catapult,DSP,1,catapult_fpga_area
Throughput,1.937035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868130,catapult,CLB,373,catapult_fpga_area
Throughput,1.868130,catapult,LUT,1603,catapult_fpga_area
Throughput,1.868130,catapult,FF,877,catapult_fpga_area
Throughput,1.868130,catapult,DSP,1,catapult_fpga_area
Throughput,1.868130,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046560,catapult,CLB,448,catapult_fpga_area
Throughput,2.046560,catapult,LUT,2422,catapult_fpga_area
Throughput,2.046560,catapult,FF,883,catapult_fpga_area
Throughput,2.046560,catapult,DSP,1,catapult_fpga_area
Throughput,2.046560,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995279,catapult,CLB,496,catapult_fpga_area
Throughput,1.995279,catapult,LUT,2260,catapult_fpga_area
Throughput,1.995279,catapult,FF,285,catapult_fpga_area
Throughput,1.995279,catapult,DSP,1,catapult_fpga_area
Throughput,1.995279,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991254,catapult,CLB,656,catapult_fpga_area
Throughput,1.991254,catapult,LUT,2888,catapult_fpga_area
Throughput,1.991254,catapult,FF,1499,catapult_fpga_area
Throughput,1.991254,catapult,DSP,1,catapult_fpga_area
Throughput,1.991254,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083968,catapult,CLB,739,catapult_fpga_area
Throughput,2.083968,catapult,LUT,4151,catapult_fpga_area
Throughput,2.083968,catapult,FF,1501,catapult_fpga_area
Throughput,2.083968,catapult,DSP,1,catapult_fpga_area
Throughput,2.083968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.059385,catapult,CLB,817,catapult_fpga_area
Throughput,2.059385,catapult,LUT,4111,catapult_fpga_area
Throughput,2.059385,catapult,FF,297,catapult_fpga_area
Throughput,2.059385,catapult,DSP,1,catapult_fpga_area
Throughput,2.059385,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926904,catapult,CLB,560,catapult_fpga_area
Throughput,1.926904,catapult,LUT,2519,catapult_fpga_area
Throughput,1.926904,catapult,FF,1496,catapult_fpga_area
Throughput,1.926904,catapult,DSP,1,catapult_fpga_area
Throughput,1.926904,catapult,BRAM,0,catapult_fpga_area
Throughput,2.051945,catapult,CLB,820,catapult_fpga_area
Throughput,2.051945,catapult,LUT,4640,catapult_fpga_area
Throughput,2.051945,catapult,FF,1500,catapult_fpga_area
Throughput,2.051945,catapult,DSP,1,catapult_fpga_area
Throughput,2.051945,catapult,BRAM,0,catapult_fpga_area
Throughput,2.121023,catapult,CLB,751,catapult_fpga_area
Throughput,2.121023,catapult,LUT,3638,catapult_fpga_area
Throughput,2.121023,catapult,FF,297,catapult_fpga_area
Throughput,2.121023,catapult,DSP,1,catapult_fpga_area
Throughput,2.121023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836485,catapult,CLB,168,catapult_fpga_area
Throughput,1.836485,catapult,LUT,841,catapult_fpga_area
Throughput,1.836485,catapult,FF,264,catapult_fpga_area
Throughput,1.836485,catapult,DSP,1,catapult_fpga_area
Throughput,1.836485,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987605,catapult,CLB,243,catapult_fpga_area
Throughput,1.987605,catapult,LUT,1014,catapult_fpga_area
Throughput,1.987605,catapult,FF,266,catapult_fpga_area
Throughput,1.987605,catapult,DSP,1,catapult_fpga_area
Throughput,1.987605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.796901,catapult,CLB,349,catapult_fpga_area
Throughput,1.796901,catapult,LUT,1534,catapult_fpga_area
Throughput,1.796901,catapult,FF,273,catapult_fpga_area
Throughput,1.796901,catapult,DSP,1,catapult_fpga_area
Throughput,1.796901,catapult,BRAM,0,catapult_fpga_area
Throughput,1.921903,catapult,CLB,208,catapult_fpga_area
Throughput,1.921903,catapult,LUT,1127,catapult_fpga_area
Throughput,1.921903,catapult,FF,268,catapult_fpga_area
Throughput,1.921903,catapult,DSP,1,catapult_fpga_area
Throughput,1.921903,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925861,catapult,CLB,260,catapult_fpga_area
Throughput,1.925861,catapult,LUT,1316,catapult_fpga_area
Throughput,1.925861,catapult,FF,276,catapult_fpga_area
Throughput,1.925861,catapult,DSP,1,catapult_fpga_area
Throughput,1.925861,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979642,catapult,CLB,451,catapult_fpga_area
Throughput,1.979642,catapult,LUT,2033,catapult_fpga_area
Throughput,1.979642,catapult,FF,282,catapult_fpga_area
Throughput,1.979642,catapult,DSP,1,catapult_fpga_area
Throughput,1.979642,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061449,catapult,CLB,377,catapult_fpga_area
Throughput,2.061449,catapult,LUT,1963,catapult_fpga_area
Throughput,2.061449,catapult,FF,284,catapult_fpga_area
Throughput,2.061449,catapult,DSP,1,catapult_fpga_area
Throughput,2.061449,catapult,BRAM,0,catapult_fpga_area
Throughput,2.139902,catapult,CLB,409,catapult_fpga_area
Throughput,2.139902,catapult,LUT,1935,catapult_fpga_area
Throughput,2.139902,catapult,FF,285,catapult_fpga_area
Throughput,2.139902,catapult,DSP,1,catapult_fpga_area
Throughput,2.139902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891039,catapult,CLB,598,catapult_fpga_area
Throughput,1.891039,catapult,LUT,3125,catapult_fpga_area
Throughput,1.891039,catapult,FF,298,catapult_fpga_area
Throughput,1.891039,catapult,DSP,1,catapult_fpga_area
Throughput,1.891039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022500,catapult,CLB,485,catapult_fpga_area
Throughput,2.022500,catapult,LUT,2583,catapult_fpga_area
Throughput,2.022500,catapult,FF,285,catapult_fpga_area
Throughput,2.022500,catapult,DSP,1,catapult_fpga_area
Throughput,2.022500,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046245,catapult,CLB,661,catapult_fpga_area
Throughput,2.046245,catapult,LUT,3110,catapult_fpga_area
Throughput,2.046245,catapult,FF,289,catapult_fpga_area
Throughput,2.046245,catapult,DSP,1,catapult_fpga_area
Throughput,2.046245,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939171,catapult,CLB,281,catapult_fpga_area
Throughput,1.939171,catapult,LUT,1410,catapult_fpga_area
Throughput,1.939171,catapult,FF,272,catapult_fpga_area
Throughput,1.939171,catapult,DSP,1,catapult_fpga_area
Throughput,1.939171,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975030,catapult,CLB,279,catapult_fpga_area
Throughput,1.975030,catapult,LUT,1460,catapult_fpga_area
Throughput,1.975030,catapult,FF,275,catapult_fpga_area
Throughput,1.975030,catapult,DSP,1,catapult_fpga_area
Throughput,1.975030,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007862,catapult,CLB,420,catapult_fpga_area
Throughput,2.007862,catapult,LUT,2022,catapult_fpga_area
Throughput,2.007862,catapult,FF,282,catapult_fpga_area
Throughput,2.007862,catapult,DSP,1,catapult_fpga_area
Throughput,2.007862,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052280,catapult,CLB,354,catapult_fpga_area
Throughput,2.052280,catapult,LUT,1916,catapult_fpga_area
Throughput,2.052280,catapult,FF,282,catapult_fpga_area
Throughput,2.052280,catapult,DSP,1,catapult_fpga_area
Throughput,2.052280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919341,catapult,CLB,538,catapult_fpga_area
Throughput,1.919341,catapult,LUT,2440,catapult_fpga_area
Throughput,1.919341,catapult,FF,286,catapult_fpga_area
Throughput,1.919341,catapult,DSP,1,catapult_fpga_area
Throughput,1.919341,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030628,catapult,CLB,671,catapult_fpga_area
Throughput,2.030628,catapult,LUT,3122,catapult_fpga_area
Throughput,2.030628,catapult,FF,293,catapult_fpga_area
Throughput,2.030628,catapult,DSP,1,catapult_fpga_area
Throughput,2.030628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006739,catapult,CLB,553,catapult_fpga_area
Throughput,2.006739,catapult,LUT,2857,catapult_fpga_area
Throughput,2.006739,catapult,FF,300,catapult_fpga_area
Throughput,2.006739,catapult,DSP,1,catapult_fpga_area
Throughput,2.006739,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086823,catapult,CLB,660,catapult_fpga_area
Throughput,2.086823,catapult,LUT,3706,catapult_fpga_area
Throughput,2.086823,catapult,FF,301,catapult_fpga_area
Throughput,2.086823,catapult,DSP,1,catapult_fpga_area
Throughput,2.086823,catapult,BRAM,0,catapult_fpga_area
Throughput,2.201359,catapult,CLB,356,catapult_fpga_area
Throughput,2.201359,catapult,LUT,1917,catapult_fpga_area
Throughput,2.201359,catapult,FF,283,catapult_fpga_area
Throughput,2.201359,catapult,DSP,1,catapult_fpga_area
Throughput,2.201359,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986439,catapult,CLB,467,catapult_fpga_area
Throughput,1.986439,catapult,LUT,2291,catapult_fpga_area
Throughput,1.986439,catapult,FF,283,catapult_fpga_area
Throughput,1.986439,catapult,DSP,1,catapult_fpga_area
Throughput,1.986439,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,691,catapult_fpga_area
Throughput,2.019503,catapult,LUT,3365,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,1,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924917,catapult,CLB,147,catapult_fpga_area
Throughput,1.924917,catapult,LUT,736,catapult_fpga_area
Throughput,1.924917,catapult,FF,263,catapult_fpga_area
Throughput,1.924917,catapult,DSP,1,catapult_fpga_area
Throughput,1.924917,catapult,BRAM,0,catapult_fpga_area
Throughput,1.775049,catapult,CLB,218,catapult_fpga_area
Throughput,1.775049,catapult,LUT,1125,catapult_fpga_area
Throughput,1.775049,catapult,FF,265,catapult_fpga_area
Throughput,1.775049,catapult,DSP,1,catapult_fpga_area
Throughput,1.775049,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963309,catapult,CLB,384,catapult_fpga_area
Throughput,1.963309,catapult,LUT,1665,catapult_fpga_area
Throughput,1.963309,catapult,FF,272,catapult_fpga_area
Throughput,1.963309,catapult,DSP,1,catapult_fpga_area
Throughput,1.963309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972280,catapult,CLB,195,catapult_fpga_area
Throughput,1.972280,catapult,LUT,1032,catapult_fpga_area
Throughput,1.972280,catapult,FF,264,catapult_fpga_area
Throughput,1.972280,catapult,DSP,1,catapult_fpga_area
Throughput,1.972280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885564,catapult,CLB,258,catapult_fpga_area
Throughput,1.885564,catapult,LUT,1456,catapult_fpga_area
Throughput,1.885564,catapult,FF,268,catapult_fpga_area
Throughput,1.885564,catapult,DSP,1,catapult_fpga_area
Throughput,1.885564,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078968,catapult,CLB,294,catapult_fpga_area
Throughput,2.078968,catapult,LUT,1623,catapult_fpga_area
Throughput,2.078968,catapult,FF,265,catapult_fpga_area
Throughput,2.078968,catapult,DSP,1,catapult_fpga_area
Throughput,2.078968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027603,catapult,CLB,277,catapult_fpga_area
Throughput,2.027603,catapult,LUT,1316,catapult_fpga_area
Throughput,2.027603,catapult,FF,264,catapult_fpga_area
Throughput,2.027603,catapult,DSP,1,catapult_fpga_area
Throughput,2.027603,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045411,catapult,CLB,386,catapult_fpga_area
Throughput,2.045411,catapult,LUT,1914,catapult_fpga_area
Throughput,2.045411,catapult,FF,269,catapult_fpga_area
Throughput,2.045411,catapult,DSP,1,catapult_fpga_area
Throughput,2.045411,catapult,BRAM,0,catapult_fpga_area
Throughput,2.087735,catapult,CLB,545,catapult_fpga_area
Throughput,2.087735,catapult,LUT,2710,catapult_fpga_area
Throughput,2.087735,catapult,FF,283,catapult_fpga_area
Throughput,2.087735,catapult,DSP,1,catapult_fpga_area
Throughput,2.087735,catapult,BRAM,0,catapult_fpga_area
Throughput,2.187336,catapult,CLB,348,catapult_fpga_area
Throughput,2.187336,catapult,LUT,1859,catapult_fpga_area
Throughput,2.187336,catapult,FF,265,catapult_fpga_area
Throughput,2.187336,catapult,DSP,1,catapult_fpga_area
Throughput,2.187336,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032228,catapult,CLB,364,catapult_fpga_area
Throughput,2.032228,catapult,LUT,1961,catapult_fpga_area
Throughput,2.032228,catapult,FF,265,catapult_fpga_area
Throughput,2.032228,catapult,DSP,1,catapult_fpga_area
Throughput,2.032228,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049573,catapult,CLB,552,catapult_fpga_area
Throughput,2.049573,catapult,LUT,2761,catapult_fpga_area
Throughput,2.049573,catapult,FF,274,catapult_fpga_area
Throughput,2.049573,catapult,DSP,1,catapult_fpga_area
Throughput,2.049573,catapult,BRAM,0,catapult_fpga_area
Throughput,1.649372,catapult,CLB,91,catapult_fpga_area
Throughput,1.649372,catapult,LUT,382,catapult_fpga_area
Throughput,1.649372,catapult,FF,255,catapult_fpga_area
Throughput,1.649372,catapult,DSP,1,catapult_fpga_area
Throughput,1.649372,catapult,BRAM,0,catapult_fpga_area
Throughput,1.621760,catapult,CLB,112,catapult_fpga_area
Throughput,1.621760,catapult,LUT,414,catapult_fpga_area
Throughput,1.621760,catapult,FF,257,catapult_fpga_area
Throughput,1.621760,catapult,DSP,1,catapult_fpga_area
Throughput,1.621760,catapult,BRAM,0,catapult_fpga_area
Throughput,1.648192,catapult,CLB,189,catapult_fpga_area
Throughput,1.648192,catapult,LUT,575,catapult_fpga_area
Throughput,1.648192,catapult,FF,264,catapult_fpga_area
Throughput,1.648192,catapult,DSP,1,catapult_fpga_area
Throughput,1.648192,catapult,BRAM,0,catapult_fpga_area
Throughput,1.542724,catapult,CLB,76,catapult_fpga_area
Throughput,1.542724,catapult,LUT,357,catapult_fpga_area
Throughput,1.542724,catapult,FF,292,catapult_fpga_area
Throughput,1.542724,catapult,DSP,1,catapult_fpga_area
Throughput,1.542724,catapult,BRAM,0,catapult_fpga_area
Throughput,1.626726,catapult,CLB,119,catapult_fpga_area
Throughput,1.626726,catapult,LUT,442,catapult_fpga_area
Throughput,1.626726,catapult,FF,294,catapult_fpga_area
Throughput,1.626726,catapult,DSP,1,catapult_fpga_area
Throughput,1.626726,catapult,BRAM,0,catapult_fpga_area
Throughput,1.553106,catapult,CLB,132,catapult_fpga_area
Throughput,1.553106,catapult,LUT,567,catapult_fpga_area
Throughput,1.553106,catapult,FF,303,catapult_fpga_area
Throughput,1.553106,catapult,DSP,1,catapult_fpga_area
Throughput,1.553106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997993,catapult,CLB,116,catapult_fpga_area
Throughput,1.997993,catapult,LUT,564,catapult_fpga_area
Throughput,1.997993,catapult,FF,331,catapult_fpga_area
Throughput,1.997993,catapult,DSP,1,catapult_fpga_area
Throughput,1.997993,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038104,catapult,CLB,129,catapult_fpga_area
Throughput,2.038104,catapult,LUT,570,catapult_fpga_area
Throughput,2.038104,catapult,FF,333,catapult_fpga_area
Throughput,2.038104,catapult,DSP,1,catapult_fpga_area
Throughput,2.038104,catapult,BRAM,0,catapult_fpga_area
Throughput,1.956702,catapult,CLB,166,catapult_fpga_area
Throughput,1.956702,catapult,LUT,840,catapult_fpga_area
Throughput,1.956702,catapult,FF,340,catapult_fpga_area
Throughput,1.956702,catapult,DSP,1,catapult_fpga_area
Throughput,1.956702,catapult,BRAM,0,catapult_fpga_area
Throughput,1.830879,catapult,CLB,115,catapult_fpga_area
Throughput,1.830879,catapult,LUT,548,catapult_fpga_area
Throughput,1.830879,catapult,FF,263,catapult_fpga_area
Throughput,1.830879,catapult,DSP,1,catapult_fpga_area
Throughput,1.830879,catapult,BRAM,0,catapult_fpga_area
Throughput,1.873348,catapult,CLB,161,catapult_fpga_area
Throughput,1.873348,catapult,LUT,638,catapult_fpga_area
Throughput,1.873348,catapult,FF,265,catapult_fpga_area
Throughput,1.873348,catapult,DSP,1,catapult_fpga_area
Throughput,1.873348,catapult,BRAM,0,catapult_fpga_area
Throughput,1.929501,catapult,CLB,234,catapult_fpga_area
Throughput,1.929501,catapult,LUT,959,catapult_fpga_area
Throughput,1.929501,catapult,FF,272,catapult_fpga_area
Throughput,1.929501,catapult,DSP,1,catapult_fpga_area
Throughput,1.929501,catapult,BRAM,0,catapult_fpga_area
Throughput,1.554265,catapult,CLB,77,catapult_fpga_area
Throughput,1.554265,catapult,LUT,359,catapult_fpga_area
Throughput,1.554265,catapult,FF,293,catapult_fpga_area
Throughput,1.554265,catapult,DSP,1,catapult_fpga_area
Throughput,1.554265,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636627,catapult,CLB,102,catapult_fpga_area
Throughput,1.636627,catapult,LUT,452,catapult_fpga_area
Throughput,1.636627,catapult,FF,295,catapult_fpga_area
Throughput,1.636627,catapult,DSP,1,catapult_fpga_area
Throughput,1.636627,catapult,BRAM,0,catapult_fpga_area
Throughput,1.783652,catapult,CLB,141,catapult_fpga_area
Throughput,1.783652,catapult,LUT,595,catapult_fpga_area
Throughput,1.783652,catapult,FF,304,catapult_fpga_area
Throughput,1.783652,catapult,DSP,1,catapult_fpga_area
Throughput,1.783652,catapult,BRAM,0,catapult_fpga_area
Throughput,2.111156,catapult,CLB,118,catapult_fpga_area
Throughput,2.111156,catapult,LUT,543,catapult_fpga_area
Throughput,2.111156,catapult,FF,332,catapult_fpga_area
Throughput,2.111156,catapult,DSP,1,catapult_fpga_area
Throughput,2.111156,catapult,BRAM,0,catapult_fpga_area
Throughput,1.855845,catapult,CLB,138,catapult_fpga_area
Throughput,1.855845,catapult,LUT,654,catapult_fpga_area
Throughput,1.855845,catapult,FF,334,catapult_fpga_area
Throughput,1.855845,catapult,DSP,1,catapult_fpga_area
Throughput,1.855845,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136168,catapult,CLB,216,catapult_fpga_area
Throughput,2.136168,catapult,LUT,827,catapult_fpga_area
Throughput,2.136168,catapult,FF,341,catapult_fpga_area
Throughput,2.136168,catapult,DSP,1,catapult_fpga_area
Throughput,2.136168,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808055,catapult,CLB,136,catapult_fpga_area
Throughput,1.808055,catapult,LUT,637,catapult_fpga_area
Throughput,1.808055,catapult,FF,263,catapult_fpga_area
Throughput,1.808055,catapult,DSP,1,catapult_fpga_area
Throughput,1.808055,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050844,catapult,CLB,176,catapult_fpga_area
Throughput,2.050844,catapult,LUT,803,catapult_fpga_area
Throughput,2.050844,catapult,FF,265,catapult_fpga_area
Throughput,2.050844,catapult,DSP,1,catapult_fpga_area
Throughput,2.050844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.825987,catapult,CLB,230,catapult_fpga_area
Throughput,1.825987,catapult,LUT,1090,catapult_fpga_area
Throughput,1.825987,catapult,FF,272,catapult_fpga_area
Throughput,1.825987,catapult,DSP,1,catapult_fpga_area
Throughput,1.825987,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872639,catapult,CLB,150,catapult_fpga_area
Throughput,1.872639,catapult,LUT,749,catapult_fpga_area
Throughput,1.872639,catapult,FF,264,catapult_fpga_area
Throughput,1.872639,catapult,DSP,1,catapult_fpga_area
Throughput,1.872639,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977396,catapult,CLB,207,catapult_fpga_area
Throughput,1.977396,catapult,LUT,957,catapult_fpga_area
Throughput,1.977396,catapult,FF,266,catapult_fpga_area
Throughput,1.977396,catapult,DSP,1,catapult_fpga_area
Throughput,1.977396,catapult,BRAM,0,catapult_fpga_area
Throughput,2.065637,catapult,CLB,342,catapult_fpga_area
Throughput,2.065637,catapult,LUT,1392,catapult_fpga_area
Throughput,2.065637,catapult,FF,273,catapult_fpga_area
Throughput,2.065637,catapult,DSP,1,catapult_fpga_area
Throughput,2.065637,catapult,BRAM,0,catapult_fpga_area
Throughput,2.043010,catapult,CLB,106,catapult_fpga_area
Throughput,2.043010,catapult,LUT,562,catapult_fpga_area
Throughput,2.043010,catapult,FF,334,catapult_fpga_area
Throughput,2.043010,catapult,DSP,1,catapult_fpga_area
Throughput,2.043010,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971740,catapult,CLB,142,catapult_fpga_area
Throughput,1.971740,catapult,LUT,694,catapult_fpga_area
Throughput,1.971740,catapult,FF,336,catapult_fpga_area
Throughput,1.971740,catapult,DSP,1,catapult_fpga_area
Throughput,1.971740,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877106,catapult,CLB,181,catapult_fpga_area
Throughput,1.877106,catapult,LUT,874,catapult_fpga_area
Throughput,1.877106,catapult,FF,343,catapult_fpga_area
Throughput,1.877106,catapult,DSP,1,catapult_fpga_area
Throughput,1.877106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.763347,catapult,CLB,140,catapult_fpga_area
Throughput,1.763347,catapult,LUT,699,catapult_fpga_area
Throughput,1.763347,catapult,FF,263,catapult_fpga_area
Throughput,1.763347,catapult,DSP,1,catapult_fpga_area
Throughput,1.763347,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941499,catapult,CLB,186,catapult_fpga_area
Throughput,1.941499,catapult,LUT,833,catapult_fpga_area
Throughput,1.941499,catapult,FF,265,catapult_fpga_area
Throughput,1.941499,catapult,DSP,1,catapult_fpga_area
Throughput,1.941499,catapult,BRAM,0,catapult_fpga_area
Throughput,1.814787,catapult,CLB,299,catapult_fpga_area
Throughput,1.814787,catapult,LUT,1155,catapult_fpga_area
Throughput,1.814787,catapult,FF,272,catapult_fpga_area
Throughput,1.814787,catapult,DSP,1,catapult_fpga_area
Throughput,1.814787,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909747,catapult,CLB,172,catapult_fpga_area
Throughput,1.909747,catapult,LUT,902,catapult_fpga_area
Throughput,1.909747,catapult,FF,264,catapult_fpga_area
Throughput,1.909747,catapult,DSP,1,catapult_fpga_area
Throughput,1.909747,catapult,BRAM,0,catapult_fpga_area
Throughput,2.140739,catapult,CLB,250,catapult_fpga_area
Throughput,2.140739,catapult,LUT,1141,catapult_fpga_area
Throughput,2.140739,catapult,FF,266,catapult_fpga_area
Throughput,2.140739,catapult,DSP,1,catapult_fpga_area
Throughput,2.140739,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904321,catapult,CLB,318,catapult_fpga_area
Throughput,1.904321,catapult,LUT,1473,catapult_fpga_area
Throughput,1.904321,catapult,FF,275,catapult_fpga_area
Throughput,1.904321,catapult,DSP,1,catapult_fpga_area
Throughput,1.904321,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925961,catapult,CLB,229,catapult_fpga_area
Throughput,1.925961,catapult,LUT,1116,catapult_fpga_area
Throughput,1.925961,catapult,FF,265,catapult_fpga_area
Throughput,1.925961,catapult,DSP,1,catapult_fpga_area
Throughput,1.925961,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067523,catapult,CLB,472,catapult_fpga_area
Throughput,2.067523,catapult,LUT,2254,catapult_fpga_area
Throughput,2.067523,catapult,FF,279,catapult_fpga_area
Throughput,2.067523,catapult,DSP,1,catapult_fpga_area
Throughput,2.067523,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973392,catapult,CLB,143,catapult_fpga_area
Throughput,1.973392,catapult,LUT,677,catapult_fpga_area
Throughput,1.973392,catapult,FF,263,catapult_fpga_area
Throughput,1.973392,catapult,DSP,1,catapult_fpga_area
Throughput,1.973392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838402,catapult,CLB,156,catapult_fpga_area
Throughput,1.838402,catapult,LUT,829,catapult_fpga_area
Throughput,1.838402,catapult,FF,265,catapult_fpga_area
Throughput,1.838402,catapult,DSP,1,catapult_fpga_area
Throughput,1.838402,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999823,catapult,CLB,272,catapult_fpga_area
Throughput,1.999823,catapult,LUT,1076,catapult_fpga_area
Throughput,1.999823,catapult,FF,272,catapult_fpga_area
Throughput,1.999823,catapult,DSP,1,catapult_fpga_area
Throughput,1.999823,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984680,catapult,CLB,183,catapult_fpga_area
Throughput,1.984680,catapult,LUT,972,catapult_fpga_area
Throughput,1.984680,catapult,FF,264,catapult_fpga_area
Throughput,1.984680,catapult,DSP,1,catapult_fpga_area
Throughput,1.984680,catapult,BRAM,0,catapult_fpga_area
Throughput,2.072930,catapult,CLB,252,catapult_fpga_area
Throughput,2.072930,catapult,LUT,1216,catapult_fpga_area
Throughput,2.072930,catapult,FF,266,catapult_fpga_area
Throughput,2.072930,catapult,DSP,1,catapult_fpga_area
Throughput,2.072930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110448,catapult,CLB,394,catapult_fpga_area
Throughput,2.110448,catapult,LUT,1851,catapult_fpga_area
Throughput,2.110448,catapult,FF,278,catapult_fpga_area
Throughput,2.110448,catapult,DSP,1,catapult_fpga_area
Throughput,2.110448,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028900,catapult,CLB,253,catapult_fpga_area
Throughput,2.028900,catapult,LUT,1369,catapult_fpga_area
Throughput,2.028900,catapult,FF,265,catapult_fpga_area
Throughput,2.028900,catapult,DSP,1,catapult_fpga_area
Throughput,2.028900,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910455,catapult,CLB,368,catapult_fpga_area
Throughput,1.910455,catapult,LUT,1895,catapult_fpga_area
Throughput,1.910455,catapult,FF,270,catapult_fpga_area
Throughput,1.910455,catapult,DSP,1,catapult_fpga_area
Throughput,1.910455,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113133,catapult,CLB,501,catapult_fpga_area
Throughput,2.113133,catapult,LUT,2545,catapult_fpga_area
Throughput,2.113133,catapult,FF,280,catapult_fpga_area
Throughput,2.113133,catapult,DSP,1,catapult_fpga_area
Throughput,2.113133,catapult,BRAM,0,catapult_fpga_area
Throughput,1.650303,catapult,CLB,88,catapult_fpga_area
Throughput,1.650303,catapult,LUT,418,catapult_fpga_area
Throughput,1.650303,catapult,FF,304,catapult_fpga_area
Throughput,1.650303,catapult,DSP,1,catapult_fpga_area
Throughput,1.650303,catapult,BRAM,0,catapult_fpga_area
Throughput,1.607121,catapult,CLB,115,catapult_fpga_area
Throughput,1.607121,catapult,LUT,486,catapult_fpga_area
Throughput,1.607121,catapult,FF,306,catapult_fpga_area
Throughput,1.607121,catapult,DSP,1,catapult_fpga_area
Throughput,1.607121,catapult,BRAM,0,catapult_fpga_area
Throughput,1.671659,catapult,CLB,192,catapult_fpga_area
Throughput,1.671659,catapult,LUT,726,catapult_fpga_area
Throughput,1.671659,catapult,FF,298,catapult_fpga_area
Throughput,1.671659,catapult,DSP,1,catapult_fpga_area
Throughput,1.671659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.737832,catapult,CLB,104,catapult_fpga_area
Throughput,1.737832,catapult,LUT,490,catapult_fpga_area
Throughput,1.737832,catapult,FF,295,catapult_fpga_area
Throughput,1.737832,catapult,DSP,1,catapult_fpga_area
Throughput,1.737832,catapult,BRAM,0,catapult_fpga_area
Throughput,1.613467,catapult,CLB,162,catapult_fpga_area
Throughput,1.613467,catapult,LUT,615,catapult_fpga_area
Throughput,1.613467,catapult,FF,297,catapult_fpga_area
Throughput,1.613467,catapult,DSP,1,catapult_fpga_area
Throughput,1.613467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.974458,catapult,CLB,136,catapult_fpga_area
Throughput,1.974458,catapult,LUT,697,catapult_fpga_area
Throughput,1.974458,catapult,FF,449,catapult_fpga_area
Throughput,1.974458,catapult,DSP,1,catapult_fpga_area
Throughput,1.974458,catapult,BRAM,0,catapult_fpga_area
Throughput,2.154423,catapult,CLB,232,catapult_fpga_area
Throughput,2.154423,catapult,LUT,1115,catapult_fpga_area
Throughput,2.154423,catapult,FF,451,catapult_fpga_area
Throughput,2.154423,catapult,DSP,1,catapult_fpga_area
Throughput,2.154423,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067374,catapult,CLB,295,catapult_fpga_area
Throughput,2.067374,catapult,LUT,1196,catapult_fpga_area
Throughput,2.067374,catapult,FF,382,catapult_fpga_area
Throughput,2.067374,catapult,DSP,1,catapult_fpga_area
Throughput,2.067374,catapult,BRAM,0,catapult_fpga_area
Throughput,2.029761,catapult,CLB,193,catapult_fpga_area
Throughput,2.029761,catapult,LUT,958,catapult_fpga_area
Throughput,2.029761,catapult,FF,420,catapult_fpga_area
Throughput,2.029761,catapult,DSP,1,catapult_fpga_area
Throughput,2.029761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973450,catapult,CLB,309,catapult_fpga_area
Throughput,1.973450,catapult,LUT,1548,catapult_fpga_area
Throughput,1.973450,catapult,FF,423,catapult_fpga_area
Throughput,1.973450,catapult,DSP,1,catapult_fpga_area
Throughput,1.973450,catapult,BRAM,0,catapult_fpga_area
Throughput,1.874907,catapult,CLB,333,catapult_fpga_area
Throughput,1.874907,catapult,LUT,1602,catapult_fpga_area
Throughput,1.874907,catapult,FF,280,catapult_fpga_area
Throughput,1.874907,catapult,DSP,1,catapult_fpga_area
Throughput,1.874907,catapult,BRAM,0,catapult_fpga_area
Throughput,1.764124,catapult,CLB,108,catapult_fpga_area
Throughput,1.764124,catapult,LUT,529,catapult_fpga_area
Throughput,1.764124,catapult,FF,296,catapult_fpga_area
Throughput,1.764124,catapult,DSP,1,catapult_fpga_area
Throughput,1.764124,catapult,BRAM,0,catapult_fpga_area
Throughput,1.946708,catapult,CLB,145,catapult_fpga_area
Throughput,1.946708,catapult,LUT,642,catapult_fpga_area
Throughput,1.946708,catapult,FF,298,catapult_fpga_area
Throughput,1.946708,catapult,DSP,1,catapult_fpga_area
Throughput,1.946708,catapult,BRAM,0,catapult_fpga_area
Throughput,1.813173,catapult,CLB,196,catapult_fpga_area
Throughput,1.813173,catapult,LUT,888,catapult_fpga_area
Throughput,1.813173,catapult,FF,267,catapult_fpga_area
Throughput,1.813173,catapult,DSP,1,catapult_fpga_area
Throughput,1.813173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084881,catapult,CLB,135,catapult_fpga_area
Throughput,2.084881,catapult,LUT,726,catapult_fpga_area
Throughput,2.084881,catapult,FF,450,catapult_fpga_area
Throughput,2.084881,catapult,DSP,1,catapult_fpga_area
Throughput,2.084881,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148002,catapult,CLB,193,catapult_fpga_area
Throughput,2.148002,catapult,LUT,912,catapult_fpga_area
Throughput,2.148002,catapult,FF,452,catapult_fpga_area
Throughput,2.148002,catapult,DSP,1,catapult_fpga_area
Throughput,2.148002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973187,catapult,CLB,210,catapult_fpga_area
Throughput,1.973187,catapult,LUT,1135,catapult_fpga_area
Throughput,1.973187,catapult,FF,387,catapult_fpga_area
Throughput,1.973187,catapult,DSP,1,catapult_fpga_area
Throughput,1.973187,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004725,catapult,CLB,186,catapult_fpga_area
Throughput,2.004725,catapult,LUT,956,catapult_fpga_area
Throughput,2.004725,catapult,FF,421,catapult_fpga_area
Throughput,2.004725,catapult,DSP,1,catapult_fpga_area
Throughput,2.004725,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854558,catapult,CLB,358,catapult_fpga_area
Throughput,1.854558,catapult,LUT,1628,catapult_fpga_area
Throughput,1.854558,catapult,FF,278,catapult_fpga_area
Throughput,1.854558,catapult,DSP,1,catapult_fpga_area
Throughput,1.854558,catapult,BRAM,0,catapult_fpga_area
Throughput,2.003716,catapult,CLB,321,catapult_fpga_area
Throughput,2.003716,catapult,LUT,1585,catapult_fpga_area
Throughput,2.003716,catapult,FF,588,catapult_fpga_area
Throughput,2.003716,catapult,DSP,1,catapult_fpga_area
Throughput,2.003716,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086305,catapult,CLB,651,catapult_fpga_area
Throughput,2.086305,catapult,LUT,3882,catapult_fpga_area
Throughput,2.086305,catapult,FF,658,catapult_fpga_area
Throughput,2.086305,catapult,DSP,1,catapult_fpga_area
Throughput,2.086305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988700,catapult,CLB,463,catapult_fpga_area
Throughput,1.988700,catapult,LUT,2297,catapult_fpga_area
Throughput,1.988700,catapult,FF,295,catapult_fpga_area
Throughput,1.988700,catapult,DSP,1,catapult_fpga_area
Throughput,1.988700,catapult,BRAM,0,catapult_fpga_area
Throughput,1.994583,catapult,CLB,141,catapult_fpga_area
Throughput,1.994583,catapult,LUT,705,catapult_fpga_area
Throughput,1.994583,catapult,FF,452,catapult_fpga_area
Throughput,1.994583,catapult,DSP,1,catapult_fpga_area
Throughput,1.994583,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995053,catapult,CLB,206,catapult_fpga_area
Throughput,1.995053,catapult,LUT,960,catapult_fpga_area
Throughput,1.995053,catapult,FF,454,catapult_fpga_area
Throughput,1.995053,catapult,DSP,1,catapult_fpga_area
Throughput,1.995053,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067336,catapult,CLB,255,catapult_fpga_area
Throughput,2.067336,catapult,LUT,1113,catapult_fpga_area
Throughput,2.067336,catapult,FF,389,catapult_fpga_area
Throughput,2.067336,catapult,DSP,1,catapult_fpga_area
Throughput,2.067336,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905137,catapult,CLB,218,catapult_fpga_area
Throughput,1.905137,catapult,LUT,1071,catapult_fpga_area
Throughput,1.905137,catapult,FF,423,catapult_fpga_area
Throughput,1.905137,catapult,DSP,1,catapult_fpga_area
Throughput,1.905137,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893874,catapult,CLB,384,catapult_fpga_area
Throughput,1.893874,catapult,LUT,1670,catapult_fpga_area
Throughput,1.893874,catapult,FF,284,catapult_fpga_area
Throughput,1.893874,catapult,DSP,1,catapult_fpga_area
Throughput,1.893874,catapult,BRAM,0,catapult_fpga_area
Throughput,2.095528,catapult,CLB,329,catapult_fpga_area
Throughput,2.095528,catapult,LUT,1624,catapult_fpga_area
Throughput,2.095528,catapult,FF,583,catapult_fpga_area
Throughput,2.095528,catapult,DSP,1,catapult_fpga_area
Throughput,2.095528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.055640,catapult,CLB,589,catapult_fpga_area
Throughput,2.055640,catapult,LUT,3267,catapult_fpga_area
Throughput,2.055640,catapult,FF,660,catapult_fpga_area
Throughput,2.055640,catapult,DSP,1,catapult_fpga_area
Throughput,2.055640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102333,catapult,CLB,492,catapult_fpga_area
Throughput,2.102333,catapult,LUT,2366,catapult_fpga_area
Throughput,2.102333,catapult,FF,291,catapult_fpga_area
Throughput,2.102333,catapult,DSP,1,catapult_fpga_area
Throughput,2.102333,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045714,catapult,CLB,549,catapult_fpga_area
Throughput,2.045714,catapult,LUT,2586,catapult_fpga_area
Throughput,2.045714,catapult,FF,895,catapult_fpga_area
Throughput,2.045714,catapult,DSP,1,catapult_fpga_area
Throughput,2.045714,catapult,BRAM,0,catapult_fpga_area
Throughput,2.125018,catapult,CLB,728,catapult_fpga_area
Throughput,2.125018,catapult,LUT,4367,catapult_fpga_area
Throughput,2.125018,catapult,FF,903,catapult_fpga_area
Throughput,2.125018,catapult,DSP,1,catapult_fpga_area
Throughput,2.125018,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174759,catapult,CLB,756,catapult_fpga_area
Throughput,2.174759,catapult,LUT,3846,catapult_fpga_area
Throughput,2.174759,catapult,FF,307,catapult_fpga_area
Throughput,2.174759,catapult,DSP,1,catapult_fpga_area
Throughput,2.174759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963605,catapult,CLB,192,catapult_fpga_area
Throughput,1.963605,catapult,LUT,957,catapult_fpga_area
Throughput,1.963605,catapult,FF,418,catapult_fpga_area
Throughput,1.963605,catapult,DSP,1,catapult_fpga_area
Throughput,1.963605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924412,catapult,CLB,245,catapult_fpga_area
Throughput,1.924412,catapult,LUT,1270,catapult_fpga_area
Throughput,1.924412,catapult,FF,421,catapult_fpga_area
Throughput,1.924412,catapult,DSP,1,catapult_fpga_area
Throughput,1.924412,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885924,catapult,CLB,342,catapult_fpga_area
Throughput,1.885924,catapult,LUT,1587,catapult_fpga_area
Throughput,1.885924,catapult,FF,281,catapult_fpga_area
Throughput,1.885924,catapult,DSP,1,catapult_fpga_area
Throughput,1.885924,catapult,BRAM,0,catapult_fpga_area
Throughput,1.945262,catapult,CLB,346,catapult_fpga_area
Throughput,1.945262,catapult,LUT,1730,catapult_fpga_area
Throughput,1.945262,catapult,FF,589,catapult_fpga_area
Throughput,1.945262,catapult,DSP,1,catapult_fpga_area
Throughput,1.945262,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044051,catapult,CLB,526,catapult_fpga_area
Throughput,2.044051,catapult,LUT,2893,catapult_fpga_area
Throughput,2.044051,catapult,FF,603,catapult_fpga_area
Throughput,2.044051,catapult,DSP,1,catapult_fpga_area
Throughput,2.044051,catapult,BRAM,0,catapult_fpga_area
Throughput,2.117731,catapult,CLB,550,catapult_fpga_area
Throughput,2.117731,catapult,LUT,2747,catapult_fpga_area
Throughput,2.117731,catapult,FF,301,catapult_fpga_area
Throughput,2.117731,catapult,DSP,1,catapult_fpga_area
Throughput,2.117731,catapult,BRAM,0,catapult_fpga_area
Throughput,2.011059,catapult,CLB,507,catapult_fpga_area
Throughput,2.011059,catapult,LUT,2777,catapult_fpga_area
Throughput,2.011059,catapult,FF,903,catapult_fpga_area
Throughput,2.011059,catapult,DSP,1,catapult_fpga_area
Throughput,2.011059,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110075,catapult,CLB,880,catapult_fpga_area
Throughput,2.110075,catapult,LUT,5207,catapult_fpga_area
Throughput,2.110075,catapult,FF,975,catapult_fpga_area
Throughput,2.110075,catapult,DSP,1,catapult_fpga_area
Throughput,2.110075,catapult,BRAM,0,catapult_fpga_area
Throughput,2.157002,catapult,CLB,719,catapult_fpga_area
Throughput,2.157002,catapult,LUT,3896,catapult_fpga_area
Throughput,2.157002,catapult,FF,313,catapult_fpga_area
Throughput,2.157002,catapult,DSP,1,catapult_fpga_area
Throughput,2.157002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.601179,catapult,CLB,87,catapult_fpga_area
Throughput,1.601179,catapult,LUT,476,catapult_fpga_area
Throughput,1.601179,catapult,FF,303,catapult_fpga_area
Throughput,1.601179,catapult,DSP,1,catapult_fpga_area
Throughput,1.601179,catapult,BRAM,0,catapult_fpga_area
Throughput,1.773875,catapult,CLB,145,catapult_fpga_area
Throughput,1.773875,catapult,LUT,620,catapult_fpga_area
Throughput,1.773875,catapult,FF,305,catapult_fpga_area
Throughput,1.773875,catapult,DSP,1,catapult_fpga_area
Throughput,1.773875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.483325,catapult,CLB,218,catapult_fpga_area
Throughput,1.483325,catapult,LUT,871,catapult_fpga_area
Throughput,1.483325,catapult,FF,312,catapult_fpga_area
Throughput,1.483325,catapult,DSP,1,catapult_fpga_area
Throughput,1.483325,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086070,catapult,CLB,147,catapult_fpga_area
Throughput,2.086070,catapult,LUT,747,catapult_fpga_area
Throughput,2.086070,catapult,FF,351,catapult_fpga_area
Throughput,2.086070,catapult,DSP,1,catapult_fpga_area
Throughput,2.086070,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957033,catapult,CLB,192,catapult_fpga_area
Throughput,1.957033,catapult,LUT,945,catapult_fpga_area
Throughput,1.957033,catapult,FF,358,catapult_fpga_area
Throughput,1.957033,catapult,DSP,1,catapult_fpga_area
Throughput,1.957033,catapult,BRAM,0,catapult_fpga_area
Throughput,2.307978,catapult,CLB,297,catapult_fpga_area
Throughput,2.307978,catapult,LUT,1317,catapult_fpga_area
Throughput,2.307978,catapult,FF,366,catapult_fpga_area
Throughput,2.307978,catapult,DSP,1,catapult_fpga_area
Throughput,2.307978,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820867,catapult,CLB,194,catapult_fpga_area
Throughput,1.820867,catapult,LUT,959,catapult_fpga_area
Throughput,1.820867,catapult,FF,265,catapult_fpga_area
Throughput,1.820867,catapult,DSP,1,catapult_fpga_area
Throughput,1.820867,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871965,catapult,CLB,243,catapult_fpga_area
Throughput,1.871965,catapult,LUT,1145,catapult_fpga_area
Throughput,1.871965,catapult,FF,267,catapult_fpga_area
Throughput,1.871965,catapult,DSP,1,catapult_fpga_area
Throughput,1.871965,catapult,BRAM,0,catapult_fpga_area
Throughput,1.953395,catapult,CLB,349,catapult_fpga_area
Throughput,1.953395,catapult,LUT,1608,catapult_fpga_area
Throughput,1.953395,catapult,FF,274,catapult_fpga_area
Throughput,1.953395,catapult,DSP,1,catapult_fpga_area
Throughput,1.953395,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032888,catapult,CLB,260,catapult_fpga_area
Throughput,2.032888,catapult,LUT,1310,catapult_fpga_area
Throughput,2.032888,catapult,FF,266,catapult_fpga_area
Throughput,2.032888,catapult,DSP,1,catapult_fpga_area
Throughput,2.032888,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906663,catapult,CLB,324,catapult_fpga_area
Throughput,1.906663,catapult,LUT,1645,catapult_fpga_area
Throughput,1.906663,catapult,FF,268,catapult_fpga_area
Throughput,1.906663,catapult,DSP,1,catapult_fpga_area
Throughput,1.906663,catapult,BRAM,0,catapult_fpga_area
Throughput,1.890564,catapult,CLB,469,catapult_fpga_area
Throughput,1.890564,catapult,LUT,2392,catapult_fpga_area
Throughput,1.890564,catapult,FF,279,catapult_fpga_area
Throughput,1.890564,catapult,DSP,1,catapult_fpga_area
Throughput,1.890564,catapult,BRAM,0,catapult_fpga_area
Throughput,2.287530,catapult,CLB,144,catapult_fpga_area
Throughput,2.287530,catapult,LUT,758,catapult_fpga_area
Throughput,2.287530,catapult,FF,352,catapult_fpga_area
Throughput,2.287530,catapult,DSP,1,catapult_fpga_area
Throughput,2.287530,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035253,catapult,CLB,230,catapult_fpga_area
Throughput,2.035253,catapult,LUT,984,catapult_fpga_area
Throughput,2.035253,catapult,FF,360,catapult_fpga_area
Throughput,2.035253,catapult,DSP,1,catapult_fpga_area
Throughput,2.035253,catapult,BRAM,0,catapult_fpga_area
Throughput,2.166876,catapult,CLB,274,catapult_fpga_area
Throughput,2.166876,catapult,LUT,1229,catapult_fpga_area
Throughput,2.166876,catapult,FF,361,catapult_fpga_area
Throughput,2.166876,catapult,DSP,1,catapult_fpga_area
Throughput,2.166876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.773392,catapult,CLB,188,catapult_fpga_area
Throughput,1.773392,catapult,LUT,1009,catapult_fpga_area
Throughput,1.773392,catapult,FF,265,catapult_fpga_area
Throughput,1.773392,catapult,DSP,1,catapult_fpga_area
Throughput,1.773392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986199,catapult,CLB,243,catapult_fpga_area
Throughput,1.986199,catapult,LUT,1173,catapult_fpga_area
Throughput,1.986199,catapult,FF,267,catapult_fpga_area
Throughput,1.986199,catapult,DSP,1,catapult_fpga_area
Throughput,1.986199,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871162,catapult,CLB,407,catapult_fpga_area
Throughput,1.871162,catapult,LUT,1695,catapult_fpga_area
Throughput,1.871162,catapult,FF,274,catapult_fpga_area
Throughput,1.871162,catapult,DSP,1,catapult_fpga_area
Throughput,1.871162,catapult,BRAM,0,catapult_fpga_area
Throughput,1.955727,catapult,CLB,293,catapult_fpga_area
Throughput,1.955727,catapult,LUT,1510,catapult_fpga_area
Throughput,1.955727,catapult,FF,271,catapult_fpga_area
Throughput,1.955727,catapult,DSP,1,catapult_fpga_area
Throughput,1.955727,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871264,catapult,CLB,353,catapult_fpga_area
Throughput,1.871264,catapult,LUT,1775,catapult_fpga_area
Throughput,1.871264,catapult,FF,276,catapult_fpga_area
Throughput,1.871264,catapult,DSP,1,catapult_fpga_area
Throughput,1.871264,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978360,catapult,CLB,495,catapult_fpga_area
Throughput,1.978360,catapult,LUT,2458,catapult_fpga_area
Throughput,1.978360,catapult,FF,282,catapult_fpga_area
Throughput,1.978360,catapult,DSP,1,catapult_fpga_area
Throughput,1.978360,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078150,catapult,CLB,375,catapult_fpga_area
Throughput,2.078150,catapult,LUT,2103,catapult_fpga_area
Throughput,2.078150,catapult,FF,280,catapult_fpga_area
Throughput,2.078150,catapult,DSP,1,catapult_fpga_area
Throughput,2.078150,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133913,catapult,CLB,595,catapult_fpga_area
Throughput,2.133913,catapult,LUT,3117,catapult_fpga_area
Throughput,2.133913,catapult,FF,285,catapult_fpga_area
Throughput,2.133913,catapult,DSP,1,catapult_fpga_area
Throughput,2.133913,catapult,BRAM,0,catapult_fpga_area
Throughput,2.024254,catapult,CLB,684,catapult_fpga_area
Throughput,2.024254,catapult,LUT,3545,catapult_fpga_area
Throughput,2.024254,catapult,FF,292,catapult_fpga_area
Throughput,2.024254,catapult,DSP,1,catapult_fpga_area
Throughput,2.024254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.900829,catapult,CLB,204,catapult_fpga_area
Throughput,1.900829,catapult,LUT,986,catapult_fpga_area
Throughput,1.900829,catapult,FF,265,catapult_fpga_area
Throughput,1.900829,catapult,DSP,1,catapult_fpga_area
Throughput,1.900829,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012149,catapult,CLB,254,catapult_fpga_area
Throughput,2.012149,catapult,LUT,1276,catapult_fpga_area
Throughput,2.012149,catapult,FF,272,catapult_fpga_area
Throughput,2.012149,catapult,DSP,1,catapult_fpga_area
Throughput,2.012149,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858589,catapult,CLB,364,catapult_fpga_area
Throughput,1.858589,catapult,LUT,1625,catapult_fpga_area
Throughput,1.858589,catapult,FF,274,catapult_fpga_area
Throughput,1.858589,catapult,DSP,1,catapult_fpga_area
Throughput,1.858589,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896129,catapult,CLB,296,catapult_fpga_area
Throughput,1.896129,catapult,LUT,1597,catapult_fpga_area
Throughput,1.896129,catapult,FF,271,catapult_fpga_area
Throughput,1.896129,catapult,DSP,1,catapult_fpga_area
Throughput,1.896129,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985499,catapult,CLB,406,catapult_fpga_area
Throughput,1.985499,catapult,LUT,2114,catapult_fpga_area
Throughput,1.985499,catapult,FF,281,catapult_fpga_area
Throughput,1.985499,catapult,DSP,1,catapult_fpga_area
Throughput,1.985499,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028200,catapult,CLB,501,catapult_fpga_area
Throughput,2.028200,catapult,LUT,2507,catapult_fpga_area
Throughput,2.028200,catapult,FF,282,catapult_fpga_area
Throughput,2.028200,catapult,DSP,1,catapult_fpga_area
Throughput,2.028200,catapult,BRAM,0,catapult_fpga_area
Throughput,2.124654,catapult,CLB,460,catapult_fpga_area
Throughput,2.124654,catapult,LUT,2366,catapult_fpga_area
Throughput,2.124654,catapult,FF,288,catapult_fpga_area
Throughput,2.124654,catapult,DSP,1,catapult_fpga_area
Throughput,2.124654,catapult,BRAM,0,catapult_fpga_area
Throughput,2.109488,catapult,CLB,571,catapult_fpga_area
Throughput,2.109488,catapult,LUT,2998,catapult_fpga_area
Throughput,2.109488,catapult,FF,290,catapult_fpga_area
Throughput,2.109488,catapult,DSP,1,catapult_fpga_area
Throughput,2.109488,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045090,catapult,CLB,724,catapult_fpga_area
Throughput,2.045090,catapult,LUT,3737,catapult_fpga_area
Throughput,2.045090,catapult,FF,298,catapult_fpga_area
Throughput,2.045090,catapult,DSP,1,catapult_fpga_area
Throughput,2.045090,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906663,catapult,CLB,310,catapult_fpga_area
Throughput,1.906663,catapult,LUT,1588,catapult_fpga_area
Throughput,1.906663,catapult,FF,275,catapult_fpga_area
Throughput,1.906663,catapult,DSP,1,catapult_fpga_area
Throughput,1.906663,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113432,catapult,CLB,362,catapult_fpga_area
Throughput,2.113432,catapult,LUT,1758,catapult_fpga_area
Throughput,2.113432,catapult,FF,275,catapult_fpga_area
Throughput,2.113432,catapult,DSP,1,catapult_fpga_area
Throughput,2.113432,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987177,catapult,CLB,520,catapult_fpga_area
Throughput,1.987177,catapult,LUT,2371,catapult_fpga_area
Throughput,1.987177,catapult,FF,284,catapult_fpga_area
Throughput,1.987177,catapult,DSP,1,catapult_fpga_area
Throughput,1.987177,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935330,catapult,CLB,469,catapult_fpga_area
Throughput,1.935330,catapult,LUT,2625,catapult_fpga_area
Throughput,1.935330,catapult,FF,279,catapult_fpga_area
Throughput,1.935330,catapult,DSP,1,catapult_fpga_area
Throughput,1.935330,catapult,BRAM,0,catapult_fpga_area
Throughput,2.058067,catapult,CLB,724,catapult_fpga_area
Throughput,2.058067,catapult,LUT,4244,catapult_fpga_area
Throughput,2.058067,catapult,FF,310,catapult_fpga_area
Throughput,2.058067,catapult,DSP,1,catapult_fpga_area
Throughput,2.058067,catapult,BRAM,0,catapult_fpga_area
Throughput,2.105669,catapult,CLB,808,catapult_fpga_area
Throughput,2.105669,catapult,LUT,4178,catapult_fpga_area
Throughput,2.105669,catapult,FF,307,catapult_fpga_area
Throughput,2.105669,catapult,DSP,1,catapult_fpga_area
Throughput,2.105669,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915666,catapult,CLB,133,catapult_fpga_area
Throughput,1.915666,catapult,LUT,643,catapult_fpga_area
Throughput,1.915666,catapult,FF,339,catapult_fpga_area
Throughput,1.915666,catapult,DSP,1,catapult_fpga_area
Throughput,1.915666,catapult,BRAM,0,catapult_fpga_area
Throughput,2.055357,catapult,CLB,194,catapult_fpga_area
Throughput,2.055357,catapult,LUT,940,catapult_fpga_area
Throughput,2.055357,catapult,FF,341,catapult_fpga_area
Throughput,2.055357,catapult,DSP,1,catapult_fpga_area
Throughput,2.055357,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896932,catapult,CLB,292,catapult_fpga_area
Throughput,1.896932,catapult,LUT,1315,catapult_fpga_area
Throughput,1.896932,catapult,FF,349,catapult_fpga_area
Throughput,1.896932,catapult,DSP,1,catapult_fpga_area
Throughput,1.896932,catapult,BRAM,0,catapult_fpga_area
Throughput,1.802085,catapult,CLB,137,catapult_fpga_area
Throughput,1.802085,catapult,LUT,709,catapult_fpga_area
Throughput,1.802085,catapult,FF,265,catapult_fpga_area
Throughput,1.802085,catapult,DSP,1,catapult_fpga_area
Throughput,1.802085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.759767,catapult,CLB,200,catapult_fpga_area
Throughput,1.759767,catapult,LUT,944,catapult_fpga_area
Throughput,1.759767,catapult,FF,267,catapult_fpga_area
Throughput,1.759767,catapult,DSP,1,catapult_fpga_area
Throughput,1.759767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904063,catapult,CLB,285,catapult_fpga_area
Throughput,1.904063,catapult,LUT,1428,catapult_fpga_area
Throughput,1.904063,catapult,FF,276,catapult_fpga_area
Throughput,1.904063,catapult,DSP,1,catapult_fpga_area
Throughput,1.904063,catapult,BRAM,0,catapult_fpga_area
Throughput,1.845659,catapult,CLB,224,catapult_fpga_area
Throughput,1.845659,catapult,LUT,1123,catapult_fpga_area
Throughput,1.845659,catapult,FF,266,catapult_fpga_area
Throughput,1.845659,catapult,DSP,1,catapult_fpga_area
Throughput,1.845659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979309,catapult,CLB,288,catapult_fpga_area
Throughput,1.979309,catapult,LUT,1348,catapult_fpga_area
Throughput,1.979309,catapult,FF,268,catapult_fpga_area
Throughput,1.979309,catapult,DSP,1,catapult_fpga_area
Throughput,1.979309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915952,catapult,CLB,455,catapult_fpga_area
Throughput,1.915952,catapult,LUT,2317,catapult_fpga_area
Throughput,1.915952,catapult,FF,280,catapult_fpga_area
Throughput,1.915952,catapult,DSP,1,catapult_fpga_area
Throughput,1.915952,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999586,catapult,CLB,262,catapult_fpga_area
Throughput,1.999586,catapult,LUT,1337,catapult_fpga_area
Throughput,1.999586,catapult,FF,267,catapult_fpga_area
Throughput,1.999586,catapult,DSP,1,catapult_fpga_area
Throughput,1.999586,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020858,catapult,CLB,405,catapult_fpga_area
Throughput,2.020858,catapult,LUT,2176,catapult_fpga_area
Throughput,2.020858,catapult,FF,271,catapult_fpga_area
Throughput,2.020858,catapult,DSP,1,catapult_fpga_area
Throughput,2.020858,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897849,catapult,CLB,618,catapult_fpga_area
Throughput,1.897849,catapult,LUT,3181,catapult_fpga_area
Throughput,1.897849,catapult,FF,278,catapult_fpga_area
Throughput,1.897849,catapult,DSP,1,catapult_fpga_area
Throughput,1.897849,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840731,catapult,CLB,157,catapult_fpga_area
Throughput,1.840731,catapult,LUT,777,catapult_fpga_area
Throughput,1.840731,catapult,FF,265,catapult_fpga_area
Throughput,1.840731,catapult,DSP,1,catapult_fpga_area
Throughput,1.840731,catapult,BRAM,0,catapult_fpga_area
Throughput,1.786844,catapult,CLB,198,catapult_fpga_area
Throughput,1.786844,catapult,LUT,995,catapult_fpga_area
Throughput,1.786844,catapult,FF,267,catapult_fpga_area
Throughput,1.786844,catapult,DSP,1,catapult_fpga_area
Throughput,1.786844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.886755,catapult,CLB,290,catapult_fpga_area
Throughput,1.886755,catapult,LUT,1483,catapult_fpga_area
Throughput,1.886755,catapult,FF,276,catapult_fpga_area
Throughput,1.886755,catapult,DSP,1,catapult_fpga_area
Throughput,1.886755,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912618,catapult,CLB,217,catapult_fpga_area
Throughput,1.912618,catapult,LUT,1172,catapult_fpga_area
Throughput,1.912618,catapult,FF,266,catapult_fpga_area
Throughput,1.912618,catapult,DSP,1,catapult_fpga_area
Throughput,1.912618,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938286,catapult,CLB,294,catapult_fpga_area
Throughput,1.938286,catapult,LUT,1596,catapult_fpga_area
Throughput,1.938286,catapult,FF,269,catapult_fpga_area
Throughput,1.938286,catapult,DSP,1,catapult_fpga_area
Throughput,1.938286,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988004,catapult,CLB,461,catapult_fpga_area
Throughput,1.988004,catapult,LUT,2213,catapult_fpga_area
Throughput,1.988004,catapult,FF,281,catapult_fpga_area
Throughput,1.988004,catapult,DSP,1,catapult_fpga_area
Throughput,1.988004,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901153,catapult,CLB,296,catapult_fpga_area
Throughput,1.901153,catapult,LUT,1584,catapult_fpga_area
Throughput,1.901153,catapult,FF,267,catapult_fpga_area
Throughput,1.901153,catapult,DSP,1,catapult_fpga_area
Throughput,1.901153,catapult,BRAM,0,catapult_fpga_area
Throughput,2.047520,catapult,CLB,418,catapult_fpga_area
Throughput,2.047520,catapult,LUT,2186,catapult_fpga_area
Throughput,2.047520,catapult,FF,271,catapult_fpga_area
Throughput,2.047520,catapult,DSP,1,catapult_fpga_area
Throughput,2.047520,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939999,catapult,CLB,654,catapult_fpga_area
Throughput,1.939999,catapult,LUT,3153,catapult_fpga_area
Throughput,1.939999,catapult,FF,283,catapult_fpga_area
Throughput,1.939999,catapult,DSP,1,catapult_fpga_area
Throughput,1.939999,catapult,BRAM,0,catapult_fpga_area
Throughput,1.878429,catapult,CLB,210,catapult_fpga_area
Throughput,1.878429,catapult,LUT,1044,catapult_fpga_area
Throughput,1.878429,catapult,FF,266,catapult_fpga_area
Throughput,1.878429,catapult,DSP,1,catapult_fpga_area
Throughput,1.878429,catapult,BRAM,0,catapult_fpga_area
Throughput,1.880741,catapult,CLB,289,catapult_fpga_area
Throughput,1.880741,catapult,LUT,1510,catapult_fpga_area
Throughput,1.880741,catapult,FF,270,catapult_fpga_area
Throughput,1.880741,catapult,DSP,1,catapult_fpga_area
Throughput,1.880741,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901325,catapult,CLB,451,catapult_fpga_area
Throughput,1.901325,catapult,LUT,2209,catapult_fpga_area
Throughput,1.901325,catapult,FF,283,catapult_fpga_area
Throughput,1.901325,catapult,DSP,1,catapult_fpga_area
Throughput,1.901325,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967885,catapult,CLB,316,catapult_fpga_area
Throughput,1.967885,catapult,LUT,1799,catapult_fpga_area
Throughput,1.967885,catapult,FF,267,catapult_fpga_area
Throughput,1.967885,catapult,DSP,1,catapult_fpga_area
Throughput,1.967885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006272,catapult,CLB,440,catapult_fpga_area
Throughput,2.006272,catapult,LUT,2363,catapult_fpga_area
Throughput,2.006272,catapult,FF,271,catapult_fpga_area
Throughput,2.006272,catapult,DSP,1,catapult_fpga_area
Throughput,2.006272,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052752,catapult,CLB,627,catapult_fpga_area
Throughput,2.052752,catapult,LUT,3234,catapult_fpga_area
Throughput,2.052752,catapult,FF,282,catapult_fpga_area
Throughput,2.052752,catapult,DSP,1,catapult_fpga_area
Throughput,2.052752,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888836,catapult,CLB,300,catapult_fpga_area
Throughput,1.888836,catapult,LUT,1606,catapult_fpga_area
Throughput,1.888836,catapult,FF,267,catapult_fpga_area
Throughput,1.888836,catapult,DSP,1,catapult_fpga_area
Throughput,1.888836,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999386,catapult,CLB,462,catapult_fpga_area
Throughput,1.999386,catapult,LUT,2319,catapult_fpga_area
Throughput,1.999386,catapult,FF,271,catapult_fpga_area
Throughput,1.999386,catapult,DSP,1,catapult_fpga_area
Throughput,1.999386,catapult,BRAM,0,catapult_fpga_area
Throughput,2.010025,catapult,CLB,655,catapult_fpga_area
Throughput,2.010025,catapult,LUT,3276,catapult_fpga_area
Throughput,2.010025,catapult,FF,281,catapult_fpga_area
Throughput,2.010025,catapult,DSP,1,catapult_fpga_area
Throughput,2.010025,catapult,BRAM,0,catapult_fpga_area
Throughput,1.582949,catapult,CLB,81,catapult_fpga_area
Throughput,1.582949,catapult,LUT,352,catapult_fpga_area
Throughput,1.582949,catapult,FF,282,catapult_fpga_area
Throughput,1.582949,catapult,DSP,1,catapult_fpga_area
Throughput,1.582949,catapult,BRAM,0,catapult_fpga_area
Throughput,1.624202,catapult,CLB,128,catapult_fpga_area
Throughput,1.624202,catapult,LUT,447,catapult_fpga_area
Throughput,1.624202,catapult,FF,284,catapult_fpga_area
Throughput,1.624202,catapult,DSP,1,catapult_fpga_area
Throughput,1.624202,catapult,BRAM,0,catapult_fpga_area
Throughput,1.652254,catapult,CLB,147,catapult_fpga_area
Throughput,1.652254,catapult,LUT,575,catapult_fpga_area
Throughput,1.652254,catapult,FF,294,catapult_fpga_area
Throughput,1.652254,catapult,DSP,1,catapult_fpga_area
Throughput,1.652254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.623505,catapult,CLB,85,catapult_fpga_area
Throughput,1.623505,catapult,LUT,378,catapult_fpga_area
Throughput,1.623505,catapult,FF,310,catapult_fpga_area
Throughput,1.623505,catapult,DSP,1,catapult_fpga_area
Throughput,1.623505,catapult,BRAM,0,catapult_fpga_area
Throughput,1.656974,catapult,CLB,105,catapult_fpga_area
Throughput,1.656974,catapult,LUT,479,catapult_fpga_area
Throughput,1.656974,catapult,FF,312,catapult_fpga_area
Throughput,1.656974,catapult,DSP,1,catapult_fpga_area
Throughput,1.656974,catapult,BRAM,0,catapult_fpga_area
Throughput,1.678187,catapult,CLB,153,catapult_fpga_area
Throughput,1.678187,catapult,LUT,624,catapult_fpga_area
Throughput,1.678187,catapult,FF,321,catapult_fpga_area
Throughput,1.678187,catapult,DSP,1,catapult_fpga_area
Throughput,1.678187,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971026,catapult,CLB,135,catapult_fpga_area
Throughput,1.971026,catapult,LUT,596,catapult_fpga_area
Throughput,1.971026,catapult,FF,367,catapult_fpga_area
Throughput,1.971026,catapult,DSP,1,catapult_fpga_area
Throughput,1.971026,catapult,BRAM,0,catapult_fpga_area
Throughput,2.231457,catapult,CLB,164,catapult_fpga_area
Throughput,2.231457,catapult,LUT,724,catapult_fpga_area
Throughput,2.231457,catapult,FF,369,catapult_fpga_area
Throughput,2.231457,catapult,DSP,1,catapult_fpga_area
Throughput,2.231457,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954764,catapult,CLB,207,catapult_fpga_area
Throughput,1.954764,catapult,LUT,1010,catapult_fpga_area
Throughput,1.954764,catapult,FF,376,catapult_fpga_area
Throughput,1.954764,catapult,DSP,1,catapult_fpga_area
Throughput,1.954764,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897898,catapult,CLB,157,catapult_fpga_area
Throughput,1.897898,catapult,LUT,815,catapult_fpga_area
Throughput,1.897898,catapult,FF,263,catapult_fpga_area
Throughput,1.897898,catapult,DSP,1,catapult_fpga_area
Throughput,1.897898,catapult,BRAM,0,catapult_fpga_area
Throughput,1.795615,catapult,CLB,208,catapult_fpga_area
Throughput,1.795615,catapult,LUT,1093,catapult_fpga_area
Throughput,1.795615,catapult,FF,265,catapult_fpga_area
Throughput,1.795615,catapult,DSP,1,catapult_fpga_area
Throughput,1.795615,catapult,BRAM,0,catapult_fpga_area
Throughput,1.879044,catapult,CLB,292,catapult_fpga_area
Throughput,1.879044,catapult,LUT,1337,catapult_fpga_area
Throughput,1.879044,catapult,FF,272,catapult_fpga_area
Throughput,1.879044,catapult,DSP,1,catapult_fpga_area
Throughput,1.879044,catapult,BRAM,0,catapult_fpga_area
Throughput,1.664512,catapult,CLB,93,catapult_fpga_area
Throughput,1.664512,catapult,LUT,375,catapult_fpga_area
Throughput,1.664512,catapult,FF,255,catapult_fpga_area
Throughput,1.664512,catapult,DSP,1,catapult_fpga_area
Throughput,1.664512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716844,catapult,CLB,125,catapult_fpga_area
Throughput,1.716844,catapult,LUT,471,catapult_fpga_area
Throughput,1.716844,catapult,FF,257,catapult_fpga_area
Throughput,1.716844,catapult,DSP,1,catapult_fpga_area
Throughput,1.716844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.647067,catapult,CLB,148,catapult_fpga_area
Throughput,1.647067,catapult,LUT,633,catapult_fpga_area
Throughput,1.647067,catapult,FF,266,catapult_fpga_area
Throughput,1.647067,catapult,DSP,1,catapult_fpga_area
Throughput,1.647067,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888196,catapult,CLB,132,catapult_fpga_area
Throughput,1.888196,catapult,LUT,627,catapult_fpga_area
Throughput,1.888196,catapult,FF,368,catapult_fpga_area
Throughput,1.888196,catapult,DSP,1,catapult_fpga_area
Throughput,1.888196,catapult,BRAM,0,catapult_fpga_area
Throughput,1.913651,catapult,CLB,182,catapult_fpga_area
Throughput,1.913651,catapult,LUT,791,catapult_fpga_area
Throughput,1.913651,catapult,FF,370,catapult_fpga_area
Throughput,1.913651,catapult,DSP,1,catapult_fpga_area
Throughput,1.913651,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969041,catapult,CLB,237,catapult_fpga_area
Throughput,1.969041,catapult,LUT,978,catapult_fpga_area
Throughput,1.969041,catapult,FF,377,catapult_fpga_area
Throughput,1.969041,catapult,DSP,1,catapult_fpga_area
Throughput,1.969041,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891835,catapult,CLB,181,catapult_fpga_area
Throughput,1.891835,catapult,LUT,802,catapult_fpga_area
Throughput,1.891835,catapult,FF,263,catapult_fpga_area
Throughput,1.891835,catapult,DSP,1,catapult_fpga_area
Throughput,1.891835,catapult,BRAM,0,catapult_fpga_area
Throughput,1.898670,catapult,CLB,225,catapult_fpga_area
Throughput,1.898670,catapult,LUT,1027,catapult_fpga_area
Throughput,1.898670,catapult,FF,265,catapult_fpga_area
Throughput,1.898670,catapult,DSP,1,catapult_fpga_area
Throughput,1.898670,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952642,catapult,CLB,319,catapult_fpga_area
Throughput,1.952642,catapult,LUT,1347,catapult_fpga_area
Throughput,1.952642,catapult,FF,274,catapult_fpga_area
Throughput,1.952642,catapult,DSP,1,catapult_fpga_area
Throughput,1.952642,catapult,BRAM,0,catapult_fpga_area
Throughput,1.965300,catapult,CLB,234,catapult_fpga_area
Throughput,1.965300,catapult,LUT,1211,catapult_fpga_area
Throughput,1.965300,catapult,FF,264,catapult_fpga_area
Throughput,1.965300,catapult,DSP,1,catapult_fpga_area
Throughput,1.965300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.895540,catapult,CLB,279,catapult_fpga_area
Throughput,1.895540,catapult,LUT,1426,catapult_fpga_area
Throughput,1.895540,catapult,FF,268,catapult_fpga_area
Throughput,1.895540,catapult,DSP,1,catapult_fpga_area
Throughput,1.895540,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904260,catapult,CLB,454,catapult_fpga_area
Throughput,1.904260,catapult,LUT,2022,catapult_fpga_area
Throughput,1.904260,catapult,FF,279,catapult_fpga_area
Throughput,1.904260,catapult,DSP,1,catapult_fpga_area
Throughput,1.904260,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102975,catapult,CLB,119,catapult_fpga_area
Throughput,2.102975,catapult,LUT,602,catapult_fpga_area
Throughput,2.102975,catapult,FF,370,catapult_fpga_area
Throughput,2.102975,catapult,DSP,1,catapult_fpga_area
Throughput,2.102975,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978036,catapult,CLB,176,catapult_fpga_area
Throughput,1.978036,catapult,LUT,747,catapult_fpga_area
Throughput,1.978036,catapult,FF,372,catapult_fpga_area
Throughput,1.978036,catapult,DSP,1,catapult_fpga_area
Throughput,1.978036,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952813,catapult,CLB,227,catapult_fpga_area
Throughput,1.952813,catapult,LUT,948,catapult_fpga_area
Throughput,1.952813,catapult,FF,379,catapult_fpga_area
Throughput,1.952813,catapult,DSP,1,catapult_fpga_area
Throughput,1.952813,catapult,BRAM,0,catapult_fpga_area
Throughput,1.789201,catapult,CLB,163,catapult_fpga_area
Throughput,1.789201,catapult,LUT,795,catapult_fpga_area
Throughput,1.789201,catapult,FF,263,catapult_fpga_area
Throughput,1.789201,catapult,DSP,1,catapult_fpga_area
Throughput,1.789201,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030558,catapult,CLB,188,catapult_fpga_area
Throughput,2.030558,catapult,LUT,961,catapult_fpga_area
Throughput,2.030558,catapult,FF,265,catapult_fpga_area
Throughput,2.030558,catapult,DSP,1,catapult_fpga_area
Throughput,2.030558,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872167,catapult,CLB,276,catapult_fpga_area
Throughput,1.872167,catapult,LUT,1386,catapult_fpga_area
Throughput,1.872167,catapult,FF,272,catapult_fpga_area
Throughput,1.872167,catapult,DSP,1,catapult_fpga_area
Throughput,1.872167,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963718,catapult,CLB,261,catapult_fpga_area
Throughput,1.963718,catapult,LUT,1279,catapult_fpga_area
Throughput,1.963718,catapult,FF,264,catapult_fpga_area
Throughput,1.963718,catapult,DSP,1,catapult_fpga_area
Throughput,1.963718,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969139,catapult,CLB,310,catapult_fpga_area
Throughput,1.969139,catapult,LUT,1584,catapult_fpga_area
Throughput,1.969139,catapult,FF,267,catapult_fpga_area
Throughput,1.969139,catapult,DSP,1,catapult_fpga_area
Throughput,1.969139,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061291,catapult,CLB,469,catapult_fpga_area
Throughput,2.061291,catapult,LUT,2191,catapult_fpga_area
Throughput,2.061291,catapult,FF,280,catapult_fpga_area
Throughput,2.061291,catapult,DSP,1,catapult_fpga_area
Throughput,2.061291,catapult,BRAM,0,catapult_fpga_area
Throughput,2.175994,catapult,CLB,358,catapult_fpga_area
Throughput,2.175994,catapult,LUT,1816,catapult_fpga_area
Throughput,2.175994,catapult,FF,269,catapult_fpga_area
Throughput,2.175994,catapult,DSP,1,catapult_fpga_area
Throughput,2.175994,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133808,catapult,CLB,465,catapult_fpga_area
Throughput,2.133808,catapult,LUT,2527,catapult_fpga_area
Throughput,2.133808,catapult,FF,272,catapult_fpga_area
Throughput,2.133808,catapult,DSP,1,catapult_fpga_area
Throughput,2.133808,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046844,catapult,CLB,688,catapult_fpga_area
Throughput,2.046844,catapult,LUT,3465,catapult_fpga_area
Throughput,2.046844,catapult,FF,283,catapult_fpga_area
Throughput,2.046844,catapult,DSP,1,catapult_fpga_area
Throughput,2.046844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.884214,catapult,CLB,154,catapult_fpga_area
Throughput,1.884214,catapult,LUT,782,catapult_fpga_area
Throughput,1.884214,catapult,FF,263,catapult_fpga_area
Throughput,1.884214,catapult,DSP,1,catapult_fpga_area
Throughput,1.884214,catapult,BRAM,0,catapult_fpga_area
Throughput,1.815380,catapult,CLB,199,catapult_fpga_area
Throughput,1.815380,catapult,LUT,916,catapult_fpga_area
Throughput,1.815380,catapult,FF,265,catapult_fpga_area
Throughput,1.815380,catapult,DSP,1,catapult_fpga_area
Throughput,1.815380,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912266,catapult,CLB,330,catapult_fpga_area
Throughput,1.912266,catapult,LUT,1334,catapult_fpga_area
Throughput,1.912266,catapult,FF,274,catapult_fpga_area
Throughput,1.912266,catapult,DSP,1,catapult_fpga_area
Throughput,1.912266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060727,catapult,CLB,226,catapult_fpga_area
Throughput,2.060727,catapult,LUT,1159,catapult_fpga_area
Throughput,2.060727,catapult,FF,264,catapult_fpga_area
Throughput,2.060727,catapult,DSP,1,catapult_fpga_area
Throughput,2.060727,catapult,BRAM,0,catapult_fpga_area
Throughput,2.105982,catapult,CLB,289,catapult_fpga_area
Throughput,2.105982,catapult,LUT,1491,catapult_fpga_area
Throughput,2.105982,catapult,FF,266,catapult_fpga_area
Throughput,2.105982,catapult,DSP,1,catapult_fpga_area
Throughput,2.105982,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893144,catapult,CLB,507,catapult_fpga_area
Throughput,1.893144,catapult,LUT,2194,catapult_fpga_area
Throughput,1.893144,catapult,FF,285,catapult_fpga_area
Throughput,1.893144,catapult,DSP,1,catapult_fpga_area
Throughput,1.893144,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078260,catapult,CLB,401,catapult_fpga_area
Throughput,2.078260,catapult,LUT,2045,catapult_fpga_area
Throughput,2.078260,catapult,FF,268,catapult_fpga_area
Throughput,2.078260,catapult,DSP,1,catapult_fpga_area
Throughput,2.078260,catapult,BRAM,0,catapult_fpga_area
Throughput,1.929780,catapult,CLB,508,catapult_fpga_area
Throughput,1.929780,catapult,LUT,2721,catapult_fpga_area
Throughput,1.929780,catapult,FF,274,catapult_fpga_area
Throughput,1.929780,catapult,DSP,1,catapult_fpga_area
Throughput,1.929780,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046914,catapult,CLB,695,catapult_fpga_area
Throughput,2.046914,catapult,LUT,3443,catapult_fpga_area
Throughput,2.046914,catapult,FF,284,catapult_fpga_area
Throughput,2.046914,catapult,DSP,1,catapult_fpga_area
Throughput,2.046914,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706830,catapult,CLB,103,catapult_fpga_area
Throughput,1.706830,catapult,LUT,429,catapult_fpga_area
Throughput,1.706830,catapult,FF,330,catapult_fpga_area
Throughput,1.706830,catapult,DSP,1,catapult_fpga_area
Throughput,1.706830,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716442,catapult,CLB,134,catapult_fpga_area
Throughput,1.716442,catapult,LUT,548,catapult_fpga_area
Throughput,1.716442,catapult,FF,332,catapult_fpga_area
Throughput,1.716442,catapult,DSP,1,catapult_fpga_area
Throughput,1.716442,catapult,BRAM,0,catapult_fpga_area
Throughput,1.765436,catapult,CLB,240,catapult_fpga_area
Throughput,1.765436,catapult,LUT,753,catapult_fpga_area
Throughput,1.765436,catapult,FF,305,catapult_fpga_area
Throughput,1.765436,catapult,DSP,1,catapult_fpga_area
Throughput,1.765436,catapult,BRAM,0,catapult_fpga_area
Throughput,1.964186,catapult,CLB,120,catapult_fpga_area
Throughput,1.964186,catapult,LUT,638,catapult_fpga_area
Throughput,1.964186,catapult,FF,407,catapult_fpga_area
Throughput,1.964186,catapult,DSP,1,catapult_fpga_area
Throughput,1.964186,catapult,BRAM,0,catapult_fpga_area
Throughput,2.240297,catapult,CLB,202,catapult_fpga_area
Throughput,2.240297,catapult,LUT,856,catapult_fpga_area
Throughput,2.240297,catapult,FF,409,catapult_fpga_area
Throughput,2.240297,catapult,DSP,1,catapult_fpga_area
Throughput,2.240297,catapult,BRAM,0,catapult_fpga_area
Throughput,2.161074,catapult,CLB,280,catapult_fpga_area
Throughput,2.161074,catapult,LUT,1073,catapult_fpga_area
Throughput,2.161074,catapult,FF,340,catapult_fpga_area
Throughput,2.161074,catapult,DSP,1,catapult_fpga_area
Throughput,2.161074,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840300,catapult,CLB,235,catapult_fpga_area
Throughput,1.840300,catapult,LUT,1045,catapult_fpga_area
Throughput,1.840300,catapult,FF,415,catapult_fpga_area
Throughput,1.840300,catapult,DSP,1,catapult_fpga_area
Throughput,1.840300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991236,catapult,CLB,258,catapult_fpga_area
Throughput,1.991236,catapult,LUT,1225,catapult_fpga_area
Throughput,1.991236,catapult,FF,417,catapult_fpga_area
Throughput,1.991236,catapult,DSP,1,catapult_fpga_area
Throughput,1.991236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835378,catapult,CLB,331,catapult_fpga_area
Throughput,1.835378,catapult,LUT,1347,catapult_fpga_area
Throughput,1.835378,catapult,FF,276,catapult_fpga_area
Throughput,1.835378,catapult,DSP,1,catapult_fpga_area
Throughput,1.835378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.966090,catapult,CLB,260,catapult_fpga_area
Throughput,1.966090,catapult,LUT,1320,catapult_fpga_area
Throughput,1.966090,catapult,FF,571,catapult_fpga_area
Throughput,1.966090,catapult,DSP,1,catapult_fpga_area
Throughput,1.966090,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803674,catapult,CLB,329,catapult_fpga_area
Throughput,1.803674,catapult,LUT,1606,catapult_fpga_area
Throughput,1.803674,catapult,FF,576,catapult_fpga_area
Throughput,1.803674,catapult,DSP,1,catapult_fpga_area
Throughput,1.803674,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086553,catapult,CLB,408,catapult_fpga_area
Throughput,2.086553,catapult,LUT,1870,catapult_fpga_area
Throughput,2.086553,catapult,FF,282,catapult_fpga_area
Throughput,2.086553,catapult,DSP,1,catapult_fpga_area
Throughput,2.086553,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078155,catapult,CLB,143,catapult_fpga_area
Throughput,2.078155,catapult,LUT,678,catapult_fpga_area
Throughput,2.078155,catapult,FF,408,catapult_fpga_area
Throughput,2.078155,catapult,DSP,1,catapult_fpga_area
Throughput,2.078155,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948519,catapult,CLB,185,catapult_fpga_area
Throughput,1.948519,catapult,LUT,863,catapult_fpga_area
Throughput,1.948519,catapult,FF,410,catapult_fpga_area
Throughput,1.948519,catapult,DSP,1,catapult_fpga_area
Throughput,1.948519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924139,catapult,CLB,296,catapult_fpga_area
Throughput,1.924139,catapult,LUT,1098,catapult_fpga_area
Throughput,1.924139,catapult,FF,341,catapult_fpga_area
Throughput,1.924139,catapult,DSP,1,catapult_fpga_area
Throughput,1.924139,catapult,BRAM,0,catapult_fpga_area
Throughput,1.797768,catapult,CLB,199,catapult_fpga_area
Throughput,1.797768,catapult,LUT,1035,catapult_fpga_area
Throughput,1.797768,catapult,FF,416,catapult_fpga_area
Throughput,1.797768,catapult,DSP,1,catapult_fpga_area
Throughput,1.797768,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940512,catapult,CLB,265,catapult_fpga_area
Throughput,1.940512,catapult,LUT,1261,catapult_fpga_area
Throughput,1.940512,catapult,FF,419,catapult_fpga_area
Throughput,1.940512,catapult,DSP,1,catapult_fpga_area
Throughput,1.940512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905588,catapult,CLB,344,catapult_fpga_area
Throughput,1.905588,catapult,LUT,1503,catapult_fpga_area
Throughput,1.905588,catapult,FF,274,catapult_fpga_area
Throughput,1.905588,catapult,DSP,1,catapult_fpga_area
Throughput,1.905588,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932173,catapult,CLB,314,catapult_fpga_area
Throughput,1.932173,catapult,LUT,1579,catapult_fpga_area
Throughput,1.932173,catapult,FF,576,catapult_fpga_area
Throughput,1.932173,catapult,DSP,1,catapult_fpga_area
Throughput,1.932173,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952564,catapult,CLB,387,catapult_fpga_area
Throughput,1.952564,catapult,LUT,1929,catapult_fpga_area
Throughput,1.952564,catapult,FF,579,catapult_fpga_area
Throughput,1.952564,catapult,DSP,1,catapult_fpga_area
Throughput,1.952564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997329,catapult,CLB,449,catapult_fpga_area
Throughput,1.997329,catapult,LUT,2246,catapult_fpga_area
Throughput,1.997329,catapult,FF,287,catapult_fpga_area
Throughput,1.997329,catapult,DSP,1,catapult_fpga_area
Throughput,1.997329,catapult,BRAM,0,catapult_fpga_area
Throughput,1.998196,catapult,CLB,517,catapult_fpga_area
Throughput,1.998196,catapult,LUT,2448,catapult_fpga_area
Throughput,1.998196,catapult,FF,887,catapult_fpga_area
Throughput,1.998196,catapult,DSP,1,catapult_fpga_area
Throughput,1.998196,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020930,catapult,CLB,647,catapult_fpga_area
Throughput,2.020930,catapult,LUT,3503,catapult_fpga_area
Throughput,2.020930,catapult,FF,893,catapult_fpga_area
Throughput,2.020930,catapult,DSP,1,catapult_fpga_area
Throughput,2.020930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017883,catapult,CLB,709,catapult_fpga_area
Throughput,2.017883,catapult,LUT,3441,catapult_fpga_area
Throughput,2.017883,catapult,FF,291,catapult_fpga_area
Throughput,2.017883,catapult,DSP,1,catapult_fpga_area
Throughput,2.017883,catapult,BRAM,0,catapult_fpga_area
Throughput,1.792628,catapult,CLB,206,catapult_fpga_area
Throughput,1.792628,catapult,LUT,1022,catapult_fpga_area
Throughput,1.792628,catapult,FF,415,catapult_fpga_area
Throughput,1.792628,catapult,DSP,1,catapult_fpga_area
Throughput,1.792628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.068777,catapult,CLB,265,catapult_fpga_area
Throughput,2.068777,catapult,LUT,1281,catapult_fpga_area
Throughput,2.068777,catapult,FF,421,catapult_fpga_area
Throughput,2.068777,catapult,DSP,1,catapult_fpga_area
Throughput,2.068777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889678,catapult,CLB,336,catapult_fpga_area
Throughput,1.889678,catapult,LUT,1588,catapult_fpga_area
Throughput,1.889678,catapult,FF,277,catapult_fpga_area
Throughput,1.889678,catapult,DSP,1,catapult_fpga_area
Throughput,1.889678,catapult,BRAM,0,catapult_fpga_area
Throughput,2.042236,catapult,CLB,349,catapult_fpga_area
Throughput,2.042236,catapult,LUT,1580,catapult_fpga_area
Throughput,2.042236,catapult,FF,576,catapult_fpga_area
Throughput,2.042236,catapult,DSP,1,catapult_fpga_area
Throughput,2.042236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906994,catapult,CLB,427,catapult_fpga_area
Throughput,1.906994,catapult,LUT,2044,catapult_fpga_area
Throughput,1.906994,catapult,FF,581,catapult_fpga_area
Throughput,1.906994,catapult,DSP,1,catapult_fpga_area
Throughput,1.906994,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866913,catapult,CLB,496,catapult_fpga_area
Throughput,1.866913,catapult,LUT,2198,catapult_fpga_area
Throughput,1.866913,catapult,FF,283,catapult_fpga_area
Throughput,1.866913,catapult,DSP,1,catapult_fpga_area
Throughput,1.866913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912251,catapult,CLB,536,catapult_fpga_area
Throughput,1.912251,catapult,LUT,2625,catapult_fpga_area
Throughput,1.912251,catapult,FF,895,catapult_fpga_area
Throughput,1.912251,catapult,DSP,1,catapult_fpga_area
Throughput,1.912251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085218,catapult,CLB,678,catapult_fpga_area
Throughput,2.085218,catapult,LUT,3607,catapult_fpga_area
Throughput,2.085218,catapult,FF,903,catapult_fpga_area
Throughput,2.085218,catapult,DSP,1,catapult_fpga_area
Throughput,2.085218,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941079,catapult,CLB,738,catapult_fpga_area
Throughput,1.941079,catapult,LUT,3693,catapult_fpga_area
Throughput,1.941079,catapult,FF,301,catapult_fpga_area
Throughput,1.941079,catapult,DSP,1,catapult_fpga_area
Throughput,1.941079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061979,catapult,CLB,345,catapult_fpga_area
Throughput,2.061979,catapult,LUT,1694,catapult_fpga_area
Throughput,2.061979,catapult,FF,575,catapult_fpga_area
Throughput,2.061979,catapult,DSP,1,catapult_fpga_area
Throughput,2.061979,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106519,catapult,CLB,424,catapult_fpga_area
Throughput,2.106519,catapult,LUT,2003,catapult_fpga_area
Throughput,2.106519,catapult,FF,580,catapult_fpga_area
Throughput,2.106519,catapult,DSP,1,catapult_fpga_area
Throughput,2.106519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944064,catapult,CLB,512,catapult_fpga_area
Throughput,1.944064,catapult,LUT,2435,catapult_fpga_area
Throughput,1.944064,catapult,FF,285,catapult_fpga_area
Throughput,1.944064,catapult,DSP,1,catapult_fpga_area
Throughput,1.944064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976607,catapult,CLB,553,catapult_fpga_area
Throughput,1.976607,catapult,LUT,2683,catapult_fpga_area
Throughput,1.976607,catapult,FF,892,catapult_fpga_area
Throughput,1.976607,catapult,DSP,1,catapult_fpga_area
Throughput,1.976607,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981764,catapult,CLB,657,catapult_fpga_area
Throughput,1.981764,catapult,LUT,3594,catapult_fpga_area
Throughput,1.981764,catapult,FF,897,catapult_fpga_area
Throughput,1.981764,catapult,DSP,1,catapult_fpga_area
Throughput,1.981764,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050205,catapult,CLB,765,catapult_fpga_area
Throughput,2.050205,catapult,LUT,3969,catapult_fpga_area
Throughput,2.050205,catapult,FF,306,catapult_fpga_area
Throughput,2.050205,catapult,DSP,1,catapult_fpga_area
Throughput,2.050205,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835756,catapult,CLB,120,catapult_fpga_area
Throughput,1.835756,catapult,LUT,644,catapult_fpga_area
Throughput,1.835756,catapult,FF,257,catapult_fpga_area
Throughput,1.835756,catapult,DSP,1,catapult_fpga_area
Throughput,1.835756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803819,catapult,CLB,146,catapult_fpga_area
Throughput,1.803819,catapult,LUT,749,catapult_fpga_area
Throughput,1.803819,catapult,FF,259,catapult_fpga_area
Throughput,1.803819,catapult,DSP,1,catapult_fpga_area
Throughput,1.803819,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996370,catapult,CLB,249,catapult_fpga_area
Throughput,1.996370,catapult,LUT,1082,catapult_fpga_area
Throughput,1.996370,catapult,FF,270,catapult_fpga_area
Throughput,1.996370,catapult,DSP,1,catapult_fpga_area
Throughput,1.996370,catapult,BRAM,0,catapult_fpga_area
Throughput,1.931060,catapult,CLB,146,catapult_fpga_area
Throughput,1.931060,catapult,LUT,820,catapult_fpga_area
Throughput,1.931060,catapult,FF,374,catapult_fpga_area
Throughput,1.931060,catapult,DSP,1,catapult_fpga_area
Throughput,1.931060,catapult,BRAM,0,catapult_fpga_area
Throughput,2.197003,catapult,CLB,222,catapult_fpga_area
Throughput,2.197003,catapult,LUT,1068,catapult_fpga_area
Throughput,2.197003,catapult,FF,381,catapult_fpga_area
Throughput,2.197003,catapult,DSP,1,catapult_fpga_area
Throughput,2.197003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944345,catapult,CLB,269,catapult_fpga_area
Throughput,1.944345,catapult,LUT,1302,catapult_fpga_area
Throughput,1.944345,catapult,FF,385,catapult_fpga_area
Throughput,1.944345,catapult,DSP,1,catapult_fpga_area
Throughput,1.944345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854480,catapult,CLB,213,catapult_fpga_area
Throughput,1.854480,catapult,LUT,1058,catapult_fpga_area
Throughput,1.854480,catapult,FF,269,catapult_fpga_area
Throughput,1.854480,catapult,DSP,1,catapult_fpga_area
Throughput,1.854480,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836767,catapult,CLB,268,catapult_fpga_area
Throughput,1.836767,catapult,LUT,1308,catapult_fpga_area
Throughput,1.836767,catapult,FF,270,catapult_fpga_area
Throughput,1.836767,catapult,DSP,1,catapult_fpga_area
Throughput,1.836767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.966583,catapult,CLB,398,catapult_fpga_area
Throughput,1.966583,catapult,LUT,1803,catapult_fpga_area
Throughput,1.966583,catapult,FF,277,catapult_fpga_area
Throughput,1.966583,catapult,DSP,1,catapult_fpga_area
Throughput,1.966583,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080943,catapult,CLB,314,catapult_fpga_area
Throughput,2.080943,catapult,LUT,1693,catapult_fpga_area
Throughput,2.080943,catapult,FF,275,catapult_fpga_area
Throughput,2.080943,catapult,DSP,1,catapult_fpga_area
Throughput,2.080943,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136876,catapult,CLB,408,catapult_fpga_area
Throughput,2.136876,catapult,LUT,1940,catapult_fpga_area
Throughput,2.136876,catapult,FF,282,catapult_fpga_area
Throughput,2.136876,catapult,DSP,1,catapult_fpga_area
Throughput,2.136876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928526,catapult,CLB,547,catapult_fpga_area
Throughput,1.928526,catapult,LUT,2814,catapult_fpga_area
Throughput,1.928526,catapult,FF,291,catapult_fpga_area
Throughput,1.928526,catapult,DSP,1,catapult_fpga_area
Throughput,1.928526,catapult,BRAM,0,catapult_fpga_area
Throughput,2.131806,catapult,CLB,149,catapult_fpga_area
Throughput,2.131806,catapult,LUT,751,catapult_fpga_area
Throughput,2.131806,catapult,FF,375,catapult_fpga_area
Throughput,2.131806,catapult,DSP,1,catapult_fpga_area
Throughput,2.131806,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017115,catapult,CLB,172,catapult_fpga_area
Throughput,2.017115,catapult,LUT,900,catapult_fpga_area
Throughput,2.017115,catapult,FF,382,catapult_fpga_area
Throughput,2.017115,catapult,DSP,1,catapult_fpga_area
Throughput,2.017115,catapult,BRAM,0,catapult_fpga_area
Throughput,1.933895,catapult,CLB,298,catapult_fpga_area
Throughput,1.933895,catapult,LUT,1201,catapult_fpga_area
Throughput,1.933895,catapult,FF,384,catapult_fpga_area
Throughput,1.933895,catapult,DSP,1,catapult_fpga_area
Throughput,1.933895,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820812,catapult,CLB,205,catapult_fpga_area
Throughput,1.820812,catapult,LUT,1085,catapult_fpga_area
Throughput,1.820812,catapult,FF,266,catapult_fpga_area
Throughput,1.820812,catapult,DSP,1,catapult_fpga_area
Throughput,1.820812,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930126,catapult,CLB,268,catapult_fpga_area
Throughput,1.930126,catapult,LUT,1278,catapult_fpga_area
Throughput,1.930126,catapult,FF,267,catapult_fpga_area
Throughput,1.930126,catapult,DSP,1,catapult_fpga_area
Throughput,1.930126,catapult,BRAM,0,catapult_fpga_area
Throughput,1.846451,catapult,CLB,392,catapult_fpga_area
Throughput,1.846451,catapult,LUT,1766,catapult_fpga_area
Throughput,1.846451,catapult,FF,281,catapult_fpga_area
Throughput,1.846451,catapult,DSP,1,catapult_fpga_area
Throughput,1.846451,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053048,catapult,CLB,321,catapult_fpga_area
Throughput,2.053048,catapult,LUT,1663,catapult_fpga_area
Throughput,2.053048,catapult,FF,276,catapult_fpga_area
Throughput,2.053048,catapult,DSP,1,catapult_fpga_area
Throughput,2.053048,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020885,catapult,CLB,376,catapult_fpga_area
Throughput,2.020885,catapult,LUT,2031,catapult_fpga_area
Throughput,2.020885,catapult,FF,279,catapult_fpga_area
Throughput,2.020885,catapult,DSP,1,catapult_fpga_area
Throughput,2.020885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053747,catapult,CLB,641,catapult_fpga_area
Throughput,2.053747,catapult,LUT,3000,catapult_fpga_area
Throughput,2.053747,catapult,FF,288,catapult_fpga_area
Throughput,2.053747,catapult,DSP,1,catapult_fpga_area
Throughput,2.053747,catapult,BRAM,0,catapult_fpga_area
Throughput,2.096790,catapult,CLB,498,catapult_fpga_area
Throughput,2.096790,catapult,LUT,2662,catapult_fpga_area
Throughput,2.096790,catapult,FF,285,catapult_fpga_area
Throughput,2.096790,catapult,DSP,1,catapult_fpga_area
Throughput,2.096790,catapult,BRAM,0,catapult_fpga_area
Throughput,2.112871,catapult,CLB,629,catapult_fpga_area
Throughput,2.112871,catapult,LUT,3202,catapult_fpga_area
Throughput,2.112871,catapult,FF,284,catapult_fpga_area
Throughput,2.112871,catapult,DSP,1,catapult_fpga_area
Throughput,2.112871,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980962,catapult,CLB,776,catapult_fpga_area
Throughput,1.980962,catapult,LUT,4051,catapult_fpga_area
Throughput,1.980962,catapult,FF,301,catapult_fpga_area
Throughput,1.980962,catapult,DSP,1,catapult_fpga_area
Throughput,1.980962,catapult,BRAM,0,catapult_fpga_area
Throughput,1.881910,catapult,CLB,195,catapult_fpga_area
Throughput,1.881910,catapult,LUT,1006,catapult_fpga_area
Throughput,1.881910,catapult,FF,267,catapult_fpga_area
Throughput,1.881910,catapult,DSP,1,catapult_fpga_area
Throughput,1.881910,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975854,catapult,CLB,234,catapult_fpga_area
Throughput,1.975854,catapult,LUT,1156,catapult_fpga_area
Throughput,1.975854,catapult,FF,268,catapult_fpga_area
Throughput,1.975854,catapult,DSP,1,catapult_fpga_area
Throughput,1.975854,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906154,catapult,CLB,418,catapult_fpga_area
Throughput,1.906154,catapult,LUT,1865,catapult_fpga_area
Throughput,1.906154,catapult,FF,278,catapult_fpga_area
Throughput,1.906154,catapult,DSP,1,catapult_fpga_area
Throughput,1.906154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980471,catapult,CLB,309,catapult_fpga_area
Throughput,1.980471,catapult,LUT,1693,catapult_fpga_area
Throughput,1.980471,catapult,FF,271,catapult_fpga_area
Throughput,1.980471,catapult,DSP,1,catapult_fpga_area
Throughput,1.980471,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944810,catapult,CLB,466,catapult_fpga_area
Throughput,1.944810,catapult,LUT,2206,catapult_fpga_area
Throughput,1.944810,catapult,FF,282,catapult_fpga_area
Throughput,1.944810,catapult,DSP,1,catapult_fpga_area
Throughput,1.944810,catapult,BRAM,0,catapult_fpga_area
Throughput,2.241286,catapult,CLB,587,catapult_fpga_area
Throughput,2.241286,catapult,LUT,2879,catapult_fpga_area
Throughput,2.241286,catapult,FF,287,catapult_fpga_area
Throughput,2.241286,catapult,DSP,1,catapult_fpga_area
Throughput,2.241286,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035568,catapult,CLB,505,catapult_fpga_area
Throughput,2.035568,catapult,LUT,2684,catapult_fpga_area
Throughput,2.035568,catapult,FF,286,catapult_fpga_area
Throughput,2.035568,catapult,DSP,1,catapult_fpga_area
Throughput,2.035568,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085676,catapult,CLB,624,catapult_fpga_area
Throughput,2.085676,catapult,LUT,3040,catapult_fpga_area
Throughput,2.085676,catapult,FF,292,catapult_fpga_area
Throughput,2.085676,catapult,DSP,1,catapult_fpga_area
Throughput,2.085676,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006202,catapult,CLB,834,catapult_fpga_area
Throughput,2.006202,catapult,LUT,4431,catapult_fpga_area
Throughput,2.006202,catapult,FF,302,catapult_fpga_area
Throughput,2.006202,catapult,DSP,1,catapult_fpga_area
Throughput,2.006202,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027371,catapult,CLB,260,catapult_fpga_area
Throughput,2.027371,catapult,LUT,1379,catapult_fpga_area
Throughput,2.027371,catapult,FF,274,catapult_fpga_area
Throughput,2.027371,catapult,DSP,1,catapult_fpga_area
Throughput,2.027371,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030868,catapult,CLB,360,catapult_fpga_area
Throughput,2.030868,catapult,LUT,1708,catapult_fpga_area
Throughput,2.030868,catapult,FF,276,catapult_fpga_area
Throughput,2.030868,catapult,DSP,1,catapult_fpga_area
Throughput,2.030868,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973756,catapult,CLB,520,catapult_fpga_area
Throughput,1.973756,catapult,LUT,2571,catapult_fpga_area
Throughput,1.973756,catapult,FF,286,catapult_fpga_area
Throughput,1.973756,catapult,DSP,1,catapult_fpga_area
Throughput,1.973756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968118,catapult,CLB,500,catapult_fpga_area
Throughput,1.968118,catapult,LUT,2748,catapult_fpga_area
Throughput,1.968118,catapult,FF,293,catapult_fpga_area
Throughput,1.968118,catapult,DSP,1,catapult_fpga_area
Throughput,1.968118,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057154,catapult,CLB,654,catapult_fpga_area
Throughput,2.057154,catapult,LUT,3488,catapult_fpga_area
Throughput,2.057154,catapult,FF,298,catapult_fpga_area
Throughput,2.057154,catapult,DSP,1,catapult_fpga_area
Throughput,2.057154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902622,catapult,CLB,796,catapult_fpga_area
Throughput,1.902622,catapult,LUT,4429,catapult_fpga_area
Throughput,1.902622,catapult,FF,307,catapult_fpga_area
Throughput,1.902622,catapult,DSP,1,catapult_fpga_area
Throughput,1.902622,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926073,catapult,CLB,126,catapult_fpga_area
Throughput,1.926073,catapult,LUT,648,catapult_fpga_area
Throughput,1.926073,catapult,FF,351,catapult_fpga_area
Throughput,1.926073,catapult,DSP,3,catapult_fpga_area
Throughput,1.926073,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991525,catapult,CLB,180,catapult_fpga_area
Throughput,1.991525,catapult,LUT,935,catapult_fpga_area
Throughput,1.991525,catapult,FF,354,catapult_fpga_area
Throughput,1.991525,catapult,DSP,3,catapult_fpga_area
Throughput,1.991525,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073859,catapult,CLB,271,catapult_fpga_area
Throughput,2.073859,catapult,LUT,1224,catapult_fpga_area
Throughput,2.073859,catapult,FF,360,catapult_fpga_area
Throughput,2.073859,catapult,DSP,3,catapult_fpga_area
Throughput,2.073859,catapult,BRAM,0,catapult_fpga_area
Throughput,1.876777,catapult,CLB,162,catapult_fpga_area
Throughput,1.876777,catapult,LUT,836,catapult_fpga_area
Throughput,1.876777,catapult,FF,263,catapult_fpga_area
Throughput,1.876777,catapult,DSP,3,catapult_fpga_area
Throughput,1.876777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988467,catapult,CLB,229,catapult_fpga_area
Throughput,1.988467,catapult,LUT,1089,catapult_fpga_area
Throughput,1.988467,catapult,FF,266,catapult_fpga_area
Throughput,1.988467,catapult,DSP,3,catapult_fpga_area
Throughput,1.988467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954012,catapult,CLB,318,catapult_fpga_area
Throughput,1.954012,catapult,LUT,1582,catapult_fpga_area
Throughput,1.954012,catapult,FF,272,catapult_fpga_area
Throughput,1.954012,catapult,DSP,3,catapult_fpga_area
Throughput,1.954012,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910403,catapult,CLB,232,catapult_fpga_area
Throughput,1.910403,catapult,LUT,1170,catapult_fpga_area
Throughput,1.910403,catapult,FF,264,catapult_fpga_area
Throughput,1.910403,catapult,DSP,3,catapult_fpga_area
Throughput,1.910403,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957573,catapult,CLB,314,catapult_fpga_area
Throughput,1.957573,catapult,LUT,1507,catapult_fpga_area
Throughput,1.957573,catapult,FF,267,catapult_fpga_area
Throughput,1.957573,catapult,DSP,3,catapult_fpga_area
Throughput,1.957573,catapult,BRAM,0,catapult_fpga_area
Throughput,2.094460,catapult,CLB,468,catapult_fpga_area
Throughput,2.094460,catapult,LUT,2314,catapult_fpga_area
Throughput,2.094460,catapult,FF,281,catapult_fpga_area
Throughput,2.094460,catapult,DSP,3,catapult_fpga_area
Throughput,2.094460,catapult,BRAM,0,catapult_fpga_area
Throughput,2.026176,catapult,CLB,310,catapult_fpga_area
Throughput,2.026176,catapult,LUT,1657,catapult_fpga_area
Throughput,2.026176,catapult,FF,265,catapult_fpga_area
Throughput,2.026176,catapult,DSP,3,catapult_fpga_area
Throughput,2.026176,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084906,catapult,CLB,412,catapult_fpga_area
Throughput,2.084906,catapult,LUT,2133,catapult_fpga_area
Throughput,2.084906,catapult,FF,268,catapult_fpga_area
Throughput,2.084906,catapult,DSP,3,catapult_fpga_area
Throughput,2.084906,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975539,catapult,CLB,677,catapult_fpga_area
Throughput,1.975539,catapult,LUT,3432,catapult_fpga_area
Throughput,1.975539,catapult,FF,284,catapult_fpga_area
Throughput,1.975539,catapult,DSP,3,catapult_fpga_area
Throughput,1.975539,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,160,catapult_fpga_area
Throughput,1.932085,catapult,LUT,817,catapult_fpga_area
Throughput,1.932085,catapult,FF,263,catapult_fpga_area
Throughput,1.932085,catapult,DSP,3,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995918,catapult,CLB,215,catapult_fpga_area
Throughput,1.995918,catapult,LUT,1041,catapult_fpga_area
Throughput,1.995918,catapult,FF,266,catapult_fpga_area
Throughput,1.995918,catapult,DSP,3,catapult_fpga_area
Throughput,1.995918,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939717,catapult,CLB,309,catapult_fpga_area
Throughput,1.939717,catapult,LUT,1624,catapult_fpga_area
Throughput,1.939717,catapult,FF,272,catapult_fpga_area
Throughput,1.939717,catapult,DSP,3,catapult_fpga_area
Throughput,1.939717,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896431,catapult,CLB,202,catapult_fpga_area
Throughput,1.896431,catapult,LUT,1098,catapult_fpga_area
Throughput,1.896431,catapult,FF,264,catapult_fpga_area
Throughput,1.896431,catapult,DSP,3,catapult_fpga_area
Throughput,1.896431,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038415,catapult,CLB,272,catapult_fpga_area
Throughput,2.038415,catapult,LUT,1372,catapult_fpga_area
Throughput,2.038415,catapult,FF,267,catapult_fpga_area
Throughput,2.038415,catapult,DSP,3,catapult_fpga_area
Throughput,2.038415,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932737,catapult,CLB,473,catapult_fpga_area
Throughput,1.932737,catapult,LUT,2258,catapult_fpga_area
Throughput,1.932737,catapult,FF,273,catapult_fpga_area
Throughput,1.932737,catapult,DSP,3,catapult_fpga_area
Throughput,1.932737,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977227,catapult,CLB,328,catapult_fpga_area
Throughput,1.977227,catapult,LUT,1762,catapult_fpga_area
Throughput,1.977227,catapult,FF,265,catapult_fpga_area
Throughput,1.977227,catapult,DSP,3,catapult_fpga_area
Throughput,1.977227,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107870,catapult,CLB,435,catapult_fpga_area
Throughput,2.107870,catapult,LUT,2240,catapult_fpga_area
Throughput,2.107870,catapult,FF,268,catapult_fpga_area
Throughput,2.107870,catapult,DSP,3,catapult_fpga_area
Throughput,2.107870,catapult,BRAM,0,catapult_fpga_area
Throughput,1.958035,catapult,CLB,668,catapult_fpga_area
Throughput,1.958035,catapult,LUT,3314,catapult_fpga_area
Throughput,1.958035,catapult,FF,278,catapult_fpga_area
Throughput,1.958035,catapult,DSP,3,catapult_fpga_area
Throughput,1.958035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.903638,catapult,CLB,244,catapult_fpga_area
Throughput,1.903638,catapult,LUT,1230,catapult_fpga_area
Throughput,1.903638,catapult,FF,264,catapult_fpga_area
Throughput,1.903638,catapult,DSP,3,catapult_fpga_area
Throughput,1.903638,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902713,catapult,CLB,345,catapult_fpga_area
Throughput,1.902713,catapult,LUT,1673,catapult_fpga_area
Throughput,1.902713,catapult,FF,267,catapult_fpga_area
Throughput,1.902713,catapult,DSP,3,catapult_fpga_area
Throughput,1.902713,catapult,BRAM,0,catapult_fpga_area
Throughput,2.088132,catapult,CLB,344,catapult_fpga_area
Throughput,2.088132,catapult,LUT,1866,catapult_fpga_area
Throughput,2.088132,catapult,FF,265,catapult_fpga_area
Throughput,2.088132,catapult,DSP,3,catapult_fpga_area
Throughput,2.088132,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969966,catapult,CLB,446,catapult_fpga_area
Throughput,1.969966,catapult,LUT,2230,catapult_fpga_area
Throughput,1.969966,catapult,FF,268,catapult_fpga_area
Throughput,1.969966,catapult,DSP,3,catapult_fpga_area
Throughput,1.969966,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034946,catapult,CLB,732,catapult_fpga_area
Throughput,2.034946,catapult,LUT,3532,catapult_fpga_area
Throughput,2.034946,catapult,FF,280,catapult_fpga_area
Throughput,2.034946,catapult,DSP,3,catapult_fpga_area
Throughput,2.034946,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040322,catapult,CLB,352,catapult_fpga_area
Throughput,2.040322,catapult,LUT,1952,catapult_fpga_area
Throughput,2.040322,catapult,FF,266,catapult_fpga_area
Throughput,2.040322,catapult,DSP,3,catapult_fpga_area
Throughput,2.040322,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012569,catapult,CLB,513,catapult_fpga_area
Throughput,2.012569,catapult,LUT,2810,catapult_fpga_area
Throughput,2.012569,catapult,FF,271,catapult_fpga_area
Throughput,2.012569,catapult,DSP,3,catapult_fpga_area
Throughput,2.012569,catapult,BRAM,0,catapult_fpga_area
Throughput,2.041016,catapult,CLB,718,catapult_fpga_area
Throughput,2.041016,catapult,LUT,3665,catapult_fpga_area
Throughput,2.041016,catapult,FF,282,catapult_fpga_area
Throughput,2.041016,catapult,DSP,3,catapult_fpga_area
Throughput,2.041016,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706930,catapult,CLB,88,catapult_fpga_area
Throughput,1.706930,catapult,LUT,400,catapult_fpga_area
Throughput,1.706930,catapult,FF,300,catapult_fpga_area
Throughput,1.706930,catapult,DSP,1,catapult_fpga_area
Throughput,1.706930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.607797,catapult,CLB,118,catapult_fpga_area
Throughput,1.607797,catapult,LUT,485,catapult_fpga_area
Throughput,1.607797,catapult,FF,302,catapult_fpga_area
Throughput,1.607797,catapult,DSP,1,catapult_fpga_area
Throughput,1.607797,catapult,BRAM,0,catapult_fpga_area
Throughput,1.658658,catapult,CLB,171,catapult_fpga_area
Throughput,1.658658,catapult,LUT,606,catapult_fpga_area
Throughput,1.658658,catapult,FF,313,catapult_fpga_area
Throughput,1.658658,catapult,DSP,1,catapult_fpga_area
Throughput,1.658658,catapult,BRAM,0,catapult_fpga_area
Throughput,1.730472,catapult,CLB,100,catapult_fpga_area
Throughput,1.730472,catapult,LUT,453,catapult_fpga_area
Throughput,1.730472,catapult,FF,257,catapult_fpga_area
Throughput,1.730472,catapult,DSP,1,catapult_fpga_area
Throughput,1.730472,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829591,catapult,CLB,146,catapult_fpga_area
Throughput,1.829591,catapult,LUT,626,catapult_fpga_area
Throughput,1.829591,catapult,FF,260,catapult_fpga_area
Throughput,1.829591,catapult,DSP,1,catapult_fpga_area
Throughput,1.829591,catapult,BRAM,0,catapult_fpga_area
Throughput,1.732120,catapult,CLB,208,catapult_fpga_area
Throughput,1.732120,catapult,LUT,858,catapult_fpga_area
Throughput,1.732120,catapult,FF,268,catapult_fpga_area
Throughput,1.732120,catapult,DSP,1,catapult_fpga_area
Throughput,1.732120,catapult,BRAM,0,catapult_fpga_area
Throughput,1.852535,catapult,CLB,149,catapult_fpga_area
Throughput,1.852535,catapult,LUT,642,catapult_fpga_area
Throughput,1.852535,catapult,FF,265,catapult_fpga_area
Throughput,1.852535,catapult,DSP,1,catapult_fpga_area
Throughput,1.852535,catapult,BRAM,0,catapult_fpga_area
Throughput,1.923397,catapult,CLB,193,catapult_fpga_area
Throughput,1.923397,catapult,LUT,891,catapult_fpga_area
Throughput,1.923397,catapult,FF,267,catapult_fpga_area
Throughput,1.923397,catapult,DSP,1,catapult_fpga_area
Throughput,1.923397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877255,catapult,CLB,254,catapult_fpga_area
Throughput,1.877255,catapult,LUT,1146,catapult_fpga_area
Throughput,1.877255,catapult,FF,274,catapult_fpga_area
Throughput,1.877255,catapult,DSP,1,catapult_fpga_area
Throughput,1.877255,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871069,catapult,CLB,189,catapult_fpga_area
Throughput,1.871069,catapult,LUT,954,catapult_fpga_area
Throughput,1.871069,catapult,FF,266,catapult_fpga_area
Throughput,1.871069,catapult,DSP,1,catapult_fpga_area
Throughput,1.871069,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934866,catapult,CLB,276,catapult_fpga_area
Throughput,1.934866,catapult,LUT,1292,catapult_fpga_area
Throughput,1.934866,catapult,FF,268,catapult_fpga_area
Throughput,1.934866,catapult,DSP,1,catapult_fpga_area
Throughput,1.934866,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928039,catapult,CLB,464,catapult_fpga_area
Throughput,1.928039,catapult,LUT,1906,catapult_fpga_area
Throughput,1.928039,catapult,FF,282,catapult_fpga_area
Throughput,1.928039,catapult,DSP,1,catapult_fpga_area
Throughput,1.928039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174104,catapult,CLB,104,catapult_fpga_area
Throughput,2.174104,catapult,LUT,528,catapult_fpga_area
Throughput,2.174104,catapult,FF,346,catapult_fpga_area
Throughput,2.174104,catapult,DSP,1,catapult_fpga_area
Throughput,2.174104,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148437,catapult,CLB,170,catapult_fpga_area
Throughput,2.148437,catapult,LUT,748,catapult_fpga_area
Throughput,2.148437,catapult,FF,348,catapult_fpga_area
Throughput,2.148437,catapult,DSP,1,catapult_fpga_area
Throughput,2.148437,catapult,BRAM,0,catapult_fpga_area
Throughput,1.989023,catapult,CLB,235,catapult_fpga_area
Throughput,1.989023,catapult,LUT,984,catapult_fpga_area
Throughput,1.989023,catapult,FF,359,catapult_fpga_area
Throughput,1.989023,catapult,DSP,1,catapult_fpga_area
Throughput,1.989023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858078,catapult,CLB,148,catapult_fpga_area
Throughput,1.858078,catapult,LUT,720,catapult_fpga_area
Throughput,1.858078,catapult,FF,265,catapult_fpga_area
Throughput,1.858078,catapult,DSP,1,catapult_fpga_area
Throughput,1.858078,catapult,BRAM,0,catapult_fpga_area
Throughput,2.064793,catapult,CLB,205,catapult_fpga_area
Throughput,2.064793,catapult,LUT,901,catapult_fpga_area
Throughput,2.064793,catapult,FF,267,catapult_fpga_area
Throughput,2.064793,catapult,DSP,1,catapult_fpga_area
Throughput,2.064793,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925178,catapult,CLB,260,catapult_fpga_area
Throughput,1.925178,catapult,LUT,1181,catapult_fpga_area
Throughput,1.925178,catapult,FF,274,catapult_fpga_area
Throughput,1.925178,catapult,DSP,1,catapult_fpga_area
Throughput,1.925178,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864541,catapult,CLB,205,catapult_fpga_area
Throughput,1.864541,catapult,LUT,1032,catapult_fpga_area
Throughput,1.864541,catapult,FF,266,catapult_fpga_area
Throughput,1.864541,catapult,DSP,1,catapult_fpga_area
Throughput,1.864541,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957062,catapult,CLB,294,catapult_fpga_area
Throughput,1.957062,catapult,LUT,1481,catapult_fpga_area
Throughput,1.957062,catapult,FF,269,catapult_fpga_area
Throughput,1.957062,catapult,DSP,1,catapult_fpga_area
Throughput,1.957062,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001321,catapult,CLB,450,catapult_fpga_area
Throughput,2.001321,catapult,LUT,1998,catapult_fpga_area
Throughput,2.001321,catapult,FF,283,catapult_fpga_area
Throughput,2.001321,catapult,DSP,1,catapult_fpga_area
Throughput,2.001321,catapult,BRAM,0,catapult_fpga_area
Throughput,2.222776,catapult,CLB,295,catapult_fpga_area
Throughput,2.222776,catapult,LUT,1587,catapult_fpga_area
Throughput,2.222776,catapult,FF,271,catapult_fpga_area
Throughput,2.222776,catapult,DSP,1,catapult_fpga_area
Throughput,2.222776,catapult,BRAM,0,catapult_fpga_area
Throughput,2.097771,catapult,CLB,477,catapult_fpga_area
Throughput,2.097771,catapult,LUT,2415,catapult_fpga_area
Throughput,2.097771,catapult,FF,276,catapult_fpga_area
Throughput,2.097771,catapult,DSP,1,catapult_fpga_area
Throughput,2.097771,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049040,catapult,CLB,642,catapult_fpga_area
Throughput,2.049040,catapult,LUT,2985,catapult_fpga_area
Throughput,2.049040,catapult,FF,289,catapult_fpga_area
Throughput,2.049040,catapult,DSP,1,catapult_fpga_area
Throughput,2.049040,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902605,catapult,CLB,145,catapult_fpga_area
Throughput,1.902605,catapult,LUT,725,catapult_fpga_area
Throughput,1.902605,catapult,FF,265,catapult_fpga_area
Throughput,1.902605,catapult,DSP,1,catapult_fpga_area
Throughput,1.902605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849624,catapult,CLB,201,catapult_fpga_area
Throughput,1.849624,catapult,LUT,939,catapult_fpga_area
Throughput,1.849624,catapult,FF,267,catapult_fpga_area
Throughput,1.849624,catapult,DSP,1,catapult_fpga_area
Throughput,1.849624,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858101,catapult,CLB,279,catapult_fpga_area
Throughput,1.858101,catapult,LUT,1230,catapult_fpga_area
Throughput,1.858101,catapult,FF,276,catapult_fpga_area
Throughput,1.858101,catapult,DSP,1,catapult_fpga_area
Throughput,1.858101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934595,catapult,CLB,222,catapult_fpga_area
Throughput,1.934595,catapult,LUT,1117,catapult_fpga_area
Throughput,1.934595,catapult,FF,266,catapult_fpga_area
Throughput,1.934595,catapult,DSP,1,catapult_fpga_area
Throughput,1.934595,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932241,catapult,CLB,442,catapult_fpga_area
Throughput,1.932241,catapult,LUT,2135,catapult_fpga_area
Throughput,1.932241,catapult,FF,285,catapult_fpga_area
Throughput,1.932241,catapult,DSP,1,catapult_fpga_area
Throughput,1.932241,catapult,BRAM,0,catapult_fpga_area
Throughput,2.016858,catapult,CLB,307,catapult_fpga_area
Throughput,2.016858,catapult,LUT,1600,catapult_fpga_area
Throughput,2.016858,catapult,FF,270,catapult_fpga_area
Throughput,2.016858,catapult,DSP,1,catapult_fpga_area
Throughput,2.016858,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007441,catapult,CLB,514,catapult_fpga_area
Throughput,2.007441,catapult,LUT,2625,catapult_fpga_area
Throughput,2.007441,catapult,FF,279,catapult_fpga_area
Throughput,2.007441,catapult,DSP,1,catapult_fpga_area
Throughput,2.007441,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049582,catapult,CLB,536,catapult_fpga_area
Throughput,2.049582,catapult,LUT,2650,catapult_fpga_area
Throughput,2.049582,catapult,FF,282,catapult_fpga_area
Throughput,2.049582,catapult,DSP,1,catapult_fpga_area
Throughput,2.049582,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027875,catapult,CLB,225,catapult_fpga_area
Throughput,2.027875,catapult,LUT,1101,catapult_fpga_area
Throughput,2.027875,catapult,FF,266,catapult_fpga_area
Throughput,2.027875,catapult,DSP,1,catapult_fpga_area
Throughput,2.027875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823251,catapult,CLB,259,catapult_fpga_area
Throughput,1.823251,catapult,LUT,1362,catapult_fpga_area
Throughput,1.823251,catapult,FF,270,catapult_fpga_area
Throughput,1.823251,catapult,DSP,1,catapult_fpga_area
Throughput,1.823251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.062019,catapult,CLB,428,catapult_fpga_area
Throughput,2.062019,catapult,LUT,1853,catapult_fpga_area
Throughput,2.062019,catapult,FF,279,catapult_fpga_area
Throughput,2.062019,catapult,DSP,1,catapult_fpga_area
Throughput,2.062019,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001224,catapult,CLB,338,catapult_fpga_area
Throughput,2.001224,catapult,LUT,1720,catapult_fpga_area
Throughput,2.001224,catapult,FF,272,catapult_fpga_area
Throughput,2.001224,catapult,DSP,1,catapult_fpga_area
Throughput,2.001224,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084334,catapult,CLB,469,catapult_fpga_area
Throughput,2.084334,catapult,LUT,2400,catapult_fpga_area
Throughput,2.084334,catapult,FF,275,catapult_fpga_area
Throughput,2.084334,catapult,DSP,1,catapult_fpga_area
Throughput,2.084334,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977916,catapult,CLB,598,catapult_fpga_area
Throughput,1.977916,catapult,LUT,3147,catapult_fpga_area
Throughput,1.977916,catapult,FF,285,catapult_fpga_area
Throughput,1.977916,catapult,DSP,1,catapult_fpga_area
Throughput,1.977916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.592291,catapult,CLB,109,catapult_fpga_area
Throughput,1.592291,catapult,LUT,463,catapult_fpga_area
Throughput,1.592291,catapult,FF,388,catapult_fpga_area
Throughput,1.592291,catapult,DSP,1,catapult_fpga_area
Throughput,1.592291,catapult,BRAM,0,catapult_fpga_area
Throughput,1.614770,catapult,CLB,146,catapult_fpga_area
Throughput,1.614770,catapult,LUT,621,catapult_fpga_area
Throughput,1.614770,catapult,FF,393,catapult_fpga_area
Throughput,1.614770,catapult,DSP,1,catapult_fpga_area
Throughput,1.614770,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636079,catapult,CLB,235,catapult_fpga_area
Throughput,1.636079,catapult,LUT,763,catapult_fpga_area
Throughput,1.636079,catapult,FF,325,catapult_fpga_area
Throughput,1.636079,catapult,DSP,1,catapult_fpga_area
Throughput,1.636079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083970,catapult,CLB,146,catapult_fpga_area
Throughput,2.083970,catapult,LUT,724,catapult_fpga_area
Throughput,2.083970,catapult,FF,522,catapult_fpga_area
Throughput,2.083970,catapult,DSP,1,catapult_fpga_area
Throughput,2.083970,catapult,BRAM,0,catapult_fpga_area
Throughput,1.950751,catapult,CLB,220,catapult_fpga_area
Throughput,1.950751,catapult,LUT,1062,catapult_fpga_area
Throughput,1.950751,catapult,FF,524,catapult_fpga_area
Throughput,1.950751,catapult,DSP,1,catapult_fpga_area
Throughput,1.950751,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102232,catapult,CLB,271,catapult_fpga_area
Throughput,2.102232,catapult,LUT,1255,catapult_fpga_area
Throughput,2.102232,catapult,FF,384,catapult_fpga_area
Throughput,2.102232,catapult,DSP,1,catapult_fpga_area
Throughput,2.102232,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849011,catapult,CLB,236,catapult_fpga_area
Throughput,1.849011,catapult,LUT,1137,catapult_fpga_area
Throughput,1.849011,catapult,FF,572,catapult_fpga_area
Throughput,1.849011,catapult,DSP,1,catapult_fpga_area
Throughput,1.849011,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866101,catapult,CLB,318,catapult_fpga_area
Throughput,1.866101,catapult,LUT,1524,catapult_fpga_area
Throughput,1.866101,catapult,FF,575,catapult_fpga_area
Throughput,1.866101,catapult,DSP,1,catapult_fpga_area
Throughput,1.866101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.798208,catapult,CLB,378,catapult_fpga_area
Throughput,1.798208,catapult,LUT,1701,catapult_fpga_area
Throughput,1.798208,catapult,FF,277,catapult_fpga_area
Throughput,1.798208,catapult,DSP,1,catapult_fpga_area
Throughput,1.798208,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972318,catapult,CLB,375,catapult_fpga_area
Throughput,1.972318,catapult,LUT,1779,catapult_fpga_area
Throughput,1.972318,catapult,FF,885,catapult_fpga_area
Throughput,1.972318,catapult,DSP,1,catapult_fpga_area
Throughput,1.972318,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948674,catapult,CLB,524,catapult_fpga_area
Throughput,1.948674,catapult,LUT,2679,catapult_fpga_area
Throughput,1.948674,catapult,FF,885,catapult_fpga_area
Throughput,1.948674,catapult,DSP,1,catapult_fpga_area
Throughput,1.948674,catapult,BRAM,0,catapult_fpga_area
Throughput,2.039974,catapult,CLB,560,catapult_fpga_area
Throughput,2.039974,catapult,LUT,2658,catapult_fpga_area
Throughput,2.039974,catapult,FF,289,catapult_fpga_area
Throughput,2.039974,catapult,DSP,1,catapult_fpga_area
Throughput,2.039974,catapult,BRAM,0,catapult_fpga_area
Throughput,2.288917,catapult,CLB,138,catapult_fpga_area
Throughput,2.288917,catapult,LUT,695,catapult_fpga_area
Throughput,2.288917,catapult,FF,523,catapult_fpga_area
Throughput,2.288917,catapult,DSP,1,catapult_fpga_area
Throughput,2.288917,catapult,BRAM,0,catapult_fpga_area
Throughput,2.269950,catapult,CLB,178,catapult_fpga_area
Throughput,2.269950,catapult,LUT,971,catapult_fpga_area
Throughput,2.269950,catapult,FF,526,catapult_fpga_area
Throughput,2.269950,catapult,DSP,1,catapult_fpga_area
Throughput,2.269950,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098310,catapult,CLB,297,catapult_fpga_area
Throughput,2.098310,catapult,LUT,1167,catapult_fpga_area
Throughput,2.098310,catapult,FF,382,catapult_fpga_area
Throughput,2.098310,catapult,DSP,1,catapult_fpga_area
Throughput,2.098310,catapult,BRAM,0,catapult_fpga_area
Throughput,1.772345,catapult,CLB,239,catapult_fpga_area
Throughput,1.772345,catapult,LUT,1138,catapult_fpga_area
Throughput,1.772345,catapult,FF,569,catapult_fpga_area
Throughput,1.772345,catapult,DSP,1,catapult_fpga_area
Throughput,1.772345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865294,catapult,CLB,312,catapult_fpga_area
Throughput,1.865294,catapult,LUT,1510,catapult_fpga_area
Throughput,1.865294,catapult,FF,572,catapult_fpga_area
Throughput,1.865294,catapult,DSP,1,catapult_fpga_area
Throughput,1.865294,catapult,BRAM,0,catapult_fpga_area
Throughput,1.784754,catapult,CLB,401,catapult_fpga_area
Throughput,1.784754,catapult,LUT,1838,catapult_fpga_area
Throughput,1.784754,catapult,FF,281,catapult_fpga_area
Throughput,1.784754,catapult,DSP,1,catapult_fpga_area
Throughput,1.784754,catapult,BRAM,0,catapult_fpga_area
Throughput,2.115194,catapult,CLB,415,catapult_fpga_area
Throughput,2.115194,catapult,LUT,1861,catapult_fpga_area
Throughput,2.115194,catapult,FF,886,catapult_fpga_area
Throughput,2.115194,catapult,DSP,1,catapult_fpga_area
Throughput,2.115194,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073288,catapult,CLB,506,catapult_fpga_area
Throughput,2.073288,catapult,LUT,2707,catapult_fpga_area
Throughput,2.073288,catapult,FF,887,catapult_fpga_area
Throughput,2.073288,catapult,DSP,1,catapult_fpga_area
Throughput,2.073288,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996968,catapult,CLB,557,catapult_fpga_area
Throughput,1.996968,catapult,LUT,2741,catapult_fpga_area
Throughput,1.996968,catapult,FF,290,catapult_fpga_area
Throughput,1.996968,catapult,DSP,1,catapult_fpga_area
Throughput,1.996968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.171539,catapult,CLB,617,catapult_fpga_area
Throughput,2.171539,catapult,LUT,3023,catapult_fpga_area
Throughput,2.171539,catapult,FF,1504,catapult_fpga_area
Throughput,2.171539,catapult,DSP,1,catapult_fpga_area
Throughput,2.171539,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060106,catapult,CLB,779,catapult_fpga_area
Throughput,2.060106,catapult,LUT,4633,catapult_fpga_area
Throughput,2.060106,catapult,FF,1502,catapult_fpga_area
Throughput,2.060106,catapult,DSP,1,catapult_fpga_area
Throughput,2.060106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987300,catapult,CLB,819,catapult_fpga_area
Throughput,1.987300,catapult,LUT,4281,catapult_fpga_area
Throughput,1.987300,catapult,FF,300,catapult_fpga_area
Throughput,1.987300,catapult,DSP,1,catapult_fpga_area
Throughput,1.987300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.805843,catapult,CLB,219,catapult_fpga_area
Throughput,1.805843,catapult,LUT,1035,catapult_fpga_area
Throughput,1.805843,catapult,FF,568,catapult_fpga_area
Throughput,1.805843,catapult,DSP,1,catapult_fpga_area
Throughput,1.805843,catapult,BRAM,0,catapult_fpga_area
Throughput,1.923158,catapult,CLB,273,catapult_fpga_area
Throughput,1.923158,catapult,LUT,1367,catapult_fpga_area
Throughput,1.923158,catapult,FF,572,catapult_fpga_area
Throughput,1.923158,catapult,DSP,1,catapult_fpga_area
Throughput,1.923158,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823640,catapult,CLB,314,catapult_fpga_area
Throughput,1.823640,catapult,LUT,1473,catapult_fpga_area
Throughput,1.823640,catapult,FF,275,catapult_fpga_area
Throughput,1.823640,catapult,DSP,1,catapult_fpga_area
Throughput,1.823640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034567,catapult,CLB,376,catapult_fpga_area
Throughput,2.034567,catapult,LUT,1801,catapult_fpga_area
Throughput,2.034567,catapult,FF,882,catapult_fpga_area
Throughput,2.034567,catapult,DSP,1,catapult_fpga_area
Throughput,2.034567,catapult,BRAM,0,catapult_fpga_area
Throughput,1.951452,catapult,CLB,516,catapult_fpga_area
Throughput,1.951452,catapult,LUT,2591,catapult_fpga_area
Throughput,1.951452,catapult,FF,887,catapult_fpga_area
Throughput,1.951452,catapult,DSP,1,catapult_fpga_area
Throughput,1.951452,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934127,catapult,CLB,559,catapult_fpga_area
Throughput,1.934127,catapult,LUT,2771,catapult_fpga_area
Throughput,1.934127,catapult,FF,287,catapult_fpga_area
Throughput,1.934127,catapult,DSP,1,catapult_fpga_area
Throughput,1.934127,catapult,BRAM,0,catapult_fpga_area
Throughput,2.054090,catapult,CLB,687,catapult_fpga_area
Throughput,2.054090,catapult,LUT,3141,catapult_fpga_area
Throughput,2.054090,catapult,FF,1507,catapult_fpga_area
Throughput,2.054090,catapult,DSP,1,catapult_fpga_area
Throughput,2.054090,catapult,BRAM,0,catapult_fpga_area
Throughput,2.242550,catapult,CLB,960,catapult_fpga_area
Throughput,2.242550,catapult,LUT,4891,catapult_fpga_area
Throughput,2.242550,catapult,FF,1509,catapult_fpga_area
Throughput,2.242550,catapult,DSP,1,catapult_fpga_area
Throughput,2.242550,catapult,BRAM,0,catapult_fpga_area
Throughput,2.146564,catapult,CLB,873,catapult_fpga_area
Throughput,2.146564,catapult,LUT,4463,catapult_fpga_area
Throughput,2.146564,catapult,FF,305,catapult_fpga_area
Throughput,2.146564,catapult,DSP,1,catapult_fpga_area
Throughput,2.146564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992703,catapult,CLB,330,catapult_fpga_area
Throughput,1.992703,catapult,LUT,1607,catapult_fpga_area
Throughput,1.992703,catapult,FF,877,catapult_fpga_area
Throughput,1.992703,catapult,DSP,1,catapult_fpga_area
Throughput,1.992703,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017290,catapult,CLB,424,catapult_fpga_area
Throughput,2.017290,catapult,LUT,2174,catapult_fpga_area
Throughput,2.017290,catapult,FF,883,catapult_fpga_area
Throughput,2.017290,catapult,DSP,1,catapult_fpga_area
Throughput,2.017290,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977717,catapult,CLB,479,catapult_fpga_area
Throughput,1.977717,catapult,LUT,2235,catapult_fpga_area
Throughput,1.977717,catapult,FF,280,catapult_fpga_area
Throughput,1.977717,catapult,DSP,1,catapult_fpga_area
Throughput,1.977717,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009281,catapult,CLB,645,catapult_fpga_area
Throughput,2.009281,catapult,LUT,3435,catapult_fpga_area
Throughput,2.009281,catapult,FF,1509,catapult_fpga_area
Throughput,2.009281,catapult,DSP,1,catapult_fpga_area
Throughput,2.009281,catapult,BRAM,0,catapult_fpga_area
Throughput,2.066877,catapult,CLB,849,catapult_fpga_area
Throughput,2.066877,catapult,LUT,4660,catapult_fpga_area
Throughput,2.066877,catapult,FF,1515,catapult_fpga_area
Throughput,2.066877,catapult,DSP,1,catapult_fpga_area
Throughput,2.066877,catapult,BRAM,0,catapult_fpga_area
Throughput,2.108083,catapult,CLB,869,catapult_fpga_area
Throughput,2.108083,catapult,LUT,4461,catapult_fpga_area
Throughput,2.108083,catapult,FF,314,catapult_fpga_area
Throughput,2.108083,catapult,DSP,1,catapult_fpga_area
Throughput,2.108083,catapult,BRAM,0,catapult_fpga_area
Throughput,2.070266,catapult,CLB,150,catapult_fpga_area
Throughput,2.070266,catapult,LUT,746,catapult_fpga_area
Throughput,2.070266,catapult,FF,336,catapult_fpga_area
Throughput,2.070266,catapult,DSP,1,catapult_fpga_area
Throughput,2.070266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.099140,catapult,CLB,182,catapult_fpga_area
Throughput,2.099140,catapult,LUT,836,catapult_fpga_area
Throughput,2.099140,catapult,FF,337,catapult_fpga_area
Throughput,2.099140,catapult,DSP,1,catapult_fpga_area
Throughput,2.099140,catapult,BRAM,0,catapult_fpga_area
Throughput,2.141053,catapult,CLB,335,catapult_fpga_area
Throughput,2.141053,catapult,LUT,1310,catapult_fpga_area
Throughput,2.141053,catapult,FF,351,catapult_fpga_area
Throughput,2.141053,catapult,DSP,1,catapult_fpga_area
Throughput,2.141053,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842746,catapult,CLB,193,catapult_fpga_area
Throughput,1.842746,catapult,LUT,992,catapult_fpga_area
Throughput,1.842746,catapult,FF,264,catapult_fpga_area
Throughput,1.842746,catapult,DSP,1,catapult_fpga_area
Throughput,1.842746,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885584,catapult,CLB,225,catapult_fpga_area
Throughput,1.885584,catapult,LUT,1120,catapult_fpga_area
Throughput,1.885584,catapult,FF,270,catapult_fpga_area
Throughput,1.885584,catapult,DSP,1,catapult_fpga_area
Throughput,1.885584,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984997,catapult,CLB,407,catapult_fpga_area
Throughput,1.984997,catapult,LUT,1738,catapult_fpga_area
Throughput,1.984997,catapult,FF,273,catapult_fpga_area
Throughput,1.984997,catapult,DSP,1,catapult_fpga_area
Throughput,1.984997,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905938,catapult,CLB,250,catapult_fpga_area
Throughput,1.905938,catapult,LUT,1289,catapult_fpga_area
Throughput,1.905938,catapult,FF,265,catapult_fpga_area
Throughput,1.905938,catapult,DSP,1,catapult_fpga_area
Throughput,1.905938,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991841,catapult,CLB,341,catapult_fpga_area
Throughput,1.991841,catapult,LUT,1738,catapult_fpga_area
Throughput,1.991841,catapult,FF,266,catapult_fpga_area
Throughput,1.991841,catapult,DSP,1,catapult_fpga_area
Throughput,1.991841,catapult,BRAM,0,catapult_fpga_area
Throughput,1.922699,catapult,CLB,478,catapult_fpga_area
Throughput,1.922699,catapult,LUT,2130,catapult_fpga_area
Throughput,1.922699,catapult,FF,275,catapult_fpga_area
Throughput,1.922699,catapult,DSP,1,catapult_fpga_area
Throughput,1.922699,catapult,BRAM,0,catapult_fpga_area
Throughput,1.961741,catapult,CLB,346,catapult_fpga_area
Throughput,1.961741,catapult,LUT,1851,catapult_fpga_area
Throughput,1.961741,catapult,FF,272,catapult_fpga_area
Throughput,1.961741,catapult,DSP,1,catapult_fpga_area
Throughput,1.961741,catapult,BRAM,0,catapult_fpga_area
Throughput,2.025759,catapult,CLB,455,catapult_fpga_area
Throughput,2.025759,catapult,LUT,2334,catapult_fpga_area
Throughput,2.025759,catapult,FF,270,catapult_fpga_area
Throughput,2.025759,catapult,DSP,1,catapult_fpga_area
Throughput,2.025759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909828,catapult,CLB,681,catapult_fpga_area
Throughput,1.909828,catapult,LUT,3412,catapult_fpga_area
Throughput,1.909828,catapult,FF,293,catapult_fpga_area
Throughput,1.909828,catapult,DSP,1,catapult_fpga_area
Throughput,1.909828,catapult,BRAM,0,catapult_fpga_area
Throughput,1.863728,catapult,CLB,200,catapult_fpga_area
Throughput,1.863728,catapult,LUT,1042,catapult_fpga_area
Throughput,1.863728,catapult,FF,264,catapult_fpga_area
Throughput,1.863728,catapult,DSP,1,catapult_fpga_area
Throughput,1.863728,catapult,BRAM,0,catapult_fpga_area
Throughput,1.918680,catapult,CLB,238,catapult_fpga_area
Throughput,1.918680,catapult,LUT,1209,catapult_fpga_area
Throughput,1.918680,catapult,FF,270,catapult_fpga_area
Throughput,1.918680,catapult,DSP,1,catapult_fpga_area
Throughput,1.918680,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967346,catapult,CLB,391,catapult_fpga_area
Throughput,1.967346,catapult,LUT,1679,catapult_fpga_area
Throughput,1.967346,catapult,FF,278,catapult_fpga_area
Throughput,1.967346,catapult,DSP,1,catapult_fpga_area
Throughput,1.967346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999198,catapult,CLB,271,catapult_fpga_area
Throughput,1.999198,catapult,LUT,1441,catapult_fpga_area
Throughput,1.999198,catapult,FF,269,catapult_fpga_area
Throughput,1.999198,catapult,DSP,1,catapult_fpga_area
Throughput,1.999198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.233644,catapult,CLB,332,catapult_fpga_area
Throughput,2.233644,catapult,LUT,1717,catapult_fpga_area
Throughput,2.233644,catapult,FF,274,catapult_fpga_area
Throughput,2.233644,catapult,DSP,1,catapult_fpga_area
Throughput,2.233644,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009442,catapult,CLB,488,catapult_fpga_area
Throughput,2.009442,catapult,LUT,2479,catapult_fpga_area
Throughput,2.009442,catapult,FF,286,catapult_fpga_area
Throughput,2.009442,catapult,DSP,1,catapult_fpga_area
Throughput,2.009442,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035607,catapult,CLB,419,catapult_fpga_area
Throughput,2.035607,catapult,LUT,2264,catapult_fpga_area
Throughput,2.035607,catapult,FF,273,catapult_fpga_area
Throughput,2.035607,catapult,DSP,1,catapult_fpga_area
Throughput,2.035607,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057955,catapult,CLB,517,catapult_fpga_area
Throughput,2.057955,catapult,LUT,2668,catapult_fpga_area
Throughput,2.057955,catapult,FF,279,catapult_fpga_area
Throughput,2.057955,catapult,DSP,1,catapult_fpga_area
Throughput,2.057955,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015819,catapult,CLB,741,catapult_fpga_area
Throughput,2.015819,catapult,LUT,3442,catapult_fpga_area
Throughput,2.015819,catapult,FF,290,catapult_fpga_area
Throughput,2.015819,catapult,DSP,1,catapult_fpga_area
Throughput,2.015819,catapult,BRAM,0,catapult_fpga_area
Throughput,2.047640,catapult,CLB,535,catapult_fpga_area
Throughput,2.047640,catapult,LUT,3088,catapult_fpga_area
Throughput,2.047640,catapult,FF,279,catapult_fpga_area
Throughput,2.047640,catapult,DSP,1,catapult_fpga_area
Throughput,2.047640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098207,catapult,CLB,295,catapult_fpga_area
Throughput,2.098207,catapult,LUT,1547,catapult_fpga_area
Throughput,2.098207,catapult,FF,267,catapult_fpga_area
Throughput,2.098207,catapult,DSP,1,catapult_fpga_area
Throughput,2.098207,catapult,BRAM,0,catapult_fpga_area
Throughput,2.090988,catapult,CLB,375,catapult_fpga_area
Throughput,2.090988,catapult,LUT,1909,catapult_fpga_area
Throughput,2.090988,catapult,FF,277,catapult_fpga_area
Throughput,2.090988,catapult,DSP,1,catapult_fpga_area
Throughput,2.090988,catapult,BRAM,0,catapult_fpga_area
Throughput,2.005533,catapult,CLB,519,catapult_fpga_area
Throughput,2.005533,catapult,LUT,2573,catapult_fpga_area
Throughput,2.005533,catapult,FF,287,catapult_fpga_area
Throughput,2.005533,catapult,DSP,1,catapult_fpga_area
Throughput,2.005533,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040638,catapult,CLB,458,catapult_fpga_area
Throughput,2.040638,catapult,LUT,2400,catapult_fpga_area
Throughput,2.040638,catapult,FF,281,catapult_fpga_area
Throughput,2.040638,catapult,DSP,1,catapult_fpga_area
Throughput,2.040638,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107457,catapult,CLB,560,catapult_fpga_area
Throughput,2.107457,catapult,LUT,2942,catapult_fpga_area
Throughput,2.107457,catapult,FF,287,catapult_fpga_area
Throughput,2.107457,catapult,DSP,1,catapult_fpga_area
Throughput,2.107457,catapult,BRAM,0,catapult_fpga_area
Throughput,2.037612,catapult,CLB,790,catapult_fpga_area
Throughput,2.037612,catapult,LUT,4107,catapult_fpga_area
Throughput,2.037612,catapult,FF,296,catapult_fpga_area
Throughput,2.037612,catapult,DSP,1,catapult_fpga_area
Throughput,2.037612,catapult,BRAM,0,catapult_fpga_area
Throughput,2.104049,catapult,CLB,662,catapult_fpga_area
Throughput,2.104049,catapult,LUT,3634,catapult_fpga_area
Throughput,2.104049,catapult,FF,293,catapult_fpga_area
Throughput,2.104049,catapult,DSP,1,catapult_fpga_area
Throughput,2.104049,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022996,catapult,CLB,408,catapult_fpga_area
Throughput,2.022996,catapult,LUT,2281,catapult_fpga_area
Throughput,2.022996,catapult,FF,284,catapult_fpga_area
Throughput,2.022996,catapult,DSP,1,catapult_fpga_area
Throughput,2.022996,catapult,BRAM,0,catapult_fpga_area
Throughput,2.100069,catapult,CLB,515,catapult_fpga_area
Throughput,2.100069,catapult,LUT,2765,catapult_fpga_area
Throughput,2.100069,catapult,FF,288,catapult_fpga_area
Throughput,2.100069,catapult,DSP,1,catapult_fpga_area
Throughput,2.100069,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019736,catapult,CLB,804,catapult_fpga_area
Throughput,2.019736,catapult,LUT,4055,catapult_fpga_area
Throughput,2.019736,catapult,FF,300,catapult_fpga_area
Throughput,2.019736,catapult,DSP,1,catapult_fpga_area
Throughput,2.019736,catapult,BRAM,0,catapult_fpga_area
Throughput,2.179397,catapult,CLB,645,catapult_fpga_area
Throughput,2.179397,catapult,LUT,3617,catapult_fpga_area
Throughput,2.179397,catapult,FF,304,catapult_fpga_area
Throughput,2.179397,catapult,DSP,1,catapult_fpga_area
Throughput,2.179397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829862,catapult,CLB,131,catapult_fpga_area
Throughput,1.829862,catapult,LUT,659,catapult_fpga_area
Throughput,1.829862,catapult,FF,264,catapult_fpga_area
Throughput,1.829862,catapult,DSP,1,catapult_fpga_area
Throughput,1.829862,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865941,catapult,CLB,215,catapult_fpga_area
Throughput,1.865941,catapult,LUT,991,catapult_fpga_area
Throughput,1.865941,catapult,FF,266,catapult_fpga_area
Throughput,1.865941,catapult,DSP,1,catapult_fpga_area
Throughput,1.865941,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833562,catapult,CLB,308,catapult_fpga_area
Throughput,1.833562,catapult,LUT,1431,catapult_fpga_area
Throughput,1.833562,catapult,FF,275,catapult_fpga_area
Throughput,1.833562,catapult,DSP,1,catapult_fpga_area
Throughput,1.833562,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833765,catapult,CLB,129,catapult_fpga_area
Throughput,1.833765,catapult,LUT,643,catapult_fpga_area
Throughput,1.833765,catapult,FF,265,catapult_fpga_area
Throughput,1.833765,catapult,DSP,1,catapult_fpga_area
Throughput,1.833765,catapult,BRAM,0,catapult_fpga_area
Throughput,1.822434,catapult,CLB,221,catapult_fpga_area
Throughput,1.822434,catapult,LUT,994,catapult_fpga_area
Throughput,1.822434,catapult,FF,269,catapult_fpga_area
Throughput,1.822434,catapult,DSP,1,catapult_fpga_area
Throughput,1.822434,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838159,catapult,CLB,350,catapult_fpga_area
Throughput,1.838159,catapult,LUT,1525,catapult_fpga_area
Throughput,1.838159,catapult,FF,277,catapult_fpga_area
Throughput,1.838159,catapult,DSP,1,catapult_fpga_area
Throughput,1.838159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808894,catapult,CLB,145,catapult_fpga_area
Throughput,1.808894,catapult,LUT,777,catapult_fpga_area
Throughput,1.808894,catapult,FF,266,catapult_fpga_area
Throughput,1.808894,catapult,DSP,1,catapult_fpga_area
Throughput,1.808894,catapult,BRAM,0,catapult_fpga_area
Throughput,1.781378,catapult,CLB,264,catapult_fpga_area
Throughput,1.781378,catapult,LUT,1196,catapult_fpga_area
Throughput,1.781378,catapult,FF,269,catapult_fpga_area
Throughput,1.781378,catapult,DSP,1,catapult_fpga_area
Throughput,1.781378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.724496,catapult,CLB,378,catapult_fpga_area
Throughput,1.724496,catapult,LUT,1787,catapult_fpga_area
Throughput,1.724496,catapult,FF,278,catapult_fpga_area
Throughput,1.724496,catapult,DSP,1,catapult_fpga_area
Throughput,1.724496,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909410,catapult,CLB,155,catapult_fpga_area
Throughput,1.909410,catapult,LUT,812,catapult_fpga_area
Throughput,1.909410,catapult,FF,267,catapult_fpga_area
Throughput,1.909410,catapult,DSP,1,catapult_fpga_area
Throughput,1.909410,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864785,catapult,CLB,252,catapult_fpga_area
Throughput,1.864785,catapult,LUT,1322,catapult_fpga_area
Throughput,1.864785,catapult,FF,270,catapult_fpga_area
Throughput,1.864785,catapult,DSP,1,catapult_fpga_area
Throughput,1.864785,catapult,BRAM,0,catapult_fpga_area
Throughput,1.851601,catapult,CLB,149,catapult_fpga_area
Throughput,1.851601,catapult,LUT,783,catapult_fpga_area
Throughput,1.851601,catapult,FF,265,catapult_fpga_area
Throughput,1.851601,catapult,DSP,1,catapult_fpga_area
Throughput,1.851601,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888605,catapult,CLB,233,catapult_fpga_area
Throughput,1.888605,catapult,LUT,1131,catapult_fpga_area
Throughput,1.888605,catapult,FF,269,catapult_fpga_area
Throughput,1.888605,catapult,DSP,1,catapult_fpga_area
Throughput,1.888605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,414,catapult_fpga_area
Throughput,1.932085,catapult,LUT,1799,catapult_fpga_area
Throughput,1.932085,catapult,FF,276,catapult_fpga_area
Throughput,1.932085,catapult,DSP,1,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.806015,catapult,CLB,202,catapult_fpga_area
Throughput,1.806015,catapult,LUT,935,catapult_fpga_area
Throughput,1.806015,catapult,FF,266,catapult_fpga_area
Throughput,1.806015,catapult,DSP,1,catapult_fpga_area
Throughput,1.806015,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868913,catapult,CLB,275,catapult_fpga_area
Throughput,1.868913,catapult,LUT,1303,catapult_fpga_area
Throughput,1.868913,catapult,FF,270,catapult_fpga_area
Throughput,1.868913,catapult,DSP,1,catapult_fpga_area
Throughput,1.868913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909381,catapult,CLB,458,catapult_fpga_area
Throughput,1.909381,catapult,LUT,2249,catapult_fpga_area
Throughput,1.909381,catapult,FF,278,catapult_fpga_area
Throughput,1.909381,catapult,DSP,1,catapult_fpga_area
Throughput,1.909381,catapult,BRAM,0,catapult_fpga_area
Throughput,1.826697,catapult,CLB,233,catapult_fpga_area
Throughput,1.826697,catapult,LUT,1257,catapult_fpga_area
Throughput,1.826697,catapult,FF,270,catapult_fpga_area
Throughput,1.826697,catapult,DSP,1,catapult_fpga_area
Throughput,1.826697,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968902,catapult,CLB,385,catapult_fpga_area
Throughput,1.968902,catapult,LUT,1809,catapult_fpga_area
Throughput,1.968902,catapult,FF,273,catapult_fpga_area
Throughput,1.968902,catapult,DSP,1,catapult_fpga_area
Throughput,1.968902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981115,catapult,CLB,262,catapult_fpga_area
Throughput,1.981115,catapult,LUT,1297,catapult_fpga_area
Throughput,1.981115,catapult,FF,266,catapult_fpga_area
Throughput,1.981115,catapult,DSP,1,catapult_fpga_area
Throughput,1.981115,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106930,catapult,CLB,378,catapult_fpga_area
Throughput,2.106930,catapult,LUT,1870,catapult_fpga_area
Throughput,2.106930,catapult,FF,270,catapult_fpga_area
Throughput,2.106930,catapult,DSP,1,catapult_fpga_area
Throughput,2.106930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939023,catapult,CLB,540,catapult_fpga_area
Throughput,1.939023,catapult,LUT,2575,catapult_fpga_area
Throughput,1.939023,catapult,FF,278,catapult_fpga_area
Throughput,1.939023,catapult,DSP,1,catapult_fpga_area
Throughput,1.939023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871688,catapult,CLB,260,catapult_fpga_area
Throughput,1.871688,catapult,LUT,1405,catapult_fpga_area
Throughput,1.871688,catapult,FF,270,catapult_fpga_area
Throughput,1.871688,catapult,DSP,1,catapult_fpga_area
Throughput,1.871688,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930424,catapult,CLB,427,catapult_fpga_area
Throughput,1.930424,catapult,LUT,2251,catapult_fpga_area
Throughput,1.930424,catapult,FF,273,catapult_fpga_area
Throughput,1.930424,catapult,DSP,1,catapult_fpga_area
Throughput,1.930424,catapult,BRAM,0,catapult_fpga_area
Throughput,2.063450,catapult,CLB,312,catapult_fpga_area
Throughput,2.063450,catapult,LUT,1653,catapult_fpga_area
Throughput,2.063450,catapult,FF,270,catapult_fpga_area
Throughput,2.063450,catapult,DSP,1,catapult_fpga_area
Throughput,2.063450,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868715,catapult,CLB,457,catapult_fpga_area
Throughput,1.868715,catapult,LUT,2498,catapult_fpga_area
Throughput,1.868715,catapult,FF,272,catapult_fpga_area
Throughput,1.868715,catapult,DSP,1,catapult_fpga_area
Throughput,1.868715,catapult,BRAM,0,catapult_fpga_area
Throughput,2.023168,catapult,CLB,115,catapult_fpga_area
Throughput,2.023168,catapult,LUT,578,catapult_fpga_area
Throughput,2.023168,catapult,FF,335,catapult_fpga_area
Throughput,2.023168,catapult,DSP,1,catapult_fpga_area
Throughput,2.023168,catapult,BRAM,0,catapult_fpga_area
Throughput,2.079916,catapult,CLB,151,catapult_fpga_area
Throughput,2.079916,catapult,LUT,660,catapult_fpga_area
Throughput,2.079916,catapult,FF,337,catapult_fpga_area
Throughput,2.079916,catapult,DSP,1,catapult_fpga_area
Throughput,2.079916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935572,catapult,CLB,218,catapult_fpga_area
Throughput,1.935572,catapult,LUT,1009,catapult_fpga_area
Throughput,1.935572,catapult,FF,348,catapult_fpga_area
Throughput,1.935572,catapult,DSP,1,catapult_fpga_area
Throughput,1.935572,catapult,BRAM,0,catapult_fpga_area
Throughput,1.811463,catapult,CLB,124,catapult_fpga_area
Throughput,1.811463,catapult,LUT,583,catapult_fpga_area
Throughput,1.811463,catapult,FF,265,catapult_fpga_area
Throughput,1.811463,catapult,DSP,1,catapult_fpga_area
Throughput,1.811463,catapult,BRAM,0,catapult_fpga_area
Throughput,1.751426,catapult,CLB,168,catapult_fpga_area
Throughput,1.751426,catapult,LUT,854,catapult_fpga_area
Throughput,1.751426,catapult,FF,267,catapult_fpga_area
Throughput,1.751426,catapult,DSP,1,catapult_fpga_area
Throughput,1.751426,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842305,catapult,CLB,306,catapult_fpga_area
Throughput,1.842305,catapult,LUT,1144,catapult_fpga_area
Throughput,1.842305,catapult,FF,278,catapult_fpga_area
Throughput,1.842305,catapult,DSP,1,catapult_fpga_area
Throughput,1.842305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919631,catapult,CLB,164,catapult_fpga_area
Throughput,1.919631,catapult,LUT,859,catapult_fpga_area
Throughput,1.919631,catapult,FF,266,catapult_fpga_area
Throughput,1.919631,catapult,DSP,1,catapult_fpga_area
Throughput,1.919631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050525,catapult,CLB,207,catapult_fpga_area
Throughput,2.050525,catapult,LUT,1106,catapult_fpga_area
Throughput,2.050525,catapult,FF,270,catapult_fpga_area
Throughput,2.050525,catapult,DSP,1,catapult_fpga_area
Throughput,2.050525,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865954,catapult,CLB,388,catapult_fpga_area
Throughput,1.865954,catapult,LUT,1669,catapult_fpga_area
Throughput,1.865954,catapult,FF,281,catapult_fpga_area
Throughput,1.865954,catapult,DSP,1,catapult_fpga_area
Throughput,1.865954,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992777,catapult,CLB,244,catapult_fpga_area
Throughput,1.992777,catapult,LUT,1249,catapult_fpga_area
Throughput,1.992777,catapult,FF,267,catapult_fpga_area
Throughput,1.992777,catapult,DSP,1,catapult_fpga_area
Throughput,1.992777,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044804,catapult,CLB,322,catapult_fpga_area
Throughput,2.044804,catapult,LUT,1664,catapult_fpga_area
Throughput,2.044804,catapult,FF,269,catapult_fpga_area
Throughput,2.044804,catapult,DSP,1,catapult_fpga_area
Throughput,2.044804,catapult,BRAM,0,catapult_fpga_area
Throughput,1.819013,catapult,CLB,133,catapult_fpga_area
Throughput,1.819013,catapult,LUT,661,catapult_fpga_area
Throughput,1.819013,catapult,FF,265,catapult_fpga_area
Throughput,1.819013,catapult,DSP,1,catapult_fpga_area
Throughput,1.819013,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888242,catapult,CLB,179,catapult_fpga_area
Throughput,1.888242,catapult,LUT,829,catapult_fpga_area
Throughput,1.888242,catapult,FF,267,catapult_fpga_area
Throughput,1.888242,catapult,DSP,1,catapult_fpga_area
Throughput,1.888242,catapult,BRAM,0,catapult_fpga_area
Throughput,1.812420,catapult,CLB,239,catapult_fpga_area
Throughput,1.812420,catapult,LUT,1181,catapult_fpga_area
Throughput,1.812420,catapult,FF,276,catapult_fpga_area
Throughput,1.812420,catapult,DSP,1,catapult_fpga_area
Throughput,1.812420,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889392,catapult,CLB,173,catapult_fpga_area
Throughput,1.889392,catapult,LUT,904,catapult_fpga_area
Throughput,1.889392,catapult,FF,266,catapult_fpga_area
Throughput,1.889392,catapult,DSP,1,catapult_fpga_area
Throughput,1.889392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938598,catapult,CLB,225,catapult_fpga_area
Throughput,1.938598,catapult,LUT,1174,catapult_fpga_area
Throughput,1.938598,catapult,FF,269,catapult_fpga_area
Throughput,1.938598,catapult,DSP,1,catapult_fpga_area
Throughput,1.938598,catapult,BRAM,0,catapult_fpga_area
Throughput,1.917409,catapult,CLB,420,catapult_fpga_area
Throughput,1.917409,catapult,LUT,1784,catapult_fpga_area
Throughput,1.917409,catapult,FF,281,catapult_fpga_area
Throughput,1.917409,catapult,DSP,1,catapult_fpga_area
Throughput,1.917409,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006029,catapult,CLB,252,catapult_fpga_area
Throughput,2.006029,catapult,LUT,1306,catapult_fpga_area
Throughput,2.006029,catapult,FF,267,catapult_fpga_area
Throughput,2.006029,catapult,DSP,1,catapult_fpga_area
Throughput,2.006029,catapult,BRAM,0,catapult_fpga_area
Throughput,1.949528,catapult,CLB,371,catapult_fpga_area
Throughput,1.949528,catapult,LUT,1719,catapult_fpga_area
Throughput,1.949528,catapult,FF,269,catapult_fpga_area
Throughput,1.949528,catapult,DSP,1,catapult_fpga_area
Throughput,1.949528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007206,catapult,CLB,505,catapult_fpga_area
Throughput,2.007206,catapult,LUT,2507,catapult_fpga_area
Throughput,2.007206,catapult,FF,284,catapult_fpga_area
Throughput,2.007206,catapult,DSP,1,catapult_fpga_area
Throughput,2.007206,catapult,BRAM,0,catapult_fpga_area
Throughput,1.844915,catapult,CLB,199,catapult_fpga_area
Throughput,1.844915,catapult,LUT,965,catapult_fpga_area
Throughput,1.844915,catapult,FF,266,catapult_fpga_area
Throughput,1.844915,catapult,DSP,1,catapult_fpga_area
Throughput,1.844915,catapult,BRAM,0,catapult_fpga_area
Throughput,2.143963,catapult,CLB,265,catapult_fpga_area
Throughput,2.143963,catapult,LUT,1272,catapult_fpga_area
Throughput,2.143963,catapult,FF,270,catapult_fpga_area
Throughput,2.143963,catapult,DSP,1,catapult_fpga_area
Throughput,2.143963,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012570,catapult,CLB,394,catapult_fpga_area
Throughput,2.012570,catapult,LUT,1781,catapult_fpga_area
Throughput,2.012570,catapult,FF,279,catapult_fpga_area
Throughput,2.012570,catapult,DSP,1,catapult_fpga_area
Throughput,2.012570,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080331,catapult,CLB,300,catapult_fpga_area
Throughput,2.080331,catapult,LUT,1501,catapult_fpga_area
Throughput,2.080331,catapult,FF,267,catapult_fpga_area
Throughput,2.080331,catapult,DSP,1,catapult_fpga_area
Throughput,2.080331,catapult,BRAM,0,catapult_fpga_area
Throughput,2.014880,catapult,CLB,348,catapult_fpga_area
Throughput,2.014880,catapult,LUT,1757,catapult_fpga_area
Throughput,2.014880,catapult,FF,271,catapult_fpga_area
Throughput,2.014880,catapult,DSP,1,catapult_fpga_area
Throughput,2.014880,catapult,BRAM,0,catapult_fpga_area
Throughput,2.056317,catapult,CLB,587,catapult_fpga_area
Throughput,2.056317,catapult,LUT,2828,catapult_fpga_area
Throughput,2.056317,catapult,FF,280,catapult_fpga_area
Throughput,2.056317,catapult,DSP,1,catapult_fpga_area
Throughput,2.056317,catapult,BRAM,0,catapult_fpga_area
Throughput,2.200711,catapult,CLB,293,catapult_fpga_area
Throughput,2.200711,catapult,LUT,1570,catapult_fpga_area
Throughput,2.200711,catapult,FF,267,catapult_fpga_area
Throughput,2.200711,catapult,DSP,1,catapult_fpga_area
Throughput,2.200711,catapult,BRAM,0,catapult_fpga_area
Throughput,2.138076,catapult,CLB,560,catapult_fpga_area
Throughput,2.138076,catapult,LUT,3114,catapult_fpga_area
Throughput,2.138076,catapult,FF,273,catapult_fpga_area
Throughput,2.138076,catapult,DSP,1,catapult_fpga_area
Throughput,2.138076,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015631,catapult,CLB,523,catapult_fpga_area
Throughput,2.015631,catapult,LUT,2810,catapult_fpga_area
Throughput,2.015631,catapult,FF,284,catapult_fpga_area
Throughput,2.015631,catapult,DSP,1,catapult_fpga_area
Throughput,2.015631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.000198,catapult,CLB,167,catapult_fpga_area
Throughput,2.000198,catapult,LUT,747,catapult_fpga_area
Throughput,2.000198,catapult,FF,503,catapult_fpga_area
Throughput,2.000198,catapult,DSP,1,catapult_fpga_area
Throughput,2.000198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053352,catapult,CLB,175,catapult_fpga_area
Throughput,2.053352,catapult,LUT,938,catapult_fpga_area
Throughput,2.053352,catapult,FF,505,catapult_fpga_area
Throughput,2.053352,catapult,DSP,1,catapult_fpga_area
Throughput,2.053352,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004647,catapult,CLB,252,catapult_fpga_area
Throughput,2.004647,catapult,LUT,1089,catapult_fpga_area
Throughput,2.004647,catapult,FF,361,catapult_fpga_area
Throughput,2.004647,catapult,DSP,1,catapult_fpga_area
Throughput,2.004647,catapult,BRAM,0,catapult_fpga_area
Throughput,2.021458,catapult,CLB,216,catapult_fpga_area
Throughput,2.021458,catapult,LUT,1008,catapult_fpga_area
Throughput,2.021458,catapult,FF,568,catapult_fpga_area
Throughput,2.021458,catapult,DSP,1,catapult_fpga_area
Throughput,2.021458,catapult,BRAM,0,catapult_fpga_area
Throughput,1.862017,catapult,CLB,279,catapult_fpga_area
Throughput,1.862017,catapult,LUT,1410,catapult_fpga_area
Throughput,1.862017,catapult,FF,572,catapult_fpga_area
Throughput,1.862017,catapult,DSP,1,catapult_fpga_area
Throughput,1.862017,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833219,catapult,CLB,341,catapult_fpga_area
Throughput,1.833219,catapult,LUT,1596,catapult_fpga_area
Throughput,1.833219,catapult,FF,274,catapult_fpga_area
Throughput,1.833219,catapult,DSP,1,catapult_fpga_area
Throughput,1.833219,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968173,catapult,CLB,398,catapult_fpga_area
Throughput,1.968173,catapult,LUT,1637,catapult_fpga_area
Throughput,1.968173,catapult,FF,880,catapult_fpga_area
Throughput,1.968173,catapult,DSP,1,catapult_fpga_area
Throughput,1.968173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004460,catapult,CLB,437,catapult_fpga_area
Throughput,2.004460,catapult,LUT,2291,catapult_fpga_area
Throughput,2.004460,catapult,FF,882,catapult_fpga_area
Throughput,2.004460,catapult,DSP,1,catapult_fpga_area
Throughput,2.004460,catapult,BRAM,0,catapult_fpga_area
Throughput,1.970280,catapult,CLB,505,catapult_fpga_area
Throughput,1.970280,catapult,LUT,2413,catapult_fpga_area
Throughput,1.970280,catapult,FF,289,catapult_fpga_area
Throughput,1.970280,catapult,DSP,1,catapult_fpga_area
Throughput,1.970280,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061511,catapult,CLB,678,catapult_fpga_area
Throughput,2.061511,catapult,LUT,2861,catapult_fpga_area
Throughput,2.061511,catapult,FF,1504,catapult_fpga_area
Throughput,2.061511,catapult,DSP,1,catapult_fpga_area
Throughput,2.061511,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976064,catapult,CLB,750,catapult_fpga_area
Throughput,1.976064,catapult,LUT,3975,catapult_fpga_area
Throughput,1.976064,catapult,FF,1501,catapult_fpga_area
Throughput,1.976064,catapult,DSP,1,catapult_fpga_area
Throughput,1.976064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915431,catapult,CLB,865,catapult_fpga_area
Throughput,1.915431,catapult,LUT,4137,catapult_fpga_area
Throughput,1.915431,catapult,FF,308,catapult_fpga_area
Throughput,1.915431,catapult,DSP,1,catapult_fpga_area
Throughput,1.915431,catapult,BRAM,0,catapult_fpga_area
Throughput,1.770720,catapult,CLB,214,catapult_fpga_area
Throughput,1.770720,catapult,LUT,1051,catapult_fpga_area
Throughput,1.770720,catapult,FF,568,catapult_fpga_area
Throughput,1.770720,catapult,DSP,1,catapult_fpga_area
Throughput,1.770720,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972332,catapult,CLB,273,catapult_fpga_area
Throughput,1.972332,catapult,LUT,1422,catapult_fpga_area
Throughput,1.972332,catapult,FF,572,catapult_fpga_area
Throughput,1.972332,catapult,DSP,1,catapult_fpga_area
Throughput,1.972332,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952194,catapult,CLB,321,catapult_fpga_area
Throughput,1.952194,catapult,LUT,1509,catapult_fpga_area
Throughput,1.952194,catapult,FF,275,catapult_fpga_area
Throughput,1.952194,catapult,DSP,1,catapult_fpga_area
Throughput,1.952194,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904159,catapult,CLB,369,catapult_fpga_area
Throughput,1.904159,catapult,LUT,1702,catapult_fpga_area
Throughput,1.904159,catapult,FF,879,catapult_fpga_area
Throughput,1.904159,catapult,DSP,1,catapult_fpga_area
Throughput,1.904159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985635,catapult,CLB,453,catapult_fpga_area
Throughput,1.985635,catapult,LUT,2348,catapult_fpga_area
Throughput,1.985635,catapult,FF,879,catapult_fpga_area
Throughput,1.985635,catapult,DSP,1,catapult_fpga_area
Throughput,1.985635,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053064,catapult,CLB,519,catapult_fpga_area
Throughput,2.053064,catapult,LUT,2397,catapult_fpga_area
Throughput,2.053064,catapult,FF,286,catapult_fpga_area
Throughput,2.053064,catapult,DSP,1,catapult_fpga_area
Throughput,2.053064,catapult,BRAM,0,catapult_fpga_area
Throughput,2.081248,catapult,CLB,659,catapult_fpga_area
Throughput,2.081248,catapult,LUT,2967,catapult_fpga_area
Throughput,2.081248,catapult,FF,1502,catapult_fpga_area
Throughput,2.081248,catapult,DSP,1,catapult_fpga_area
Throughput,2.081248,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980346,catapult,CLB,808,catapult_fpga_area
Throughput,1.980346,catapult,LUT,4323,catapult_fpga_area
Throughput,1.980346,catapult,FF,1503,catapult_fpga_area
Throughput,1.980346,catapult,DSP,1,catapult_fpga_area
Throughput,1.980346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.937035,catapult,CLB,840,catapult_fpga_area
Throughput,1.937035,catapult,LUT,4380,catapult_fpga_area
Throughput,1.937035,catapult,FF,307,catapult_fpga_area
Throughput,1.937035,catapult,DSP,1,catapult_fpga_area
Throughput,1.937035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868130,catapult,CLB,373,catapult_fpga_area
Throughput,1.868130,catapult,LUT,1603,catapult_fpga_area
Throughput,1.868130,catapult,FF,877,catapult_fpga_area
Throughput,1.868130,catapult,DSP,1,catapult_fpga_area
Throughput,1.868130,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046560,catapult,CLB,448,catapult_fpga_area
Throughput,2.046560,catapult,LUT,2422,catapult_fpga_area
Throughput,2.046560,catapult,FF,883,catapult_fpga_area
Throughput,2.046560,catapult,DSP,1,catapult_fpga_area
Throughput,2.046560,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995279,catapult,CLB,496,catapult_fpga_area
Throughput,1.995279,catapult,LUT,2260,catapult_fpga_area
Throughput,1.995279,catapult,FF,285,catapult_fpga_area
Throughput,1.995279,catapult,DSP,1,catapult_fpga_area
Throughput,1.995279,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991254,catapult,CLB,656,catapult_fpga_area
Throughput,1.991254,catapult,LUT,2888,catapult_fpga_area
Throughput,1.991254,catapult,FF,1499,catapult_fpga_area
Throughput,1.991254,catapult,DSP,1,catapult_fpga_area
Throughput,1.991254,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083968,catapult,CLB,739,catapult_fpga_area
Throughput,2.083968,catapult,LUT,4151,catapult_fpga_area
Throughput,2.083968,catapult,FF,1501,catapult_fpga_area
Throughput,2.083968,catapult,DSP,1,catapult_fpga_area
Throughput,2.083968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.059385,catapult,CLB,817,catapult_fpga_area
Throughput,2.059385,catapult,LUT,4111,catapult_fpga_area
Throughput,2.059385,catapult,FF,297,catapult_fpga_area
Throughput,2.059385,catapult,DSP,1,catapult_fpga_area
Throughput,2.059385,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926904,catapult,CLB,560,catapult_fpga_area
Throughput,1.926904,catapult,LUT,2519,catapult_fpga_area
Throughput,1.926904,catapult,FF,1496,catapult_fpga_area
Throughput,1.926904,catapult,DSP,1,catapult_fpga_area
Throughput,1.926904,catapult,BRAM,0,catapult_fpga_area
Throughput,2.051945,catapult,CLB,820,catapult_fpga_area
Throughput,2.051945,catapult,LUT,4640,catapult_fpga_area
Throughput,2.051945,catapult,FF,1500,catapult_fpga_area
Throughput,2.051945,catapult,DSP,1,catapult_fpga_area
Throughput,2.051945,catapult,BRAM,0,catapult_fpga_area
Throughput,2.121023,catapult,CLB,751,catapult_fpga_area
Throughput,2.121023,catapult,LUT,3638,catapult_fpga_area
Throughput,2.121023,catapult,FF,297,catapult_fpga_area
Throughput,2.121023,catapult,DSP,1,catapult_fpga_area
Throughput,2.121023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836485,catapult,CLB,168,catapult_fpga_area
Throughput,1.836485,catapult,LUT,841,catapult_fpga_area
Throughput,1.836485,catapult,FF,264,catapult_fpga_area
Throughput,1.836485,catapult,DSP,1,catapult_fpga_area
Throughput,1.836485,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987605,catapult,CLB,243,catapult_fpga_area
Throughput,1.987605,catapult,LUT,1014,catapult_fpga_area
Throughput,1.987605,catapult,FF,266,catapult_fpga_area
Throughput,1.987605,catapult,DSP,1,catapult_fpga_area
Throughput,1.987605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.796901,catapult,CLB,349,catapult_fpga_area
Throughput,1.796901,catapult,LUT,1534,catapult_fpga_area
Throughput,1.796901,catapult,FF,273,catapult_fpga_area
Throughput,1.796901,catapult,DSP,1,catapult_fpga_area
Throughput,1.796901,catapult,BRAM,0,catapult_fpga_area
Throughput,1.921903,catapult,CLB,208,catapult_fpga_area
Throughput,1.921903,catapult,LUT,1127,catapult_fpga_area
Throughput,1.921903,catapult,FF,268,catapult_fpga_area
Throughput,1.921903,catapult,DSP,1,catapult_fpga_area
Throughput,1.921903,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925861,catapult,CLB,260,catapult_fpga_area
Throughput,1.925861,catapult,LUT,1316,catapult_fpga_area
Throughput,1.925861,catapult,FF,276,catapult_fpga_area
Throughput,1.925861,catapult,DSP,1,catapult_fpga_area
Throughput,1.925861,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979642,catapult,CLB,451,catapult_fpga_area
Throughput,1.979642,catapult,LUT,2033,catapult_fpga_area
Throughput,1.979642,catapult,FF,282,catapult_fpga_area
Throughput,1.979642,catapult,DSP,1,catapult_fpga_area
Throughput,1.979642,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061449,catapult,CLB,377,catapult_fpga_area
Throughput,2.061449,catapult,LUT,1963,catapult_fpga_area
Throughput,2.061449,catapult,FF,284,catapult_fpga_area
Throughput,2.061449,catapult,DSP,1,catapult_fpga_area
Throughput,2.061449,catapult,BRAM,0,catapult_fpga_area
Throughput,2.139902,catapult,CLB,409,catapult_fpga_area
Throughput,2.139902,catapult,LUT,1935,catapult_fpga_area
Throughput,2.139902,catapult,FF,285,catapult_fpga_area
Throughput,2.139902,catapult,DSP,1,catapult_fpga_area
Throughput,2.139902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891039,catapult,CLB,598,catapult_fpga_area
Throughput,1.891039,catapult,LUT,3125,catapult_fpga_area
Throughput,1.891039,catapult,FF,298,catapult_fpga_area
Throughput,1.891039,catapult,DSP,1,catapult_fpga_area
Throughput,1.891039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022500,catapult,CLB,485,catapult_fpga_area
Throughput,2.022500,catapult,LUT,2583,catapult_fpga_area
Throughput,2.022500,catapult,FF,285,catapult_fpga_area
Throughput,2.022500,catapult,DSP,1,catapult_fpga_area
Throughput,2.022500,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046245,catapult,CLB,661,catapult_fpga_area
Throughput,2.046245,catapult,LUT,3110,catapult_fpga_area
Throughput,2.046245,catapult,FF,289,catapult_fpga_area
Throughput,2.046245,catapult,DSP,1,catapult_fpga_area
Throughput,2.046245,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939171,catapult,CLB,281,catapult_fpga_area
Throughput,1.939171,catapult,LUT,1410,catapult_fpga_area
Throughput,1.939171,catapult,FF,272,catapult_fpga_area
Throughput,1.939171,catapult,DSP,1,catapult_fpga_area
Throughput,1.939171,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975030,catapult,CLB,279,catapult_fpga_area
Throughput,1.975030,catapult,LUT,1460,catapult_fpga_area
Throughput,1.975030,catapult,FF,275,catapult_fpga_area
Throughput,1.975030,catapult,DSP,1,catapult_fpga_area
Throughput,1.975030,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007862,catapult,CLB,420,catapult_fpga_area
Throughput,2.007862,catapult,LUT,2022,catapult_fpga_area
Throughput,2.007862,catapult,FF,282,catapult_fpga_area
Throughput,2.007862,catapult,DSP,1,catapult_fpga_area
Throughput,2.007862,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052280,catapult,CLB,354,catapult_fpga_area
Throughput,2.052280,catapult,LUT,1916,catapult_fpga_area
Throughput,2.052280,catapult,FF,282,catapult_fpga_area
Throughput,2.052280,catapult,DSP,1,catapult_fpga_area
Throughput,2.052280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919341,catapult,CLB,538,catapult_fpga_area
Throughput,1.919341,catapult,LUT,2440,catapult_fpga_area
Throughput,1.919341,catapult,FF,286,catapult_fpga_area
Throughput,1.919341,catapult,DSP,1,catapult_fpga_area
Throughput,1.919341,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030628,catapult,CLB,671,catapult_fpga_area
Throughput,2.030628,catapult,LUT,3122,catapult_fpga_area
Throughput,2.030628,catapult,FF,293,catapult_fpga_area
Throughput,2.030628,catapult,DSP,1,catapult_fpga_area
Throughput,2.030628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006739,catapult,CLB,553,catapult_fpga_area
Throughput,2.006739,catapult,LUT,2857,catapult_fpga_area
Throughput,2.006739,catapult,FF,300,catapult_fpga_area
Throughput,2.006739,catapult,DSP,1,catapult_fpga_area
Throughput,2.006739,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086823,catapult,CLB,660,catapult_fpga_area
Throughput,2.086823,catapult,LUT,3706,catapult_fpga_area
Throughput,2.086823,catapult,FF,301,catapult_fpga_area
Throughput,2.086823,catapult,DSP,1,catapult_fpga_area
Throughput,2.086823,catapult,BRAM,0,catapult_fpga_area
Throughput,2.201359,catapult,CLB,356,catapult_fpga_area
Throughput,2.201359,catapult,LUT,1917,catapult_fpga_area
Throughput,2.201359,catapult,FF,283,catapult_fpga_area
Throughput,2.201359,catapult,DSP,1,catapult_fpga_area
Throughput,2.201359,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986439,catapult,CLB,467,catapult_fpga_area
Throughput,1.986439,catapult,LUT,2291,catapult_fpga_area
Throughput,1.986439,catapult,FF,283,catapult_fpga_area
Throughput,1.986439,catapult,DSP,1,catapult_fpga_area
Throughput,1.986439,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,691,catapult_fpga_area
Throughput,2.019503,catapult,LUT,3365,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,1,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924917,catapult,CLB,147,catapult_fpga_area
Throughput,1.924917,catapult,LUT,736,catapult_fpga_area
Throughput,1.924917,catapult,FF,263,catapult_fpga_area
Throughput,1.924917,catapult,DSP,1,catapult_fpga_area
Throughput,1.924917,catapult,BRAM,0,catapult_fpga_area
Throughput,1.775049,catapult,CLB,218,catapult_fpga_area
Throughput,1.775049,catapult,LUT,1125,catapult_fpga_area
Throughput,1.775049,catapult,FF,265,catapult_fpga_area
Throughput,1.775049,catapult,DSP,1,catapult_fpga_area
Throughput,1.775049,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963309,catapult,CLB,384,catapult_fpga_area
Throughput,1.963309,catapult,LUT,1665,catapult_fpga_area
Throughput,1.963309,catapult,FF,272,catapult_fpga_area
Throughput,1.963309,catapult,DSP,1,catapult_fpga_area
Throughput,1.963309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972280,catapult,CLB,195,catapult_fpga_area
Throughput,1.972280,catapult,LUT,1032,catapult_fpga_area
Throughput,1.972280,catapult,FF,264,catapult_fpga_area
Throughput,1.972280,catapult,DSP,1,catapult_fpga_area
Throughput,1.972280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885564,catapult,CLB,258,catapult_fpga_area
Throughput,1.885564,catapult,LUT,1456,catapult_fpga_area
Throughput,1.885564,catapult,FF,268,catapult_fpga_area
Throughput,1.885564,catapult,DSP,1,catapult_fpga_area
Throughput,1.885564,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078968,catapult,CLB,294,catapult_fpga_area
Throughput,2.078968,catapult,LUT,1623,catapult_fpga_area
Throughput,2.078968,catapult,FF,265,catapult_fpga_area
Throughput,2.078968,catapult,DSP,1,catapult_fpga_area
Throughput,2.078968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027603,catapult,CLB,277,catapult_fpga_area
Throughput,2.027603,catapult,LUT,1316,catapult_fpga_area
Throughput,2.027603,catapult,FF,264,catapult_fpga_area
Throughput,2.027603,catapult,DSP,1,catapult_fpga_area
Throughput,2.027603,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045411,catapult,CLB,386,catapult_fpga_area
Throughput,2.045411,catapult,LUT,1914,catapult_fpga_area
Throughput,2.045411,catapult,FF,269,catapult_fpga_area
Throughput,2.045411,catapult,DSP,1,catapult_fpga_area
Throughput,2.045411,catapult,BRAM,0,catapult_fpga_area
Throughput,2.087735,catapult,CLB,545,catapult_fpga_area
Throughput,2.087735,catapult,LUT,2710,catapult_fpga_area
Throughput,2.087735,catapult,FF,283,catapult_fpga_area
Throughput,2.087735,catapult,DSP,1,catapult_fpga_area
Throughput,2.087735,catapult,BRAM,0,catapult_fpga_area
Throughput,2.187336,catapult,CLB,348,catapult_fpga_area
Throughput,2.187336,catapult,LUT,1859,catapult_fpga_area
Throughput,2.187336,catapult,FF,265,catapult_fpga_area
Throughput,2.187336,catapult,DSP,1,catapult_fpga_area
Throughput,2.187336,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032228,catapult,CLB,364,catapult_fpga_area
Throughput,2.032228,catapult,LUT,1961,catapult_fpga_area
Throughput,2.032228,catapult,FF,265,catapult_fpga_area
Throughput,2.032228,catapult,DSP,1,catapult_fpga_area
Throughput,2.032228,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049573,catapult,CLB,552,catapult_fpga_area
Throughput,2.049573,catapult,LUT,2761,catapult_fpga_area
Throughput,2.049573,catapult,FF,274,catapult_fpga_area
Throughput,2.049573,catapult,DSP,1,catapult_fpga_area
Throughput,2.049573,catapult,BRAM,0,catapult_fpga_area
Throughput,1.649372,catapult,CLB,91,catapult_fpga_area
Throughput,1.649372,catapult,LUT,382,catapult_fpga_area
Throughput,1.649372,catapult,FF,255,catapult_fpga_area
Throughput,1.649372,catapult,DSP,1,catapult_fpga_area
Throughput,1.649372,catapult,BRAM,0,catapult_fpga_area
Throughput,1.621760,catapult,CLB,112,catapult_fpga_area
Throughput,1.621760,catapult,LUT,414,catapult_fpga_area
Throughput,1.621760,catapult,FF,257,catapult_fpga_area
Throughput,1.621760,catapult,DSP,1,catapult_fpga_area
Throughput,1.621760,catapult,BRAM,0,catapult_fpga_area
Throughput,1.648192,catapult,CLB,189,catapult_fpga_area
Throughput,1.648192,catapult,LUT,575,catapult_fpga_area
Throughput,1.648192,catapult,FF,264,catapult_fpga_area
Throughput,1.648192,catapult,DSP,1,catapult_fpga_area
Throughput,1.648192,catapult,BRAM,0,catapult_fpga_area
Throughput,1.542724,catapult,CLB,76,catapult_fpga_area
Throughput,1.542724,catapult,LUT,357,catapult_fpga_area
Throughput,1.542724,catapult,FF,292,catapult_fpga_area
Throughput,1.542724,catapult,DSP,1,catapult_fpga_area
Throughput,1.542724,catapult,BRAM,0,catapult_fpga_area
Throughput,1.626726,catapult,CLB,119,catapult_fpga_area
Throughput,1.626726,catapult,LUT,442,catapult_fpga_area
Throughput,1.626726,catapult,FF,294,catapult_fpga_area
Throughput,1.626726,catapult,DSP,1,catapult_fpga_area
Throughput,1.626726,catapult,BRAM,0,catapult_fpga_area
Throughput,1.553106,catapult,CLB,132,catapult_fpga_area
Throughput,1.553106,catapult,LUT,567,catapult_fpga_area
Throughput,1.553106,catapult,FF,303,catapult_fpga_area
Throughput,1.553106,catapult,DSP,1,catapult_fpga_area
Throughput,1.553106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997993,catapult,CLB,116,catapult_fpga_area
Throughput,1.997993,catapult,LUT,564,catapult_fpga_area
Throughput,1.997993,catapult,FF,331,catapult_fpga_area
Throughput,1.997993,catapult,DSP,1,catapult_fpga_area
Throughput,1.997993,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038104,catapult,CLB,129,catapult_fpga_area
Throughput,2.038104,catapult,LUT,570,catapult_fpga_area
Throughput,2.038104,catapult,FF,333,catapult_fpga_area
Throughput,2.038104,catapult,DSP,1,catapult_fpga_area
Throughput,2.038104,catapult,BRAM,0,catapult_fpga_area
Throughput,1.956702,catapult,CLB,166,catapult_fpga_area
Throughput,1.956702,catapult,LUT,840,catapult_fpga_area
Throughput,1.956702,catapult,FF,340,catapult_fpga_area
Throughput,1.956702,catapult,DSP,1,catapult_fpga_area
Throughput,1.956702,catapult,BRAM,0,catapult_fpga_area
Throughput,1.830879,catapult,CLB,115,catapult_fpga_area
Throughput,1.830879,catapult,LUT,548,catapult_fpga_area
Throughput,1.830879,catapult,FF,263,catapult_fpga_area
Throughput,1.830879,catapult,DSP,1,catapult_fpga_area
Throughput,1.830879,catapult,BRAM,0,catapult_fpga_area
Throughput,1.873348,catapult,CLB,161,catapult_fpga_area
Throughput,1.873348,catapult,LUT,638,catapult_fpga_area
Throughput,1.873348,catapult,FF,265,catapult_fpga_area
Throughput,1.873348,catapult,DSP,1,catapult_fpga_area
Throughput,1.873348,catapult,BRAM,0,catapult_fpga_area
Throughput,1.929501,catapult,CLB,234,catapult_fpga_area
Throughput,1.929501,catapult,LUT,959,catapult_fpga_area
Throughput,1.929501,catapult,FF,272,catapult_fpga_area
Throughput,1.929501,catapult,DSP,1,catapult_fpga_area
Throughput,1.929501,catapult,BRAM,0,catapult_fpga_area
Throughput,1.554265,catapult,CLB,77,catapult_fpga_area
Throughput,1.554265,catapult,LUT,359,catapult_fpga_area
Throughput,1.554265,catapult,FF,293,catapult_fpga_area
Throughput,1.554265,catapult,DSP,1,catapult_fpga_area
Throughput,1.554265,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636627,catapult,CLB,102,catapult_fpga_area
Throughput,1.636627,catapult,LUT,452,catapult_fpga_area
Throughput,1.636627,catapult,FF,295,catapult_fpga_area
Throughput,1.636627,catapult,DSP,1,catapult_fpga_area
Throughput,1.636627,catapult,BRAM,0,catapult_fpga_area
Throughput,1.783652,catapult,CLB,141,catapult_fpga_area
Throughput,1.783652,catapult,LUT,595,catapult_fpga_area
Throughput,1.783652,catapult,FF,304,catapult_fpga_area
Throughput,1.783652,catapult,DSP,1,catapult_fpga_area
Throughput,1.783652,catapult,BRAM,0,catapult_fpga_area
Throughput,2.111156,catapult,CLB,118,catapult_fpga_area
Throughput,2.111156,catapult,LUT,543,catapult_fpga_area
Throughput,2.111156,catapult,FF,332,catapult_fpga_area
Throughput,2.111156,catapult,DSP,1,catapult_fpga_area
Throughput,2.111156,catapult,BRAM,0,catapult_fpga_area
Throughput,1.855845,catapult,CLB,138,catapult_fpga_area
Throughput,1.855845,catapult,LUT,654,catapult_fpga_area
Throughput,1.855845,catapult,FF,334,catapult_fpga_area
Throughput,1.855845,catapult,DSP,1,catapult_fpga_area
Throughput,1.855845,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136168,catapult,CLB,216,catapult_fpga_area
Throughput,2.136168,catapult,LUT,827,catapult_fpga_area
Throughput,2.136168,catapult,FF,341,catapult_fpga_area
Throughput,2.136168,catapult,DSP,1,catapult_fpga_area
Throughput,2.136168,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808055,catapult,CLB,136,catapult_fpga_area
Throughput,1.808055,catapult,LUT,637,catapult_fpga_area
Throughput,1.808055,catapult,FF,263,catapult_fpga_area
Throughput,1.808055,catapult,DSP,1,catapult_fpga_area
Throughput,1.808055,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050844,catapult,CLB,176,catapult_fpga_area
Throughput,2.050844,catapult,LUT,803,catapult_fpga_area
Throughput,2.050844,catapult,FF,265,catapult_fpga_area
Throughput,2.050844,catapult,DSP,1,catapult_fpga_area
Throughput,2.050844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.825987,catapult,CLB,230,catapult_fpga_area
Throughput,1.825987,catapult,LUT,1090,catapult_fpga_area
Throughput,1.825987,catapult,FF,272,catapult_fpga_area
Throughput,1.825987,catapult,DSP,1,catapult_fpga_area
Throughput,1.825987,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872639,catapult,CLB,150,catapult_fpga_area
Throughput,1.872639,catapult,LUT,749,catapult_fpga_area
Throughput,1.872639,catapult,FF,264,catapult_fpga_area
Throughput,1.872639,catapult,DSP,1,catapult_fpga_area
Throughput,1.872639,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977396,catapult,CLB,207,catapult_fpga_area
Throughput,1.977396,catapult,LUT,957,catapult_fpga_area
Throughput,1.977396,catapult,FF,266,catapult_fpga_area
Throughput,1.977396,catapult,DSP,1,catapult_fpga_area
Throughput,1.977396,catapult,BRAM,0,catapult_fpga_area
Throughput,2.065637,catapult,CLB,342,catapult_fpga_area
Throughput,2.065637,catapult,LUT,1392,catapult_fpga_area
Throughput,2.065637,catapult,FF,273,catapult_fpga_area
Throughput,2.065637,catapult,DSP,1,catapult_fpga_area
Throughput,2.065637,catapult,BRAM,0,catapult_fpga_area
Throughput,2.043010,catapult,CLB,106,catapult_fpga_area
Throughput,2.043010,catapult,LUT,562,catapult_fpga_area
Throughput,2.043010,catapult,FF,334,catapult_fpga_area
Throughput,2.043010,catapult,DSP,1,catapult_fpga_area
Throughput,2.043010,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971740,catapult,CLB,142,catapult_fpga_area
Throughput,1.971740,catapult,LUT,694,catapult_fpga_area
Throughput,1.971740,catapult,FF,336,catapult_fpga_area
Throughput,1.971740,catapult,DSP,1,catapult_fpga_area
Throughput,1.971740,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877106,catapult,CLB,181,catapult_fpga_area
Throughput,1.877106,catapult,LUT,874,catapult_fpga_area
Throughput,1.877106,catapult,FF,343,catapult_fpga_area
Throughput,1.877106,catapult,DSP,1,catapult_fpga_area
Throughput,1.877106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.763347,catapult,CLB,140,catapult_fpga_area
Throughput,1.763347,catapult,LUT,699,catapult_fpga_area
Throughput,1.763347,catapult,FF,263,catapult_fpga_area
Throughput,1.763347,catapult,DSP,1,catapult_fpga_area
Throughput,1.763347,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941499,catapult,CLB,186,catapult_fpga_area
Throughput,1.941499,catapult,LUT,833,catapult_fpga_area
Throughput,1.941499,catapult,FF,265,catapult_fpga_area
Throughput,1.941499,catapult,DSP,1,catapult_fpga_area
Throughput,1.941499,catapult,BRAM,0,catapult_fpga_area
Throughput,1.814787,catapult,CLB,299,catapult_fpga_area
Throughput,1.814787,catapult,LUT,1155,catapult_fpga_area
Throughput,1.814787,catapult,FF,272,catapult_fpga_area
Throughput,1.814787,catapult,DSP,1,catapult_fpga_area
Throughput,1.814787,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909747,catapult,CLB,172,catapult_fpga_area
Throughput,1.909747,catapult,LUT,902,catapult_fpga_area
Throughput,1.909747,catapult,FF,264,catapult_fpga_area
Throughput,1.909747,catapult,DSP,1,catapult_fpga_area
Throughput,1.909747,catapult,BRAM,0,catapult_fpga_area
Throughput,2.140739,catapult,CLB,250,catapult_fpga_area
Throughput,2.140739,catapult,LUT,1141,catapult_fpga_area
Throughput,2.140739,catapult,FF,266,catapult_fpga_area
Throughput,2.140739,catapult,DSP,1,catapult_fpga_area
Throughput,2.140739,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904321,catapult,CLB,318,catapult_fpga_area
Throughput,1.904321,catapult,LUT,1473,catapult_fpga_area
Throughput,1.904321,catapult,FF,275,catapult_fpga_area
Throughput,1.904321,catapult,DSP,1,catapult_fpga_area
Throughput,1.904321,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925961,catapult,CLB,229,catapult_fpga_area
Throughput,1.925961,catapult,LUT,1116,catapult_fpga_area
Throughput,1.925961,catapult,FF,265,catapult_fpga_area
Throughput,1.925961,catapult,DSP,1,catapult_fpga_area
Throughput,1.925961,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940353,catapult,CLB,293,catapult_fpga_area
Throughput,1.940353,catapult,LUT,1492,catapult_fpga_area
Throughput,1.940353,catapult,FF,269,catapult_fpga_area
Throughput,1.940353,catapult,DSP,1,catapult_fpga_area
Throughput,1.940353,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067523,catapult,CLB,472,catapult_fpga_area
Throughput,2.067523,catapult,LUT,2254,catapult_fpga_area
Throughput,2.067523,catapult,FF,279,catapult_fpga_area
Throughput,2.067523,catapult,DSP,1,catapult_fpga_area
Throughput,2.067523,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973392,catapult,CLB,143,catapult_fpga_area
Throughput,1.973392,catapult,LUT,677,catapult_fpga_area
Throughput,1.973392,catapult,FF,263,catapult_fpga_area
Throughput,1.973392,catapult,DSP,1,catapult_fpga_area
Throughput,1.973392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838402,catapult,CLB,156,catapult_fpga_area
Throughput,1.838402,catapult,LUT,829,catapult_fpga_area
Throughput,1.838402,catapult,FF,265,catapult_fpga_area
Throughput,1.838402,catapult,DSP,1,catapult_fpga_area
Throughput,1.838402,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999823,catapult,CLB,272,catapult_fpga_area
Throughput,1.999823,catapult,LUT,1076,catapult_fpga_area
Throughput,1.999823,catapult,FF,272,catapult_fpga_area
Throughput,1.999823,catapult,DSP,1,catapult_fpga_area
Throughput,1.999823,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984680,catapult,CLB,183,catapult_fpga_area
Throughput,1.984680,catapult,LUT,972,catapult_fpga_area
Throughput,1.984680,catapult,FF,264,catapult_fpga_area
Throughput,1.984680,catapult,DSP,1,catapult_fpga_area
Throughput,1.984680,catapult,BRAM,0,catapult_fpga_area
Throughput,2.072930,catapult,CLB,252,catapult_fpga_area
Throughput,2.072930,catapult,LUT,1216,catapult_fpga_area
Throughput,2.072930,catapult,FF,266,catapult_fpga_area
Throughput,2.072930,catapult,DSP,1,catapult_fpga_area
Throughput,2.072930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110448,catapult,CLB,394,catapult_fpga_area
Throughput,2.110448,catapult,LUT,1851,catapult_fpga_area
Throughput,2.110448,catapult,FF,278,catapult_fpga_area
Throughput,2.110448,catapult,DSP,1,catapult_fpga_area
Throughput,2.110448,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028900,catapult,CLB,253,catapult_fpga_area
Throughput,2.028900,catapult,LUT,1369,catapult_fpga_area
Throughput,2.028900,catapult,FF,265,catapult_fpga_area
Throughput,2.028900,catapult,DSP,1,catapult_fpga_area
Throughput,2.028900,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910455,catapult,CLB,368,catapult_fpga_area
Throughput,1.910455,catapult,LUT,1895,catapult_fpga_area
Throughput,1.910455,catapult,FF,270,catapult_fpga_area
Throughput,1.910455,catapult,DSP,1,catapult_fpga_area
Throughput,1.910455,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113133,catapult,CLB,501,catapult_fpga_area
Throughput,2.113133,catapult,LUT,2545,catapult_fpga_area
Throughput,2.113133,catapult,FF,280,catapult_fpga_area
Throughput,2.113133,catapult,DSP,1,catapult_fpga_area
Throughput,2.113133,catapult,BRAM,0,catapult_fpga_area
Throughput,1.650303,catapult,CLB,88,catapult_fpga_area
Throughput,1.650303,catapult,LUT,418,catapult_fpga_area
Throughput,1.650303,catapult,FF,304,catapult_fpga_area
Throughput,1.650303,catapult,DSP,1,catapult_fpga_area
Throughput,1.650303,catapult,BRAM,0,catapult_fpga_area
Throughput,1.607121,catapult,CLB,115,catapult_fpga_area
Throughput,1.607121,catapult,LUT,486,catapult_fpga_area
Throughput,1.607121,catapult,FF,306,catapult_fpga_area
Throughput,1.607121,catapult,DSP,1,catapult_fpga_area
Throughput,1.607121,catapult,BRAM,0,catapult_fpga_area
Throughput,1.671659,catapult,CLB,192,catapult_fpga_area
Throughput,1.671659,catapult,LUT,726,catapult_fpga_area
Throughput,1.671659,catapult,FF,298,catapult_fpga_area
Throughput,1.671659,catapult,DSP,1,catapult_fpga_area
Throughput,1.671659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.737832,catapult,CLB,104,catapult_fpga_area
Throughput,1.737832,catapult,LUT,490,catapult_fpga_area
Throughput,1.737832,catapult,FF,295,catapult_fpga_area
Throughput,1.737832,catapult,DSP,1,catapult_fpga_area
Throughput,1.737832,catapult,BRAM,0,catapult_fpga_area
Throughput,1.613467,catapult,CLB,162,catapult_fpga_area
Throughput,1.613467,catapult,LUT,615,catapult_fpga_area
Throughput,1.613467,catapult,FF,297,catapult_fpga_area
Throughput,1.613467,catapult,DSP,1,catapult_fpga_area
Throughput,1.613467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.609947,catapult,CLB,189,catapult_fpga_area
Throughput,1.609947,catapult,LUT,864,catapult_fpga_area
Throughput,1.609947,catapult,FF,266,catapult_fpga_area
Throughput,1.609947,catapult,DSP,1,catapult_fpga_area
Throughput,1.609947,catapult,BRAM,0,catapult_fpga_area
Throughput,1.974458,catapult,CLB,136,catapult_fpga_area
Throughput,1.974458,catapult,LUT,697,catapult_fpga_area
Throughput,1.974458,catapult,FF,449,catapult_fpga_area
Throughput,1.974458,catapult,DSP,1,catapult_fpga_area
Throughput,1.974458,catapult,BRAM,0,catapult_fpga_area
Throughput,2.154423,catapult,CLB,232,catapult_fpga_area
Throughput,2.154423,catapult,LUT,1115,catapult_fpga_area
Throughput,2.154423,catapult,FF,451,catapult_fpga_area
Throughput,2.154423,catapult,DSP,1,catapult_fpga_area
Throughput,2.154423,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067374,catapult,CLB,295,catapult_fpga_area
Throughput,2.067374,catapult,LUT,1196,catapult_fpga_area
Throughput,2.067374,catapult,FF,382,catapult_fpga_area
Throughput,2.067374,catapult,DSP,1,catapult_fpga_area
Throughput,2.067374,catapult,BRAM,0,catapult_fpga_area
Throughput,2.029761,catapult,CLB,193,catapult_fpga_area
Throughput,2.029761,catapult,LUT,958,catapult_fpga_area
Throughput,2.029761,catapult,FF,420,catapult_fpga_area
Throughput,2.029761,catapult,DSP,1,catapult_fpga_area
Throughput,2.029761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.947876,catapult,CLB,315,catapult_fpga_area
Throughput,1.947876,catapult,LUT,1548,catapult_fpga_area
Throughput,1.947876,catapult,FF,423,catapult_fpga_area
Throughput,1.947876,catapult,DSP,1,catapult_fpga_area
Throughput,1.947876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.874907,catapult,CLB,333,catapult_fpga_area
Throughput,1.874907,catapult,LUT,1602,catapult_fpga_area
Throughput,1.874907,catapult,FF,280,catapult_fpga_area
Throughput,1.874907,catapult,DSP,1,catapult_fpga_area
Throughput,1.874907,catapult,BRAM,0,catapult_fpga_area
Throughput,1.764124,catapult,CLB,108,catapult_fpga_area
Throughput,1.764124,catapult,LUT,529,catapult_fpga_area
Throughput,1.764124,catapult,FF,296,catapult_fpga_area
Throughput,1.764124,catapult,DSP,1,catapult_fpga_area
Throughput,1.764124,catapult,BRAM,0,catapult_fpga_area
Throughput,1.946708,catapult,CLB,145,catapult_fpga_area
Throughput,1.946708,catapult,LUT,642,catapult_fpga_area
Throughput,1.946708,catapult,FF,298,catapult_fpga_area
Throughput,1.946708,catapult,DSP,1,catapult_fpga_area
Throughput,1.946708,catapult,BRAM,0,catapult_fpga_area
Throughput,1.813173,catapult,CLB,196,catapult_fpga_area
Throughput,1.813173,catapult,LUT,888,catapult_fpga_area
Throughput,1.813173,catapult,FF,267,catapult_fpga_area
Throughput,1.813173,catapult,DSP,1,catapult_fpga_area
Throughput,1.813173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084881,catapult,CLB,135,catapult_fpga_area
Throughput,2.084881,catapult,LUT,726,catapult_fpga_area
Throughput,2.084881,catapult,FF,450,catapult_fpga_area
Throughput,2.084881,catapult,DSP,1,catapult_fpga_area
Throughput,2.084881,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148002,catapult,CLB,193,catapult_fpga_area
Throughput,2.148002,catapult,LUT,912,catapult_fpga_area
Throughput,2.148002,catapult,FF,452,catapult_fpga_area
Throughput,2.148002,catapult,DSP,1,catapult_fpga_area
Throughput,2.148002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973187,catapult,CLB,210,catapult_fpga_area
Throughput,1.973187,catapult,LUT,1135,catapult_fpga_area
Throughput,1.973187,catapult,FF,387,catapult_fpga_area
Throughput,1.973187,catapult,DSP,1,catapult_fpga_area
Throughput,1.973187,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004725,catapult,CLB,186,catapult_fpga_area
Throughput,2.004725,catapult,LUT,956,catapult_fpga_area
Throughput,2.004725,catapult,FF,421,catapult_fpga_area
Throughput,2.004725,catapult,DSP,1,catapult_fpga_area
Throughput,2.004725,catapult,BRAM,0,catapult_fpga_area
Throughput,1.857139,catapult,CLB,298,catapult_fpga_area
Throughput,1.857139,catapult,LUT,1449,catapult_fpga_area
Throughput,1.857139,catapult,FF,421,catapult_fpga_area
Throughput,1.857139,catapult,DSP,1,catapult_fpga_area
Throughput,1.857139,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854558,catapult,CLB,358,catapult_fpga_area
Throughput,1.854558,catapult,LUT,1628,catapult_fpga_area
Throughput,1.854558,catapult,FF,278,catapult_fpga_area
Throughput,1.854558,catapult,DSP,1,catapult_fpga_area
Throughput,1.854558,catapult,BRAM,0,catapult_fpga_area
Throughput,2.003716,catapult,CLB,321,catapult_fpga_area
Throughput,2.003716,catapult,LUT,1585,catapult_fpga_area
Throughput,2.003716,catapult,FF,588,catapult_fpga_area
Throughput,2.003716,catapult,DSP,1,catapult_fpga_area
Throughput,2.003716,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086305,catapult,CLB,651,catapult_fpga_area
Throughput,2.086305,catapult,LUT,3882,catapult_fpga_area
Throughput,2.086305,catapult,FF,658,catapult_fpga_area
Throughput,2.086305,catapult,DSP,1,catapult_fpga_area
Throughput,2.086305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988700,catapult,CLB,463,catapult_fpga_area
Throughput,1.988700,catapult,LUT,2297,catapult_fpga_area
Throughput,1.988700,catapult,FF,295,catapult_fpga_area
Throughput,1.988700,catapult,DSP,1,catapult_fpga_area
Throughput,1.988700,catapult,BRAM,0,catapult_fpga_area
Throughput,1.994583,catapult,CLB,141,catapult_fpga_area
Throughput,1.994583,catapult,LUT,705,catapult_fpga_area
Throughput,1.994583,catapult,FF,452,catapult_fpga_area
Throughput,1.994583,catapult,DSP,1,catapult_fpga_area
Throughput,1.994583,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995053,catapult,CLB,206,catapult_fpga_area
Throughput,1.995053,catapult,LUT,960,catapult_fpga_area
Throughput,1.995053,catapult,FF,454,catapult_fpga_area
Throughput,1.995053,catapult,DSP,1,catapult_fpga_area
Throughput,1.995053,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067336,catapult,CLB,255,catapult_fpga_area
Throughput,2.067336,catapult,LUT,1113,catapult_fpga_area
Throughput,2.067336,catapult,FF,389,catapult_fpga_area
Throughput,2.067336,catapult,DSP,1,catapult_fpga_area
Throughput,2.067336,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905137,catapult,CLB,218,catapult_fpga_area
Throughput,1.905137,catapult,LUT,1071,catapult_fpga_area
Throughput,1.905137,catapult,FF,423,catapult_fpga_area
Throughput,1.905137,catapult,DSP,1,catapult_fpga_area
Throughput,1.905137,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060711,catapult,CLB,304,catapult_fpga_area
Throughput,2.060711,catapult,LUT,1501,catapult_fpga_area
Throughput,2.060711,catapult,FF,424,catapult_fpga_area
Throughput,2.060711,catapult,DSP,1,catapult_fpga_area
Throughput,2.060711,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893874,catapult,CLB,384,catapult_fpga_area
Throughput,1.893874,catapult,LUT,1670,catapult_fpga_area
Throughput,1.893874,catapult,FF,284,catapult_fpga_area
Throughput,1.893874,catapult,DSP,1,catapult_fpga_area
Throughput,1.893874,catapult,BRAM,0,catapult_fpga_area
Throughput,2.095528,catapult,CLB,329,catapult_fpga_area
Throughput,2.095528,catapult,LUT,1624,catapult_fpga_area
Throughput,2.095528,catapult,FF,583,catapult_fpga_area
Throughput,2.095528,catapult,DSP,1,catapult_fpga_area
Throughput,2.095528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.055640,catapult,CLB,589,catapult_fpga_area
Throughput,2.055640,catapult,LUT,3267,catapult_fpga_area
Throughput,2.055640,catapult,FF,660,catapult_fpga_area
Throughput,2.055640,catapult,DSP,1,catapult_fpga_area
Throughput,2.055640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.122746,catapult,CLB,502,catapult_fpga_area
Throughput,2.122746,catapult,LUT,2366,catapult_fpga_area
Throughput,2.122746,catapult,FF,291,catapult_fpga_area
Throughput,2.122746,catapult,DSP,1,catapult_fpga_area
Throughput,2.122746,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045714,catapult,CLB,549,catapult_fpga_area
Throughput,2.045714,catapult,LUT,2586,catapult_fpga_area
Throughput,2.045714,catapult,FF,895,catapult_fpga_area
Throughput,2.045714,catapult,DSP,1,catapult_fpga_area
Throughput,2.045714,catapult,BRAM,0,catapult_fpga_area
Throughput,2.125018,catapult,CLB,728,catapult_fpga_area
Throughput,2.125018,catapult,LUT,4367,catapult_fpga_area
Throughput,2.125018,catapult,FF,903,catapult_fpga_area
Throughput,2.125018,catapult,DSP,1,catapult_fpga_area
Throughput,2.125018,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174759,catapult,CLB,756,catapult_fpga_area
Throughput,2.174759,catapult,LUT,3846,catapult_fpga_area
Throughput,2.174759,catapult,FF,307,catapult_fpga_area
Throughput,2.174759,catapult,DSP,1,catapult_fpga_area
Throughput,2.174759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963605,catapult,CLB,192,catapult_fpga_area
Throughput,1.963605,catapult,LUT,957,catapult_fpga_area
Throughput,1.963605,catapult,FF,418,catapult_fpga_area
Throughput,1.963605,catapult,DSP,1,catapult_fpga_area
Throughput,1.963605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924412,catapult,CLB,245,catapult_fpga_area
Throughput,1.924412,catapult,LUT,1270,catapult_fpga_area
Throughput,1.924412,catapult,FF,421,catapult_fpga_area
Throughput,1.924412,catapult,DSP,1,catapult_fpga_area
Throughput,1.924412,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885924,catapult,CLB,342,catapult_fpga_area
Throughput,1.885924,catapult,LUT,1587,catapult_fpga_area
Throughput,1.885924,catapult,FF,281,catapult_fpga_area
Throughput,1.885924,catapult,DSP,1,catapult_fpga_area
Throughput,1.885924,catapult,BRAM,0,catapult_fpga_area
Throughput,1.945262,catapult,CLB,346,catapult_fpga_area
Throughput,1.945262,catapult,LUT,1730,catapult_fpga_area
Throughput,1.945262,catapult,FF,589,catapult_fpga_area
Throughput,1.945262,catapult,DSP,1,catapult_fpga_area
Throughput,1.945262,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044051,catapult,CLB,526,catapult_fpga_area
Throughput,2.044051,catapult,LUT,2893,catapult_fpga_area
Throughput,2.044051,catapult,FF,603,catapult_fpga_area
Throughput,2.044051,catapult,DSP,1,catapult_fpga_area
Throughput,2.044051,catapult,BRAM,0,catapult_fpga_area
Throughput,2.117731,catapult,CLB,550,catapult_fpga_area
Throughput,2.117731,catapult,LUT,2747,catapult_fpga_area
Throughput,2.117731,catapult,FF,301,catapult_fpga_area
Throughput,2.117731,catapult,DSP,1,catapult_fpga_area
Throughput,2.117731,catapult,BRAM,0,catapult_fpga_area
Throughput,2.011059,catapult,CLB,507,catapult_fpga_area
Throughput,2.011059,catapult,LUT,2777,catapult_fpga_area
Throughput,2.011059,catapult,FF,903,catapult_fpga_area
Throughput,2.011059,catapult,DSP,1,catapult_fpga_area
Throughput,2.011059,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110075,catapult,CLB,880,catapult_fpga_area
Throughput,2.110075,catapult,LUT,5207,catapult_fpga_area
Throughput,2.110075,catapult,FF,975,catapult_fpga_area
Throughput,2.110075,catapult,DSP,1,catapult_fpga_area
Throughput,2.110075,catapult,BRAM,0,catapult_fpga_area
Throughput,2.157002,catapult,CLB,719,catapult_fpga_area
Throughput,2.157002,catapult,LUT,3896,catapult_fpga_area
Throughput,2.157002,catapult,FF,313,catapult_fpga_area
Throughput,2.157002,catapult,DSP,1,catapult_fpga_area
Throughput,2.157002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.601179,catapult,CLB,87,catapult_fpga_area
Throughput,1.601179,catapult,LUT,476,catapult_fpga_area
Throughput,1.601179,catapult,FF,303,catapult_fpga_area
Throughput,1.601179,catapult,DSP,1,catapult_fpga_area
Throughput,1.601179,catapult,BRAM,0,catapult_fpga_area
Throughput,1.773875,catapult,CLB,145,catapult_fpga_area
Throughput,1.773875,catapult,LUT,620,catapult_fpga_area
Throughput,1.773875,catapult,FF,305,catapult_fpga_area
Throughput,1.773875,catapult,DSP,1,catapult_fpga_area
Throughput,1.773875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.483325,catapult,CLB,218,catapult_fpga_area
Throughput,1.483325,catapult,LUT,871,catapult_fpga_area
Throughput,1.483325,catapult,FF,312,catapult_fpga_area
Throughput,1.483325,catapult,DSP,1,catapult_fpga_area
Throughput,1.483325,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086070,catapult,CLB,147,catapult_fpga_area
Throughput,2.086070,catapult,LUT,747,catapult_fpga_area
Throughput,2.086070,catapult,FF,351,catapult_fpga_area
Throughput,2.086070,catapult,DSP,1,catapult_fpga_area
Throughput,2.086070,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957033,catapult,CLB,192,catapult_fpga_area
Throughput,1.957033,catapult,LUT,945,catapult_fpga_area
Throughput,1.957033,catapult,FF,358,catapult_fpga_area
Throughput,1.957033,catapult,DSP,1,catapult_fpga_area
Throughput,1.957033,catapult,BRAM,0,catapult_fpga_area
Throughput,2.307978,catapult,CLB,297,catapult_fpga_area
Throughput,2.307978,catapult,LUT,1317,catapult_fpga_area
Throughput,2.307978,catapult,FF,366,catapult_fpga_area
Throughput,2.307978,catapult,DSP,1,catapult_fpga_area
Throughput,2.307978,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820867,catapult,CLB,194,catapult_fpga_area
Throughput,1.820867,catapult,LUT,959,catapult_fpga_area
Throughput,1.820867,catapult,FF,265,catapult_fpga_area
Throughput,1.820867,catapult,DSP,1,catapult_fpga_area
Throughput,1.820867,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871965,catapult,CLB,243,catapult_fpga_area
Throughput,1.871965,catapult,LUT,1145,catapult_fpga_area
Throughput,1.871965,catapult,FF,267,catapult_fpga_area
Throughput,1.871965,catapult,DSP,1,catapult_fpga_area
Throughput,1.871965,catapult,BRAM,0,catapult_fpga_area
Throughput,1.953395,catapult,CLB,349,catapult_fpga_area
Throughput,1.953395,catapult,LUT,1608,catapult_fpga_area
Throughput,1.953395,catapult,FF,274,catapult_fpga_area
Throughput,1.953395,catapult,DSP,1,catapult_fpga_area
Throughput,1.953395,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032888,catapult,CLB,260,catapult_fpga_area
Throughput,2.032888,catapult,LUT,1310,catapult_fpga_area
Throughput,2.032888,catapult,FF,266,catapult_fpga_area
Throughput,2.032888,catapult,DSP,1,catapult_fpga_area
Throughput,2.032888,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906663,catapult,CLB,324,catapult_fpga_area
Throughput,1.906663,catapult,LUT,1645,catapult_fpga_area
Throughput,1.906663,catapult,FF,268,catapult_fpga_area
Throughput,1.906663,catapult,DSP,1,catapult_fpga_area
Throughput,1.906663,catapult,BRAM,0,catapult_fpga_area
Throughput,1.890564,catapult,CLB,469,catapult_fpga_area
Throughput,1.890564,catapult,LUT,2392,catapult_fpga_area
Throughput,1.890564,catapult,FF,279,catapult_fpga_area
Throughput,1.890564,catapult,DSP,1,catapult_fpga_area
Throughput,1.890564,catapult,BRAM,0,catapult_fpga_area
Throughput,2.287530,catapult,CLB,144,catapult_fpga_area
Throughput,2.287530,catapult,LUT,758,catapult_fpga_area
Throughput,2.287530,catapult,FF,352,catapult_fpga_area
Throughput,2.287530,catapult,DSP,1,catapult_fpga_area
Throughput,2.287530,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035253,catapult,CLB,230,catapult_fpga_area
Throughput,2.035253,catapult,LUT,984,catapult_fpga_area
Throughput,2.035253,catapult,FF,360,catapult_fpga_area
Throughput,2.035253,catapult,DSP,1,catapult_fpga_area
Throughput,2.035253,catapult,BRAM,0,catapult_fpga_area
Throughput,2.166876,catapult,CLB,274,catapult_fpga_area
Throughput,2.166876,catapult,LUT,1229,catapult_fpga_area
Throughput,2.166876,catapult,FF,361,catapult_fpga_area
Throughput,2.166876,catapult,DSP,1,catapult_fpga_area
Throughput,2.166876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.780859,catapult,CLB,192,catapult_fpga_area
Throughput,1.780859,catapult,LUT,1009,catapult_fpga_area
Throughput,1.780859,catapult,FF,265,catapult_fpga_area
Throughput,1.780859,catapult,DSP,1,catapult_fpga_area
Throughput,1.780859,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986199,catapult,CLB,243,catapult_fpga_area
Throughput,1.986199,catapult,LUT,1173,catapult_fpga_area
Throughput,1.986199,catapult,FF,267,catapult_fpga_area
Throughput,1.986199,catapult,DSP,1,catapult_fpga_area
Throughput,1.986199,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871162,catapult,CLB,407,catapult_fpga_area
Throughput,1.871162,catapult,LUT,1695,catapult_fpga_area
Throughput,1.871162,catapult,FF,274,catapult_fpga_area
Throughput,1.871162,catapult,DSP,1,catapult_fpga_area
Throughput,1.871162,catapult,BRAM,0,catapult_fpga_area
Throughput,1.955727,catapult,CLB,293,catapult_fpga_area
Throughput,1.955727,catapult,LUT,1510,catapult_fpga_area
Throughput,1.955727,catapult,FF,271,catapult_fpga_area
Throughput,1.955727,catapult,DSP,1,catapult_fpga_area
Throughput,1.955727,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871264,catapult,CLB,353,catapult_fpga_area
Throughput,1.871264,catapult,LUT,1775,catapult_fpga_area
Throughput,1.871264,catapult,FF,276,catapult_fpga_area
Throughput,1.871264,catapult,DSP,1,catapult_fpga_area
Throughput,1.871264,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978360,catapult,CLB,495,catapult_fpga_area
Throughput,1.978360,catapult,LUT,2458,catapult_fpga_area
Throughput,1.978360,catapult,FF,282,catapult_fpga_area
Throughput,1.978360,catapult,DSP,1,catapult_fpga_area
Throughput,1.978360,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078150,catapult,CLB,375,catapult_fpga_area
Throughput,2.078150,catapult,LUT,2103,catapult_fpga_area
Throughput,2.078150,catapult,FF,280,catapult_fpga_area
Throughput,2.078150,catapult,DSP,1,catapult_fpga_area
Throughput,2.078150,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133913,catapult,CLB,595,catapult_fpga_area
Throughput,2.133913,catapult,LUT,3117,catapult_fpga_area
Throughput,2.133913,catapult,FF,285,catapult_fpga_area
Throughput,2.133913,catapult,DSP,1,catapult_fpga_area
Throughput,2.133913,catapult,BRAM,0,catapult_fpga_area
Throughput,2.024254,catapult,CLB,684,catapult_fpga_area
Throughput,2.024254,catapult,LUT,3545,catapult_fpga_area
Throughput,2.024254,catapult,FF,292,catapult_fpga_area
Throughput,2.024254,catapult,DSP,1,catapult_fpga_area
Throughput,2.024254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.900829,catapult,CLB,204,catapult_fpga_area
Throughput,1.900829,catapult,LUT,986,catapult_fpga_area
Throughput,1.900829,catapult,FF,265,catapult_fpga_area
Throughput,1.900829,catapult,DSP,1,catapult_fpga_area
Throughput,1.900829,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012149,catapult,CLB,254,catapult_fpga_area
Throughput,2.012149,catapult,LUT,1276,catapult_fpga_area
Throughput,2.012149,catapult,FF,272,catapult_fpga_area
Throughput,2.012149,catapult,DSP,1,catapult_fpga_area
Throughput,2.012149,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858589,catapult,CLB,364,catapult_fpga_area
Throughput,1.858589,catapult,LUT,1625,catapult_fpga_area
Throughput,1.858589,catapult,FF,274,catapult_fpga_area
Throughput,1.858589,catapult,DSP,1,catapult_fpga_area
Throughput,1.858589,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896129,catapult,CLB,296,catapult_fpga_area
Throughput,1.896129,catapult,LUT,1597,catapult_fpga_area
Throughput,1.896129,catapult,FF,271,catapult_fpga_area
Throughput,1.896129,catapult,DSP,1,catapult_fpga_area
Throughput,1.896129,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985499,catapult,CLB,406,catapult_fpga_area
Throughput,1.985499,catapult,LUT,2114,catapult_fpga_area
Throughput,1.985499,catapult,FF,281,catapult_fpga_area
Throughput,1.985499,catapult,DSP,1,catapult_fpga_area
Throughput,1.985499,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028200,catapult,CLB,501,catapult_fpga_area
Throughput,2.028200,catapult,LUT,2507,catapult_fpga_area
Throughput,2.028200,catapult,FF,282,catapult_fpga_area
Throughput,2.028200,catapult,DSP,1,catapult_fpga_area
Throughput,2.028200,catapult,BRAM,0,catapult_fpga_area
Throughput,2.124654,catapult,CLB,460,catapult_fpga_area
Throughput,2.124654,catapult,LUT,2366,catapult_fpga_area
Throughput,2.124654,catapult,FF,288,catapult_fpga_area
Throughput,2.124654,catapult,DSP,1,catapult_fpga_area
Throughput,2.124654,catapult,BRAM,0,catapult_fpga_area
Throughput,2.109488,catapult,CLB,571,catapult_fpga_area
Throughput,2.109488,catapult,LUT,2998,catapult_fpga_area
Throughput,2.109488,catapult,FF,290,catapult_fpga_area
Throughput,2.109488,catapult,DSP,1,catapult_fpga_area
Throughput,2.109488,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045090,catapult,CLB,724,catapult_fpga_area
Throughput,2.045090,catapult,LUT,3737,catapult_fpga_area
Throughput,2.045090,catapult,FF,298,catapult_fpga_area
Throughput,2.045090,catapult,DSP,1,catapult_fpga_area
Throughput,2.045090,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906663,catapult,CLB,310,catapult_fpga_area
Throughput,1.906663,catapult,LUT,1588,catapult_fpga_area
Throughput,1.906663,catapult,FF,275,catapult_fpga_area
Throughput,1.906663,catapult,DSP,1,catapult_fpga_area
Throughput,1.906663,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113432,catapult,CLB,362,catapult_fpga_area
Throughput,2.113432,catapult,LUT,1758,catapult_fpga_area
Throughput,2.113432,catapult,FF,275,catapult_fpga_area
Throughput,2.113432,catapult,DSP,1,catapult_fpga_area
Throughput,2.113432,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987177,catapult,CLB,520,catapult_fpga_area
Throughput,1.987177,catapult,LUT,2371,catapult_fpga_area
Throughput,1.987177,catapult,FF,284,catapult_fpga_area
Throughput,1.987177,catapult,DSP,1,catapult_fpga_area
Throughput,1.987177,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935330,catapult,CLB,469,catapult_fpga_area
Throughput,1.935330,catapult,LUT,2625,catapult_fpga_area
Throughput,1.935330,catapult,FF,279,catapult_fpga_area
Throughput,1.935330,catapult,DSP,1,catapult_fpga_area
Throughput,1.935330,catapult,BRAM,0,catapult_fpga_area
Throughput,2.058067,catapult,CLB,724,catapult_fpga_area
Throughput,2.058067,catapult,LUT,4244,catapult_fpga_area
Throughput,2.058067,catapult,FF,310,catapult_fpga_area
Throughput,2.058067,catapult,DSP,1,catapult_fpga_area
Throughput,2.058067,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915666,catapult,CLB,133,catapult_fpga_area
Throughput,1.915666,catapult,LUT,643,catapult_fpga_area
Throughput,1.915666,catapult,FF,339,catapult_fpga_area
Throughput,1.915666,catapult,DSP,1,catapult_fpga_area
Throughput,1.915666,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896932,catapult,CLB,292,catapult_fpga_area
Throughput,1.896932,catapult,LUT,1315,catapult_fpga_area
Throughput,1.896932,catapult,FF,349,catapult_fpga_area
Throughput,1.896932,catapult,DSP,1,catapult_fpga_area
Throughput,1.896932,catapult,BRAM,0,catapult_fpga_area
Throughput,1.802085,catapult,CLB,137,catapult_fpga_area
Throughput,1.802085,catapult,LUT,709,catapult_fpga_area
Throughput,1.802085,catapult,FF,265,catapult_fpga_area
Throughput,1.802085,catapult,DSP,1,catapult_fpga_area
Throughput,1.802085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.759767,catapult,CLB,200,catapult_fpga_area
Throughput,1.759767,catapult,LUT,944,catapult_fpga_area
Throughput,1.759767,catapult,FF,267,catapult_fpga_area
Throughput,1.759767,catapult,DSP,1,catapult_fpga_area
Throughput,1.759767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904063,catapult,CLB,285,catapult_fpga_area
Throughput,1.904063,catapult,LUT,1428,catapult_fpga_area
Throughput,1.904063,catapult,FF,276,catapult_fpga_area
Throughput,1.904063,catapult,DSP,1,catapult_fpga_area
Throughput,1.904063,catapult,BRAM,0,catapult_fpga_area
Throughput,1.845659,catapult,CLB,224,catapult_fpga_area
Throughput,1.845659,catapult,LUT,1123,catapult_fpga_area
Throughput,1.845659,catapult,FF,266,catapult_fpga_area
Throughput,1.845659,catapult,DSP,1,catapult_fpga_area
Throughput,1.845659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979309,catapult,CLB,288,catapult_fpga_area
Throughput,1.979309,catapult,LUT,1348,catapult_fpga_area
Throughput,1.979309,catapult,FF,268,catapult_fpga_area
Throughput,1.979309,catapult,DSP,1,catapult_fpga_area
Throughput,1.979309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941850,catapult,CLB,451,catapult_fpga_area
Throughput,1.941850,catapult,LUT,2317,catapult_fpga_area
Throughput,1.941850,catapult,FF,280,catapult_fpga_area
Throughput,1.941850,catapult,DSP,1,catapult_fpga_area
Throughput,1.941850,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999586,catapult,CLB,262,catapult_fpga_area
Throughput,1.999586,catapult,LUT,1337,catapult_fpga_area
Throughput,1.999586,catapult,FF,267,catapult_fpga_area
Throughput,1.999586,catapult,DSP,1,catapult_fpga_area
Throughput,1.999586,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020858,catapult,CLB,405,catapult_fpga_area
Throughput,2.020858,catapult,LUT,2176,catapult_fpga_area
Throughput,2.020858,catapult,FF,271,catapult_fpga_area
Throughput,2.020858,catapult,DSP,1,catapult_fpga_area
Throughput,2.020858,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897849,catapult,CLB,618,catapult_fpga_area
Throughput,1.897849,catapult,LUT,3181,catapult_fpga_area
Throughput,1.897849,catapult,FF,278,catapult_fpga_area
Throughput,1.897849,catapult,DSP,1,catapult_fpga_area
Throughput,1.897849,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840731,catapult,CLB,157,catapult_fpga_area
Throughput,1.840731,catapult,LUT,777,catapult_fpga_area
Throughput,1.840731,catapult,FF,265,catapult_fpga_area
Throughput,1.840731,catapult,DSP,1,catapult_fpga_area
Throughput,1.840731,catapult,BRAM,0,catapult_fpga_area
Throughput,1.786844,catapult,CLB,198,catapult_fpga_area
Throughput,1.786844,catapult,LUT,995,catapult_fpga_area
Throughput,1.786844,catapult,FF,267,catapult_fpga_area
Throughput,1.786844,catapult,DSP,1,catapult_fpga_area
Throughput,1.786844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.886755,catapult,CLB,290,catapult_fpga_area
Throughput,1.886755,catapult,LUT,1483,catapult_fpga_area
Throughput,1.886755,catapult,FF,276,catapult_fpga_area
Throughput,1.886755,catapult,DSP,1,catapult_fpga_area
Throughput,1.886755,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912618,catapult,CLB,217,catapult_fpga_area
Throughput,1.912618,catapult,LUT,1172,catapult_fpga_area
Throughput,1.912618,catapult,FF,266,catapult_fpga_area
Throughput,1.912618,catapult,DSP,1,catapult_fpga_area
Throughput,1.912618,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938286,catapult,CLB,294,catapult_fpga_area
Throughput,1.938286,catapult,LUT,1596,catapult_fpga_area
Throughput,1.938286,catapult,FF,269,catapult_fpga_area
Throughput,1.938286,catapult,DSP,1,catapult_fpga_area
Throughput,1.938286,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988004,catapult,CLB,461,catapult_fpga_area
Throughput,1.988004,catapult,LUT,2213,catapult_fpga_area
Throughput,1.988004,catapult,FF,281,catapult_fpga_area
Throughput,1.988004,catapult,DSP,1,catapult_fpga_area
Throughput,1.988004,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901153,catapult,CLB,296,catapult_fpga_area
Throughput,1.901153,catapult,LUT,1584,catapult_fpga_area
Throughput,1.901153,catapult,FF,267,catapult_fpga_area
Throughput,1.901153,catapult,DSP,1,catapult_fpga_area
Throughput,1.901153,catapult,BRAM,0,catapult_fpga_area
Throughput,2.047520,catapult,CLB,418,catapult_fpga_area
Throughput,2.047520,catapult,LUT,2186,catapult_fpga_area
Throughput,2.047520,catapult,FF,271,catapult_fpga_area
Throughput,2.047520,catapult,DSP,1,catapult_fpga_area
Throughput,2.047520,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939999,catapult,CLB,654,catapult_fpga_area
Throughput,1.939999,catapult,LUT,3153,catapult_fpga_area
Throughput,1.939999,catapult,FF,283,catapult_fpga_area
Throughput,1.939999,catapult,DSP,1,catapult_fpga_area
Throughput,1.939999,catapult,BRAM,0,catapult_fpga_area
Throughput,1.878429,catapult,CLB,210,catapult_fpga_area
Throughput,1.878429,catapult,LUT,1044,catapult_fpga_area
Throughput,1.878429,catapult,FF,266,catapult_fpga_area
Throughput,1.878429,catapult,DSP,1,catapult_fpga_area
Throughput,1.878429,catapult,BRAM,0,catapult_fpga_area
Throughput,1.880741,catapult,CLB,289,catapult_fpga_area
Throughput,1.880741,catapult,LUT,1510,catapult_fpga_area
Throughput,1.880741,catapult,FF,270,catapult_fpga_area
Throughput,1.880741,catapult,DSP,1,catapult_fpga_area
Throughput,1.880741,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901325,catapult,CLB,451,catapult_fpga_area
Throughput,1.901325,catapult,LUT,2209,catapult_fpga_area
Throughput,1.901325,catapult,FF,283,catapult_fpga_area
Throughput,1.901325,catapult,DSP,1,catapult_fpga_area
Throughput,1.901325,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967885,catapult,CLB,316,catapult_fpga_area
Throughput,1.967885,catapult,LUT,1799,catapult_fpga_area
Throughput,1.967885,catapult,FF,267,catapult_fpga_area
Throughput,1.967885,catapult,DSP,1,catapult_fpga_area
Throughput,1.967885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.002340,catapult,CLB,434,catapult_fpga_area
Throughput,2.002340,catapult,LUT,2363,catapult_fpga_area
Throughput,2.002340,catapult,FF,271,catapult_fpga_area
Throughput,2.002340,catapult,DSP,1,catapult_fpga_area
Throughput,2.002340,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052752,catapult,CLB,627,catapult_fpga_area
Throughput,2.052752,catapult,LUT,3234,catapult_fpga_area
Throughput,2.052752,catapult,FF,282,catapult_fpga_area
Throughput,2.052752,catapult,DSP,1,catapult_fpga_area
Throughput,2.052752,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888836,catapult,CLB,300,catapult_fpga_area
Throughput,1.888836,catapult,LUT,1606,catapult_fpga_area
Throughput,1.888836,catapult,FF,267,catapult_fpga_area
Throughput,1.888836,catapult,DSP,1,catapult_fpga_area
Throughput,1.888836,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999386,catapult,CLB,462,catapult_fpga_area
Throughput,1.999386,catapult,LUT,2319,catapult_fpga_area
Throughput,1.999386,catapult,FF,271,catapult_fpga_area
Throughput,1.999386,catapult,DSP,1,catapult_fpga_area
Throughput,1.999386,catapult,BRAM,0,catapult_fpga_area
Throughput,2.010025,catapult,CLB,655,catapult_fpga_area
Throughput,2.010025,catapult,LUT,3276,catapult_fpga_area
Throughput,2.010025,catapult,FF,281,catapult_fpga_area
Throughput,2.010025,catapult,DSP,1,catapult_fpga_area
Throughput,2.010025,catapult,BRAM,0,catapult_fpga_area
Throughput,1.582949,catapult,CLB,81,catapult_fpga_area
Throughput,1.582949,catapult,LUT,352,catapult_fpga_area
Throughput,1.582949,catapult,FF,282,catapult_fpga_area
Throughput,1.582949,catapult,DSP,1,catapult_fpga_area
Throughput,1.582949,catapult,BRAM,0,catapult_fpga_area
Throughput,1.624202,catapult,CLB,128,catapult_fpga_area
Throughput,1.624202,catapult,LUT,447,catapult_fpga_area
Throughput,1.624202,catapult,FF,284,catapult_fpga_area
Throughput,1.624202,catapult,DSP,1,catapult_fpga_area
Throughput,1.624202,catapult,BRAM,0,catapult_fpga_area
Throughput,1.652254,catapult,CLB,147,catapult_fpga_area
Throughput,1.652254,catapult,LUT,575,catapult_fpga_area
Throughput,1.652254,catapult,FF,294,catapult_fpga_area
Throughput,1.652254,catapult,DSP,1,catapult_fpga_area
Throughput,1.652254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.623505,catapult,CLB,85,catapult_fpga_area
Throughput,1.623505,catapult,LUT,378,catapult_fpga_area
Throughput,1.623505,catapult,FF,310,catapult_fpga_area
Throughput,1.623505,catapult,DSP,1,catapult_fpga_area
Throughput,1.623505,catapult,BRAM,0,catapult_fpga_area
Throughput,1.656974,catapult,CLB,105,catapult_fpga_area
Throughput,1.656974,catapult,LUT,479,catapult_fpga_area
Throughput,1.656974,catapult,FF,312,catapult_fpga_area
Throughput,1.656974,catapult,DSP,1,catapult_fpga_area
Throughput,1.656974,catapult,BRAM,0,catapult_fpga_area
Throughput,1.678187,catapult,CLB,153,catapult_fpga_area
Throughput,1.678187,catapult,LUT,624,catapult_fpga_area
Throughput,1.678187,catapult,FF,321,catapult_fpga_area
Throughput,1.678187,catapult,DSP,1,catapult_fpga_area
Throughput,1.678187,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971026,catapult,CLB,135,catapult_fpga_area
Throughput,1.971026,catapult,LUT,596,catapult_fpga_area
Throughput,1.971026,catapult,FF,367,catapult_fpga_area
Throughput,1.971026,catapult,DSP,1,catapult_fpga_area
Throughput,1.971026,catapult,BRAM,0,catapult_fpga_area
Throughput,2.231457,catapult,CLB,164,catapult_fpga_area
Throughput,2.231457,catapult,LUT,724,catapult_fpga_area
Throughput,2.231457,catapult,FF,369,catapult_fpga_area
Throughput,2.231457,catapult,DSP,1,catapult_fpga_area
Throughput,2.231457,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954764,catapult,CLB,207,catapult_fpga_area
Throughput,1.954764,catapult,LUT,1010,catapult_fpga_area
Throughput,1.954764,catapult,FF,376,catapult_fpga_area
Throughput,1.954764,catapult,DSP,1,catapult_fpga_area
Throughput,1.954764,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897898,catapult,CLB,157,catapult_fpga_area
Throughput,1.897898,catapult,LUT,815,catapult_fpga_area
Throughput,1.897898,catapult,FF,263,catapult_fpga_area
Throughput,1.897898,catapult,DSP,1,catapult_fpga_area
Throughput,1.897898,catapult,BRAM,0,catapult_fpga_area
Throughput,1.795615,catapult,CLB,208,catapult_fpga_area
Throughput,1.795615,catapult,LUT,1093,catapult_fpga_area
Throughput,1.795615,catapult,FF,265,catapult_fpga_area
Throughput,1.795615,catapult,DSP,1,catapult_fpga_area
Throughput,1.795615,catapult,BRAM,0,catapult_fpga_area
Throughput,1.879044,catapult,CLB,292,catapult_fpga_area
Throughput,1.879044,catapult,LUT,1337,catapult_fpga_area
Throughput,1.879044,catapult,FF,272,catapult_fpga_area
Throughput,1.879044,catapult,DSP,1,catapult_fpga_area
Throughput,1.879044,catapult,BRAM,0,catapult_fpga_area
Throughput,1.664512,catapult,CLB,93,catapult_fpga_area
Throughput,1.664512,catapult,LUT,375,catapult_fpga_area
Throughput,1.664512,catapult,FF,255,catapult_fpga_area
Throughput,1.664512,catapult,DSP,1,catapult_fpga_area
Throughput,1.664512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716844,catapult,CLB,125,catapult_fpga_area
Throughput,1.716844,catapult,LUT,471,catapult_fpga_area
Throughput,1.716844,catapult,FF,257,catapult_fpga_area
Throughput,1.716844,catapult,DSP,1,catapult_fpga_area
Throughput,1.716844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.647067,catapult,CLB,148,catapult_fpga_area
Throughput,1.647067,catapult,LUT,633,catapult_fpga_area
Throughput,1.647067,catapult,FF,266,catapult_fpga_area
Throughput,1.647067,catapult,DSP,1,catapult_fpga_area
Throughput,1.647067,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888196,catapult,CLB,132,catapult_fpga_area
Throughput,1.888196,catapult,LUT,627,catapult_fpga_area
Throughput,1.888196,catapult,FF,368,catapult_fpga_area
Throughput,1.888196,catapult,DSP,1,catapult_fpga_area
Throughput,1.888196,catapult,BRAM,0,catapult_fpga_area
Throughput,1.913651,catapult,CLB,182,catapult_fpga_area
Throughput,1.913651,catapult,LUT,791,catapult_fpga_area
Throughput,1.913651,catapult,FF,370,catapult_fpga_area
Throughput,1.913651,catapult,DSP,1,catapult_fpga_area
Throughput,1.913651,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969041,catapult,CLB,237,catapult_fpga_area
Throughput,1.969041,catapult,LUT,978,catapult_fpga_area
Throughput,1.969041,catapult,FF,377,catapult_fpga_area
Throughput,1.969041,catapult,DSP,1,catapult_fpga_area
Throughput,1.969041,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891835,catapult,CLB,181,catapult_fpga_area
Throughput,1.891835,catapult,LUT,802,catapult_fpga_area
Throughput,1.891835,catapult,FF,263,catapult_fpga_area
Throughput,1.891835,catapult,DSP,1,catapult_fpga_area
Throughput,1.891835,catapult,BRAM,0,catapult_fpga_area
Throughput,1.898670,catapult,CLB,225,catapult_fpga_area
Throughput,1.898670,catapult,LUT,1027,catapult_fpga_area
Throughput,1.898670,catapult,FF,265,catapult_fpga_area
Throughput,1.898670,catapult,DSP,1,catapult_fpga_area
Throughput,1.898670,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952642,catapult,CLB,319,catapult_fpga_area
Throughput,1.952642,catapult,LUT,1347,catapult_fpga_area
Throughput,1.952642,catapult,FF,274,catapult_fpga_area
Throughput,1.952642,catapult,DSP,1,catapult_fpga_area
Throughput,1.952642,catapult,BRAM,0,catapult_fpga_area
Throughput,1.965300,catapult,CLB,234,catapult_fpga_area
Throughput,1.965300,catapult,LUT,1211,catapult_fpga_area
Throughput,1.965300,catapult,FF,264,catapult_fpga_area
Throughput,1.965300,catapult,DSP,1,catapult_fpga_area
Throughput,1.965300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.895540,catapult,CLB,279,catapult_fpga_area
Throughput,1.895540,catapult,LUT,1426,catapult_fpga_area
Throughput,1.895540,catapult,FF,268,catapult_fpga_area
Throughput,1.895540,catapult,DSP,1,catapult_fpga_area
Throughput,1.895540,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904260,catapult,CLB,454,catapult_fpga_area
Throughput,1.904260,catapult,LUT,2022,catapult_fpga_area
Throughput,1.904260,catapult,FF,279,catapult_fpga_area
Throughput,1.904260,catapult,DSP,1,catapult_fpga_area
Throughput,1.904260,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102975,catapult,CLB,119,catapult_fpga_area
Throughput,2.102975,catapult,LUT,602,catapult_fpga_area
Throughput,2.102975,catapult,FF,370,catapult_fpga_area
Throughput,2.102975,catapult,DSP,1,catapult_fpga_area
Throughput,2.102975,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978036,catapult,CLB,176,catapult_fpga_area
Throughput,1.978036,catapult,LUT,747,catapult_fpga_area
Throughput,1.978036,catapult,FF,372,catapult_fpga_area
Throughput,1.978036,catapult,DSP,1,catapult_fpga_area
Throughput,1.978036,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952813,catapult,CLB,227,catapult_fpga_area
Throughput,1.952813,catapult,LUT,948,catapult_fpga_area
Throughput,1.952813,catapult,FF,379,catapult_fpga_area
Throughput,1.952813,catapult,DSP,1,catapult_fpga_area
Throughput,1.952813,catapult,BRAM,0,catapult_fpga_area
Throughput,1.789201,catapult,CLB,163,catapult_fpga_area
Throughput,1.789201,catapult,LUT,795,catapult_fpga_area
Throughput,1.789201,catapult,FF,263,catapult_fpga_area
Throughput,1.789201,catapult,DSP,1,catapult_fpga_area
Throughput,1.789201,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030558,catapult,CLB,188,catapult_fpga_area
Throughput,2.030558,catapult,LUT,961,catapult_fpga_area
Throughput,2.030558,catapult,FF,265,catapult_fpga_area
Throughput,2.030558,catapult,DSP,1,catapult_fpga_area
Throughput,2.030558,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872167,catapult,CLB,276,catapult_fpga_area
Throughput,1.872167,catapult,LUT,1386,catapult_fpga_area
Throughput,1.872167,catapult,FF,272,catapult_fpga_area
Throughput,1.872167,catapult,DSP,1,catapult_fpga_area
Throughput,1.872167,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963718,catapult,CLB,261,catapult_fpga_area
Throughput,1.963718,catapult,LUT,1279,catapult_fpga_area
Throughput,1.963718,catapult,FF,264,catapult_fpga_area
Throughput,1.963718,catapult,DSP,1,catapult_fpga_area
Throughput,1.963718,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969139,catapult,CLB,310,catapult_fpga_area
Throughput,1.969139,catapult,LUT,1584,catapult_fpga_area
Throughput,1.969139,catapult,FF,267,catapult_fpga_area
Throughput,1.969139,catapult,DSP,1,catapult_fpga_area
Throughput,1.969139,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061291,catapult,CLB,469,catapult_fpga_area
Throughput,2.061291,catapult,LUT,2191,catapult_fpga_area
Throughput,2.061291,catapult,FF,280,catapult_fpga_area
Throughput,2.061291,catapult,DSP,1,catapult_fpga_area
Throughput,2.061291,catapult,BRAM,0,catapult_fpga_area
Throughput,2.150305,catapult,CLB,348,catapult_fpga_area
Throughput,2.150305,catapult,LUT,1816,catapult_fpga_area
Throughput,2.150305,catapult,FF,269,catapult_fpga_area
Throughput,2.150305,catapult,DSP,1,catapult_fpga_area
Throughput,2.150305,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133808,catapult,CLB,465,catapult_fpga_area
Throughput,2.133808,catapult,LUT,2527,catapult_fpga_area
Throughput,2.133808,catapult,FF,272,catapult_fpga_area
Throughput,2.133808,catapult,DSP,1,catapult_fpga_area
Throughput,2.133808,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046844,catapult,CLB,688,catapult_fpga_area
Throughput,2.046844,catapult,LUT,3465,catapult_fpga_area
Throughput,2.046844,catapult,FF,283,catapult_fpga_area
Throughput,2.046844,catapult,DSP,1,catapult_fpga_area
Throughput,2.046844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.884214,catapult,CLB,154,catapult_fpga_area
Throughput,1.884214,catapult,LUT,782,catapult_fpga_area
Throughput,1.884214,catapult,FF,263,catapult_fpga_area
Throughput,1.884214,catapult,DSP,1,catapult_fpga_area
Throughput,1.884214,catapult,BRAM,0,catapult_fpga_area
Throughput,1.815380,catapult,CLB,199,catapult_fpga_area
Throughput,1.815380,catapult,LUT,916,catapult_fpga_area
Throughput,1.815380,catapult,FF,265,catapult_fpga_area
Throughput,1.815380,catapult,DSP,1,catapult_fpga_area
Throughput,1.815380,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912266,catapult,CLB,330,catapult_fpga_area
Throughput,1.912266,catapult,LUT,1334,catapult_fpga_area
Throughput,1.912266,catapult,FF,274,catapult_fpga_area
Throughput,1.912266,catapult,DSP,1,catapult_fpga_area
Throughput,1.912266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060727,catapult,CLB,226,catapult_fpga_area
Throughput,2.060727,catapult,LUT,1159,catapult_fpga_area
Throughput,2.060727,catapult,FF,264,catapult_fpga_area
Throughput,2.060727,catapult,DSP,1,catapult_fpga_area
Throughput,2.060727,catapult,BRAM,0,catapult_fpga_area
Throughput,2.105982,catapult,CLB,289,catapult_fpga_area
Throughput,2.105982,catapult,LUT,1491,catapult_fpga_area
Throughput,2.105982,catapult,FF,266,catapult_fpga_area
Throughput,2.105982,catapult,DSP,1,catapult_fpga_area
Throughput,2.105982,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893144,catapult,CLB,507,catapult_fpga_area
Throughput,1.893144,catapult,LUT,2194,catapult_fpga_area
Throughput,1.893144,catapult,FF,285,catapult_fpga_area
Throughput,1.893144,catapult,DSP,1,catapult_fpga_area
Throughput,1.893144,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078260,catapult,CLB,401,catapult_fpga_area
Throughput,2.078260,catapult,LUT,2045,catapult_fpga_area
Throughput,2.078260,catapult,FF,268,catapult_fpga_area
Throughput,2.078260,catapult,DSP,1,catapult_fpga_area
Throughput,2.078260,catapult,BRAM,0,catapult_fpga_area
Throughput,1.929780,catapult,CLB,508,catapult_fpga_area
Throughput,1.929780,catapult,LUT,2721,catapult_fpga_area
Throughput,1.929780,catapult,FF,274,catapult_fpga_area
Throughput,1.929780,catapult,DSP,1,catapult_fpga_area
Throughput,1.929780,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046914,catapult,CLB,695,catapult_fpga_area
Throughput,2.046914,catapult,LUT,3443,catapult_fpga_area
Throughput,2.046914,catapult,FF,284,catapult_fpga_area
Throughput,2.046914,catapult,DSP,1,catapult_fpga_area
Throughput,2.046914,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706830,catapult,CLB,103,catapult_fpga_area
Throughput,1.706830,catapult,LUT,429,catapult_fpga_area
Throughput,1.706830,catapult,FF,330,catapult_fpga_area
Throughput,1.706830,catapult,DSP,1,catapult_fpga_area
Throughput,1.706830,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716442,catapult,CLB,134,catapult_fpga_area
Throughput,1.716442,catapult,LUT,548,catapult_fpga_area
Throughput,1.716442,catapult,FF,332,catapult_fpga_area
Throughput,1.716442,catapult,DSP,1,catapult_fpga_area
Throughput,1.716442,catapult,BRAM,0,catapult_fpga_area
Throughput,1.765436,catapult,CLB,240,catapult_fpga_area
Throughput,1.765436,catapult,LUT,753,catapult_fpga_area
Throughput,1.765436,catapult,FF,305,catapult_fpga_area
Throughput,1.765436,catapult,DSP,1,catapult_fpga_area
Throughput,1.765436,catapult,BRAM,0,catapult_fpga_area
Throughput,1.964186,catapult,CLB,120,catapult_fpga_area
Throughput,1.964186,catapult,LUT,638,catapult_fpga_area
Throughput,1.964186,catapult,FF,407,catapult_fpga_area
Throughput,1.964186,catapult,DSP,1,catapult_fpga_area
Throughput,1.964186,catapult,BRAM,0,catapult_fpga_area
Throughput,2.240297,catapult,CLB,202,catapult_fpga_area
Throughput,2.240297,catapult,LUT,856,catapult_fpga_area
Throughput,2.240297,catapult,FF,409,catapult_fpga_area
Throughput,2.240297,catapult,DSP,1,catapult_fpga_area
Throughput,2.240297,catapult,BRAM,0,catapult_fpga_area
Throughput,2.161074,catapult,CLB,280,catapult_fpga_area
Throughput,2.161074,catapult,LUT,1073,catapult_fpga_area
Throughput,2.161074,catapult,FF,340,catapult_fpga_area
Throughput,2.161074,catapult,DSP,1,catapult_fpga_area
Throughput,2.161074,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840300,catapult,CLB,235,catapult_fpga_area
Throughput,1.840300,catapult,LUT,1045,catapult_fpga_area
Throughput,1.840300,catapult,FF,415,catapult_fpga_area
Throughput,1.840300,catapult,DSP,1,catapult_fpga_area
Throughput,1.840300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991236,catapult,CLB,258,catapult_fpga_area
Throughput,1.991236,catapult,LUT,1225,catapult_fpga_area
Throughput,1.991236,catapult,FF,417,catapult_fpga_area
Throughput,1.991236,catapult,DSP,1,catapult_fpga_area
Throughput,1.991236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835378,catapult,CLB,331,catapult_fpga_area
Throughput,1.835378,catapult,LUT,1347,catapult_fpga_area
Throughput,1.835378,catapult,FF,276,catapult_fpga_area
Throughput,1.835378,catapult,DSP,1,catapult_fpga_area
Throughput,1.835378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.974761,catapult,CLB,259,catapult_fpga_area
Throughput,1.974761,catapult,LUT,1320,catapult_fpga_area
Throughput,1.974761,catapult,FF,571,catapult_fpga_area
Throughput,1.974761,catapult,DSP,1,catapult_fpga_area
Throughput,1.974761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803674,catapult,CLB,329,catapult_fpga_area
Throughput,1.803674,catapult,LUT,1606,catapult_fpga_area
Throughput,1.803674,catapult,FF,576,catapult_fpga_area
Throughput,1.803674,catapult,DSP,1,catapult_fpga_area
Throughput,1.803674,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086553,catapult,CLB,408,catapult_fpga_area
Throughput,2.086553,catapult,LUT,1870,catapult_fpga_area
Throughput,2.086553,catapult,FF,282,catapult_fpga_area
Throughput,2.086553,catapult,DSP,1,catapult_fpga_area
Throughput,2.086553,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078155,catapult,CLB,143,catapult_fpga_area
Throughput,2.078155,catapult,LUT,678,catapult_fpga_area
Throughput,2.078155,catapult,FF,408,catapult_fpga_area
Throughput,2.078155,catapult,DSP,1,catapult_fpga_area
Throughput,2.078155,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948519,catapult,CLB,185,catapult_fpga_area
Throughput,1.948519,catapult,LUT,863,catapult_fpga_area
Throughput,1.948519,catapult,FF,410,catapult_fpga_area
Throughput,1.948519,catapult,DSP,1,catapult_fpga_area
Throughput,1.948519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924139,catapult,CLB,296,catapult_fpga_area
Throughput,1.924139,catapult,LUT,1098,catapult_fpga_area
Throughput,1.924139,catapult,FF,341,catapult_fpga_area
Throughput,1.924139,catapult,DSP,1,catapult_fpga_area
Throughput,1.924139,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940512,catapult,CLB,265,catapult_fpga_area
Throughput,1.940512,catapult,LUT,1261,catapult_fpga_area
Throughput,1.940512,catapult,FF,419,catapult_fpga_area
Throughput,1.940512,catapult,DSP,1,catapult_fpga_area
Throughput,1.940512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905588,catapult,CLB,344,catapult_fpga_area
Throughput,1.905588,catapult,LUT,1503,catapult_fpga_area
Throughput,1.905588,catapult,FF,274,catapult_fpga_area
Throughput,1.905588,catapult,DSP,1,catapult_fpga_area
Throughput,1.905588,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932173,catapult,CLB,314,catapult_fpga_area
Throughput,1.932173,catapult,LUT,1579,catapult_fpga_area
Throughput,1.932173,catapult,FF,576,catapult_fpga_area
Throughput,1.932173,catapult,DSP,1,catapult_fpga_area
Throughput,1.932173,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952564,catapult,CLB,387,catapult_fpga_area
Throughput,1.952564,catapult,LUT,1929,catapult_fpga_area
Throughput,1.952564,catapult,FF,579,catapult_fpga_area
Throughput,1.952564,catapult,DSP,1,catapult_fpga_area
Throughput,1.952564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997329,catapult,CLB,449,catapult_fpga_area
Throughput,1.997329,catapult,LUT,2246,catapult_fpga_area
Throughput,1.997329,catapult,FF,287,catapult_fpga_area
Throughput,1.997329,catapult,DSP,1,catapult_fpga_area
Throughput,1.997329,catapult,BRAM,0,catapult_fpga_area
Throughput,1.998196,catapult,CLB,517,catapult_fpga_area
Throughput,1.998196,catapult,LUT,2448,catapult_fpga_area
Throughput,1.998196,catapult,FF,887,catapult_fpga_area
Throughput,1.998196,catapult,DSP,1,catapult_fpga_area
Throughput,1.998196,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020930,catapult,CLB,647,catapult_fpga_area
Throughput,2.020930,catapult,LUT,3503,catapult_fpga_area
Throughput,2.020930,catapult,FF,893,catapult_fpga_area
Throughput,2.020930,catapult,DSP,1,catapult_fpga_area
Throughput,2.020930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017883,catapult,CLB,709,catapult_fpga_area
Throughput,2.017883,catapult,LUT,3441,catapult_fpga_area
Throughput,2.017883,catapult,FF,291,catapult_fpga_area
Throughput,2.017883,catapult,DSP,1,catapult_fpga_area
Throughput,2.017883,catapult,BRAM,0,catapult_fpga_area
Throughput,1.792628,catapult,CLB,206,catapult_fpga_area
Throughput,1.792628,catapult,LUT,1022,catapult_fpga_area
Throughput,1.792628,catapult,FF,415,catapult_fpga_area
Throughput,1.792628,catapult,DSP,1,catapult_fpga_area
Throughput,1.792628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.068777,catapult,CLB,265,catapult_fpga_area
Throughput,2.068777,catapult,LUT,1281,catapult_fpga_area
Throughput,2.068777,catapult,FF,421,catapult_fpga_area
Throughput,2.068777,catapult,DSP,1,catapult_fpga_area
Throughput,2.068777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889678,catapult,CLB,336,catapult_fpga_area
Throughput,1.889678,catapult,LUT,1588,catapult_fpga_area
Throughput,1.889678,catapult,FF,277,catapult_fpga_area
Throughput,1.889678,catapult,DSP,1,catapult_fpga_area
Throughput,1.889678,catapult,BRAM,0,catapult_fpga_area
Throughput,2.042236,catapult,CLB,349,catapult_fpga_area
Throughput,2.042236,catapult,LUT,1580,catapult_fpga_area
Throughput,2.042236,catapult,FF,576,catapult_fpga_area
Throughput,2.042236,catapult,DSP,1,catapult_fpga_area
Throughput,2.042236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906994,catapult,CLB,427,catapult_fpga_area
Throughput,1.906994,catapult,LUT,2044,catapult_fpga_area
Throughput,1.906994,catapult,FF,581,catapult_fpga_area
Throughput,1.906994,catapult,DSP,1,catapult_fpga_area
Throughput,1.906994,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866913,catapult,CLB,496,catapult_fpga_area
Throughput,1.866913,catapult,LUT,2198,catapult_fpga_area
Throughput,1.866913,catapult,FF,283,catapult_fpga_area
Throughput,1.866913,catapult,DSP,1,catapult_fpga_area
Throughput,1.866913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912251,catapult,CLB,536,catapult_fpga_area
Throughput,1.912251,catapult,LUT,2625,catapult_fpga_area
Throughput,1.912251,catapult,FF,895,catapult_fpga_area
Throughput,1.912251,catapult,DSP,1,catapult_fpga_area
Throughput,1.912251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085218,catapult,CLB,678,catapult_fpga_area
Throughput,2.085218,catapult,LUT,3607,catapult_fpga_area
Throughput,2.085218,catapult,FF,903,catapult_fpga_area
Throughput,2.085218,catapult,DSP,1,catapult_fpga_area
Throughput,2.085218,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941079,catapult,CLB,738,catapult_fpga_area
Throughput,1.941079,catapult,LUT,3693,catapult_fpga_area
Throughput,1.941079,catapult,FF,301,catapult_fpga_area
Throughput,1.941079,catapult,DSP,1,catapult_fpga_area
Throughput,1.941079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061979,catapult,CLB,345,catapult_fpga_area
Throughput,2.061979,catapult,LUT,1694,catapult_fpga_area
Throughput,2.061979,catapult,FF,575,catapult_fpga_area
Throughput,2.061979,catapult,DSP,1,catapult_fpga_area
Throughput,2.061979,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106519,catapult,CLB,424,catapult_fpga_area
Throughput,2.106519,catapult,LUT,2003,catapult_fpga_area
Throughput,2.106519,catapult,FF,580,catapult_fpga_area
Throughput,2.106519,catapult,DSP,1,catapult_fpga_area
Throughput,2.106519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944064,catapult,CLB,512,catapult_fpga_area
Throughput,1.944064,catapult,LUT,2435,catapult_fpga_area
Throughput,1.944064,catapult,FF,285,catapult_fpga_area
Throughput,1.944064,catapult,DSP,1,catapult_fpga_area
Throughput,1.944064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981764,catapult,CLB,657,catapult_fpga_area
Throughput,1.981764,catapult,LUT,3594,catapult_fpga_area
Throughput,1.981764,catapult,FF,897,catapult_fpga_area
Throughput,1.981764,catapult,DSP,1,catapult_fpga_area
Throughput,1.981764,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050205,catapult,CLB,765,catapult_fpga_area
Throughput,2.050205,catapult,LUT,3969,catapult_fpga_area
Throughput,2.050205,catapult,FF,306,catapult_fpga_area
Throughput,2.050205,catapult,DSP,1,catapult_fpga_area
Throughput,2.050205,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835756,catapult,CLB,120,catapult_fpga_area
Throughput,1.835756,catapult,LUT,644,catapult_fpga_area
Throughput,1.835756,catapult,FF,257,catapult_fpga_area
Throughput,1.835756,catapult,DSP,1,catapult_fpga_area
Throughput,1.835756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803819,catapult,CLB,146,catapult_fpga_area
Throughput,1.803819,catapult,LUT,749,catapult_fpga_area
Throughput,1.803819,catapult,FF,259,catapult_fpga_area
Throughput,1.803819,catapult,DSP,1,catapult_fpga_area
Throughput,1.803819,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996370,catapult,CLB,249,catapult_fpga_area
Throughput,1.996370,catapult,LUT,1082,catapult_fpga_area
Throughput,1.996370,catapult,FF,270,catapult_fpga_area
Throughput,1.996370,catapult,DSP,1,catapult_fpga_area
Throughput,1.996370,catapult,BRAM,0,catapult_fpga_area
Throughput,1.931060,catapult,CLB,146,catapult_fpga_area
Throughput,1.931060,catapult,LUT,820,catapult_fpga_area
Throughput,1.931060,catapult,FF,374,catapult_fpga_area
Throughput,1.931060,catapult,DSP,1,catapult_fpga_area
Throughput,1.931060,catapult,BRAM,0,catapult_fpga_area
Throughput,2.197003,catapult,CLB,222,catapult_fpga_area
Throughput,2.197003,catapult,LUT,1068,catapult_fpga_area
Throughput,2.197003,catapult,FF,381,catapult_fpga_area
Throughput,2.197003,catapult,DSP,1,catapult_fpga_area
Throughput,2.197003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944345,catapult,CLB,269,catapult_fpga_area
Throughput,1.944345,catapult,LUT,1302,catapult_fpga_area
Throughput,1.944345,catapult,FF,385,catapult_fpga_area
Throughput,1.944345,catapult,DSP,1,catapult_fpga_area
Throughput,1.944345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854480,catapult,CLB,213,catapult_fpga_area
Throughput,1.854480,catapult,LUT,1058,catapult_fpga_area
Throughput,1.854480,catapult,FF,269,catapult_fpga_area
Throughput,1.854480,catapult,DSP,1,catapult_fpga_area
Throughput,1.854480,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836767,catapult,CLB,268,catapult_fpga_area
Throughput,1.836767,catapult,LUT,1308,catapult_fpga_area
Throughput,1.836767,catapult,FF,270,catapult_fpga_area
Throughput,1.836767,catapult,DSP,1,catapult_fpga_area
Throughput,1.836767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.966583,catapult,CLB,398,catapult_fpga_area
Throughput,1.966583,catapult,LUT,1803,catapult_fpga_area
Throughput,1.966583,catapult,FF,277,catapult_fpga_area
Throughput,1.966583,catapult,DSP,1,catapult_fpga_area
Throughput,1.966583,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080943,catapult,CLB,314,catapult_fpga_area
Throughput,2.080943,catapult,LUT,1693,catapult_fpga_area
Throughput,2.080943,catapult,FF,275,catapult_fpga_area
Throughput,2.080943,catapult,DSP,1,catapult_fpga_area
Throughput,2.080943,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136876,catapult,CLB,408,catapult_fpga_area
Throughput,2.136876,catapult,LUT,1940,catapult_fpga_area
Throughput,2.136876,catapult,FF,282,catapult_fpga_area
Throughput,2.136876,catapult,DSP,1,catapult_fpga_area
Throughput,2.136876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928526,catapult,CLB,547,catapult_fpga_area
Throughput,1.928526,catapult,LUT,2814,catapult_fpga_area
Throughput,1.928526,catapult,FF,291,catapult_fpga_area
Throughput,1.928526,catapult,DSP,1,catapult_fpga_area
Throughput,1.928526,catapult,BRAM,0,catapult_fpga_area
Throughput,2.131806,catapult,CLB,149,catapult_fpga_area
Throughput,2.131806,catapult,LUT,751,catapult_fpga_area
Throughput,2.131806,catapult,FF,375,catapult_fpga_area
Throughput,2.131806,catapult,DSP,1,catapult_fpga_area
Throughput,2.131806,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017115,catapult,CLB,172,catapult_fpga_area
Throughput,2.017115,catapult,LUT,900,catapult_fpga_area
Throughput,2.017115,catapult,FF,382,catapult_fpga_area
Throughput,2.017115,catapult,DSP,1,catapult_fpga_area
Throughput,2.017115,catapult,BRAM,0,catapult_fpga_area
Throughput,1.933895,catapult,CLB,298,catapult_fpga_area
Throughput,1.933895,catapult,LUT,1201,catapult_fpga_area
Throughput,1.933895,catapult,FF,384,catapult_fpga_area
Throughput,1.933895,catapult,DSP,1,catapult_fpga_area
Throughput,1.933895,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820812,catapult,CLB,205,catapult_fpga_area
Throughput,1.820812,catapult,LUT,1085,catapult_fpga_area
Throughput,1.820812,catapult,FF,266,catapult_fpga_area
Throughput,1.820812,catapult,DSP,1,catapult_fpga_area
Throughput,1.820812,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930126,catapult,CLB,268,catapult_fpga_area
Throughput,1.930126,catapult,LUT,1278,catapult_fpga_area
Throughput,1.930126,catapult,FF,267,catapult_fpga_area
Throughput,1.930126,catapult,DSP,1,catapult_fpga_area
Throughput,1.930126,catapult,BRAM,0,catapult_fpga_area
Throughput,1.846451,catapult,CLB,392,catapult_fpga_area
Throughput,1.846451,catapult,LUT,1766,catapult_fpga_area
Throughput,1.846451,catapult,FF,281,catapult_fpga_area
Throughput,1.846451,catapult,DSP,1,catapult_fpga_area
Throughput,1.846451,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053048,catapult,CLB,321,catapult_fpga_area
Throughput,2.053048,catapult,LUT,1663,catapult_fpga_area
Throughput,2.053048,catapult,FF,276,catapult_fpga_area
Throughput,2.053048,catapult,DSP,1,catapult_fpga_area
Throughput,2.053048,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020885,catapult,CLB,376,catapult_fpga_area
Throughput,2.020885,catapult,LUT,2031,catapult_fpga_area
Throughput,2.020885,catapult,FF,279,catapult_fpga_area
Throughput,2.020885,catapult,DSP,1,catapult_fpga_area
Throughput,2.020885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053747,catapult,CLB,641,catapult_fpga_area
Throughput,2.053747,catapult,LUT,3000,catapult_fpga_area
Throughput,2.053747,catapult,FF,288,catapult_fpga_area
Throughput,2.053747,catapult,DSP,1,catapult_fpga_area
Throughput,2.053747,catapult,BRAM,0,catapult_fpga_area
Throughput,2.162045,catapult,CLB,499,catapult_fpga_area
Throughput,2.162045,catapult,LUT,2661,catapult_fpga_area
Throughput,2.162045,catapult,FF,285,catapult_fpga_area
Throughput,2.162045,catapult,DSP,1,catapult_fpga_area
Throughput,2.162045,catapult,BRAM,0,catapult_fpga_area
Throughput,2.112871,catapult,CLB,629,catapult_fpga_area
Throughput,2.112871,catapult,LUT,3202,catapult_fpga_area
Throughput,2.112871,catapult,FF,284,catapult_fpga_area
Throughput,2.112871,catapult,DSP,1,catapult_fpga_area
Throughput,2.112871,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980962,catapult,CLB,776,catapult_fpga_area
Throughput,1.980962,catapult,LUT,4051,catapult_fpga_area
Throughput,1.980962,catapult,FF,301,catapult_fpga_area
Throughput,1.980962,catapult,DSP,1,catapult_fpga_area
Throughput,1.980962,catapult,BRAM,0,catapult_fpga_area
Throughput,1.881910,catapult,CLB,195,catapult_fpga_area
Throughput,1.881910,catapult,LUT,1006,catapult_fpga_area
Throughput,1.881910,catapult,FF,267,catapult_fpga_area
Throughput,1.881910,catapult,DSP,1,catapult_fpga_area
Throughput,1.881910,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975854,catapult,CLB,234,catapult_fpga_area
Throughput,1.975854,catapult,LUT,1156,catapult_fpga_area
Throughput,1.975854,catapult,FF,268,catapult_fpga_area
Throughput,1.975854,catapult,DSP,1,catapult_fpga_area
Throughput,1.975854,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906154,catapult,CLB,418,catapult_fpga_area
Throughput,1.906154,catapult,LUT,1865,catapult_fpga_area
Throughput,1.906154,catapult,FF,278,catapult_fpga_area
Throughput,1.906154,catapult,DSP,1,catapult_fpga_area
Throughput,1.906154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980471,catapult,CLB,309,catapult_fpga_area
Throughput,1.980471,catapult,LUT,1693,catapult_fpga_area
Throughput,1.980471,catapult,FF,271,catapult_fpga_area
Throughput,1.980471,catapult,DSP,1,catapult_fpga_area
Throughput,1.980471,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944810,catapult,CLB,466,catapult_fpga_area
Throughput,1.944810,catapult,LUT,2206,catapult_fpga_area
Throughput,1.944810,catapult,FF,282,catapult_fpga_area
Throughput,1.944810,catapult,DSP,1,catapult_fpga_area
Throughput,1.944810,catapult,BRAM,0,catapult_fpga_area
Throughput,2.241286,catapult,CLB,587,catapult_fpga_area
Throughput,2.241286,catapult,LUT,2879,catapult_fpga_area
Throughput,2.241286,catapult,FF,287,catapult_fpga_area
Throughput,2.241286,catapult,DSP,1,catapult_fpga_area
Throughput,2.241286,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035568,catapult,CLB,505,catapult_fpga_area
Throughput,2.035568,catapult,LUT,2684,catapult_fpga_area
Throughput,2.035568,catapult,FF,286,catapult_fpga_area
Throughput,2.035568,catapult,DSP,1,catapult_fpga_area
Throughput,2.035568,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085676,catapult,CLB,624,catapult_fpga_area
Throughput,2.085676,catapult,LUT,3040,catapult_fpga_area
Throughput,2.085676,catapult,FF,292,catapult_fpga_area
Throughput,2.085676,catapult,DSP,1,catapult_fpga_area
Throughput,2.085676,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006202,catapult,CLB,834,catapult_fpga_area
Throughput,2.006202,catapult,LUT,4431,catapult_fpga_area
Throughput,2.006202,catapult,FF,302,catapult_fpga_area
Throughput,2.006202,catapult,DSP,1,catapult_fpga_area
Throughput,2.006202,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027371,catapult,CLB,260,catapult_fpga_area
Throughput,2.027371,catapult,LUT,1379,catapult_fpga_area
Throughput,2.027371,catapult,FF,274,catapult_fpga_area
Throughput,2.027371,catapult,DSP,1,catapult_fpga_area
Throughput,2.027371,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030868,catapult,CLB,360,catapult_fpga_area
Throughput,2.030868,catapult,LUT,1708,catapult_fpga_area
Throughput,2.030868,catapult,FF,276,catapult_fpga_area
Throughput,2.030868,catapult,DSP,1,catapult_fpga_area
Throughput,2.030868,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973756,catapult,CLB,520,catapult_fpga_area
Throughput,1.973756,catapult,LUT,2571,catapult_fpga_area
Throughput,1.973756,catapult,FF,286,catapult_fpga_area
Throughput,1.973756,catapult,DSP,1,catapult_fpga_area
Throughput,1.973756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968118,catapult,CLB,500,catapult_fpga_area
Throughput,1.968118,catapult,LUT,2748,catapult_fpga_area
Throughput,1.968118,catapult,FF,293,catapult_fpga_area
Throughput,1.968118,catapult,DSP,1,catapult_fpga_area
Throughput,1.968118,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057154,catapult,CLB,654,catapult_fpga_area
Throughput,2.057154,catapult,LUT,3488,catapult_fpga_area
Throughput,2.057154,catapult,FF,298,catapult_fpga_area
Throughput,2.057154,catapult,DSP,1,catapult_fpga_area
Throughput,2.057154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902622,catapult,CLB,796,catapult_fpga_area
Throughput,1.902622,catapult,LUT,4429,catapult_fpga_area
Throughput,1.902622,catapult,FF,307,catapult_fpga_area
Throughput,1.902622,catapult,DSP,1,catapult_fpga_area
Throughput,1.902622,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926073,catapult,CLB,126,catapult_fpga_area
Throughput,1.926073,catapult,LUT,648,catapult_fpga_area
Throughput,1.926073,catapult,FF,351,catapult_fpga_area
Throughput,1.926073,catapult,DSP,3,catapult_fpga_area
Throughput,1.926073,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991525,catapult,CLB,180,catapult_fpga_area
Throughput,1.991525,catapult,LUT,935,catapult_fpga_area
Throughput,1.991525,catapult,FF,354,catapult_fpga_area
Throughput,1.991525,catapult,DSP,3,catapult_fpga_area
Throughput,1.991525,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073859,catapult,CLB,271,catapult_fpga_area
Throughput,2.073859,catapult,LUT,1224,catapult_fpga_area
Throughput,2.073859,catapult,FF,360,catapult_fpga_area
Throughput,2.073859,catapult,DSP,3,catapult_fpga_area
Throughput,2.073859,catapult,BRAM,0,catapult_fpga_area
Throughput,1.876777,catapult,CLB,162,catapult_fpga_area
Throughput,1.876777,catapult,LUT,836,catapult_fpga_area
Throughput,1.876777,catapult,FF,263,catapult_fpga_area
Throughput,1.876777,catapult,DSP,3,catapult_fpga_area
Throughput,1.876777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988467,catapult,CLB,229,catapult_fpga_area
Throughput,1.988467,catapult,LUT,1089,catapult_fpga_area
Throughput,1.988467,catapult,FF,266,catapult_fpga_area
Throughput,1.988467,catapult,DSP,3,catapult_fpga_area
Throughput,1.988467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954012,catapult,CLB,318,catapult_fpga_area
Throughput,1.954012,catapult,LUT,1582,catapult_fpga_area
Throughput,1.954012,catapult,FF,272,catapult_fpga_area
Throughput,1.954012,catapult,DSP,3,catapult_fpga_area
Throughput,1.954012,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910403,catapult,CLB,232,catapult_fpga_area
Throughput,1.910403,catapult,LUT,1170,catapult_fpga_area
Throughput,1.910403,catapult,FF,264,catapult_fpga_area
Throughput,1.910403,catapult,DSP,3,catapult_fpga_area
Throughput,1.910403,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957573,catapult,CLB,314,catapult_fpga_area
Throughput,1.957573,catapult,LUT,1507,catapult_fpga_area
Throughput,1.957573,catapult,FF,267,catapult_fpga_area
Throughput,1.957573,catapult,DSP,3,catapult_fpga_area
Throughput,1.957573,catapult,BRAM,0,catapult_fpga_area
Throughput,2.094460,catapult,CLB,468,catapult_fpga_area
Throughput,2.094460,catapult,LUT,2314,catapult_fpga_area
Throughput,2.094460,catapult,FF,281,catapult_fpga_area
Throughput,2.094460,catapult,DSP,3,catapult_fpga_area
Throughput,2.094460,catapult,BRAM,0,catapult_fpga_area
Throughput,2.026176,catapult,CLB,310,catapult_fpga_area
Throughput,2.026176,catapult,LUT,1657,catapult_fpga_area
Throughput,2.026176,catapult,FF,265,catapult_fpga_area
Throughput,2.026176,catapult,DSP,3,catapult_fpga_area
Throughput,2.026176,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084906,catapult,CLB,412,catapult_fpga_area
Throughput,2.084906,catapult,LUT,2133,catapult_fpga_area
Throughput,2.084906,catapult,FF,268,catapult_fpga_area
Throughput,2.084906,catapult,DSP,3,catapult_fpga_area
Throughput,2.084906,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975539,catapult,CLB,677,catapult_fpga_area
Throughput,1.975539,catapult,LUT,3432,catapult_fpga_area
Throughput,1.975539,catapult,FF,284,catapult_fpga_area
Throughput,1.975539,catapult,DSP,3,catapult_fpga_area
Throughput,1.975539,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,160,catapult_fpga_area
Throughput,1.932085,catapult,LUT,817,catapult_fpga_area
Throughput,1.932085,catapult,FF,263,catapult_fpga_area
Throughput,1.932085,catapult,DSP,3,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995918,catapult,CLB,215,catapult_fpga_area
Throughput,1.995918,catapult,LUT,1041,catapult_fpga_area
Throughput,1.995918,catapult,FF,266,catapult_fpga_area
Throughput,1.995918,catapult,DSP,3,catapult_fpga_area
Throughput,1.995918,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939717,catapult,CLB,309,catapult_fpga_area
Throughput,1.939717,catapult,LUT,1624,catapult_fpga_area
Throughput,1.939717,catapult,FF,272,catapult_fpga_area
Throughput,1.939717,catapult,DSP,3,catapult_fpga_area
Throughput,1.939717,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896431,catapult,CLB,202,catapult_fpga_area
Throughput,1.896431,catapult,LUT,1098,catapult_fpga_area
Throughput,1.896431,catapult,FF,264,catapult_fpga_area
Throughput,1.896431,catapult,DSP,3,catapult_fpga_area
Throughput,1.896431,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038415,catapult,CLB,272,catapult_fpga_area
Throughput,2.038415,catapult,LUT,1372,catapult_fpga_area
Throughput,2.038415,catapult,FF,267,catapult_fpga_area
Throughput,2.038415,catapult,DSP,3,catapult_fpga_area
Throughput,2.038415,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932737,catapult,CLB,473,catapult_fpga_area
Throughput,1.932737,catapult,LUT,2258,catapult_fpga_area
Throughput,1.932737,catapult,FF,273,catapult_fpga_area
Throughput,1.932737,catapult,DSP,3,catapult_fpga_area
Throughput,1.932737,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977227,catapult,CLB,328,catapult_fpga_area
Throughput,1.977227,catapult,LUT,1762,catapult_fpga_area
Throughput,1.977227,catapult,FF,265,catapult_fpga_area
Throughput,1.977227,catapult,DSP,3,catapult_fpga_area
Throughput,1.977227,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107870,catapult,CLB,435,catapult_fpga_area
Throughput,2.107870,catapult,LUT,2240,catapult_fpga_area
Throughput,2.107870,catapult,FF,268,catapult_fpga_area
Throughput,2.107870,catapult,DSP,3,catapult_fpga_area
Throughput,2.107870,catapult,BRAM,0,catapult_fpga_area
Throughput,1.958035,catapult,CLB,668,catapult_fpga_area
Throughput,1.958035,catapult,LUT,3314,catapult_fpga_area
Throughput,1.958035,catapult,FF,278,catapult_fpga_area
Throughput,1.958035,catapult,DSP,3,catapult_fpga_area
Throughput,1.958035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888836,catapult,CLB,236,catapult_fpga_area
Throughput,1.888836,catapult,LUT,1230,catapult_fpga_area
Throughput,1.888836,catapult,FF,264,catapult_fpga_area
Throughput,1.888836,catapult,DSP,3,catapult_fpga_area
Throughput,1.888836,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940642,catapult,CLB,489,catapult_fpga_area
Throughput,1.940642,catapult,LUT,2440,catapult_fpga_area
Throughput,1.940642,catapult,FF,273,catapult_fpga_area
Throughput,1.940642,catapult,DSP,3,catapult_fpga_area
Throughput,1.940642,catapult,BRAM,0,catapult_fpga_area
Throughput,2.101775,catapult,CLB,343,catapult_fpga_area
Throughput,2.101775,catapult,LUT,1867,catapult_fpga_area
Throughput,2.101775,catapult,FF,265,catapult_fpga_area
Throughput,2.101775,catapult,DSP,3,catapult_fpga_area
Throughput,2.101775,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969966,catapult,CLB,446,catapult_fpga_area
Throughput,1.969966,catapult,LUT,2230,catapult_fpga_area
Throughput,1.969966,catapult,FF,268,catapult_fpga_area
Throughput,1.969966,catapult,DSP,3,catapult_fpga_area
Throughput,1.969966,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034946,catapult,CLB,732,catapult_fpga_area
Throughput,2.034946,catapult,LUT,3532,catapult_fpga_area
Throughput,2.034946,catapult,FF,280,catapult_fpga_area
Throughput,2.034946,catapult,DSP,3,catapult_fpga_area
Throughput,2.034946,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040322,catapult,CLB,352,catapult_fpga_area
Throughput,2.040322,catapult,LUT,1952,catapult_fpga_area
Throughput,2.040322,catapult,FF,266,catapult_fpga_area
Throughput,2.040322,catapult,DSP,3,catapult_fpga_area
Throughput,2.040322,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012569,catapult,CLB,513,catapult_fpga_area
Throughput,2.012569,catapult,LUT,2810,catapult_fpga_area
Throughput,2.012569,catapult,FF,271,catapult_fpga_area
Throughput,2.012569,catapult,DSP,3,catapult_fpga_area
Throughput,2.012569,catapult,BRAM,0,catapult_fpga_area
Throughput,2.041016,catapult,CLB,718,catapult_fpga_area
Throughput,2.041016,catapult,LUT,3665,catapult_fpga_area
Throughput,2.041016,catapult,FF,282,catapult_fpga_area
Throughput,2.041016,catapult,DSP,3,catapult_fpga_area
Throughput,2.041016,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706930,catapult,CLB,88,catapult_fpga_area
Throughput,1.706930,catapult,LUT,400,catapult_fpga_area
Throughput,1.706930,catapult,FF,300,catapult_fpga_area
Throughput,1.706930,catapult,DSP,1,catapult_fpga_area
Throughput,1.706930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.607797,catapult,CLB,118,catapult_fpga_area
Throughput,1.607797,catapult,LUT,485,catapult_fpga_area
Throughput,1.607797,catapult,FF,302,catapult_fpga_area
Throughput,1.607797,catapult,DSP,1,catapult_fpga_area
Throughput,1.607797,catapult,BRAM,0,catapult_fpga_area
Throughput,1.658658,catapult,CLB,171,catapult_fpga_area
Throughput,1.658658,catapult,LUT,606,catapult_fpga_area
Throughput,1.658658,catapult,FF,313,catapult_fpga_area
Throughput,1.658658,catapult,DSP,1,catapult_fpga_area
Throughput,1.658658,catapult,BRAM,0,catapult_fpga_area
Throughput,1.730472,catapult,CLB,100,catapult_fpga_area
Throughput,1.730472,catapult,LUT,453,catapult_fpga_area
Throughput,1.730472,catapult,FF,257,catapult_fpga_area
Throughput,1.730472,catapult,DSP,1,catapult_fpga_area
Throughput,1.730472,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829591,catapult,CLB,146,catapult_fpga_area
Throughput,1.829591,catapult,LUT,626,catapult_fpga_area
Throughput,1.829591,catapult,FF,260,catapult_fpga_area
Throughput,1.829591,catapult,DSP,1,catapult_fpga_area
Throughput,1.829591,catapult,BRAM,0,catapult_fpga_area
Throughput,1.732120,catapult,CLB,208,catapult_fpga_area
Throughput,1.732120,catapult,LUT,858,catapult_fpga_area
Throughput,1.732120,catapult,FF,268,catapult_fpga_area
Throughput,1.732120,catapult,DSP,1,catapult_fpga_area
Throughput,1.732120,catapult,BRAM,0,catapult_fpga_area
Throughput,1.852535,catapult,CLB,149,catapult_fpga_area
Throughput,1.852535,catapult,LUT,642,catapult_fpga_area
Throughput,1.852535,catapult,FF,265,catapult_fpga_area
Throughput,1.852535,catapult,DSP,1,catapult_fpga_area
Throughput,1.852535,catapult,BRAM,0,catapult_fpga_area
Throughput,1.923397,catapult,CLB,193,catapult_fpga_area
Throughput,1.923397,catapult,LUT,891,catapult_fpga_area
Throughput,1.923397,catapult,FF,267,catapult_fpga_area
Throughput,1.923397,catapult,DSP,1,catapult_fpga_area
Throughput,1.923397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877255,catapult,CLB,254,catapult_fpga_area
Throughput,1.877255,catapult,LUT,1146,catapult_fpga_area
Throughput,1.877255,catapult,FF,274,catapult_fpga_area
Throughput,1.877255,catapult,DSP,1,catapult_fpga_area
Throughput,1.877255,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871069,catapult,CLB,189,catapult_fpga_area
Throughput,1.871069,catapult,LUT,954,catapult_fpga_area
Throughput,1.871069,catapult,FF,266,catapult_fpga_area
Throughput,1.871069,catapult,DSP,1,catapult_fpga_area
Throughput,1.871069,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934866,catapult,CLB,276,catapult_fpga_area
Throughput,1.934866,catapult,LUT,1292,catapult_fpga_area
Throughput,1.934866,catapult,FF,268,catapult_fpga_area
Throughput,1.934866,catapult,DSP,1,catapult_fpga_area
Throughput,1.934866,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928039,catapult,CLB,464,catapult_fpga_area
Throughput,1.928039,catapult,LUT,1906,catapult_fpga_area
Throughput,1.928039,catapult,FF,282,catapult_fpga_area
Throughput,1.928039,catapult,DSP,1,catapult_fpga_area
Throughput,1.928039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174104,catapult,CLB,104,catapult_fpga_area
Throughput,2.174104,catapult,LUT,528,catapult_fpga_area
Throughput,2.174104,catapult,FF,346,catapult_fpga_area
Throughput,2.174104,catapult,DSP,1,catapult_fpga_area
Throughput,2.174104,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148437,catapult,CLB,170,catapult_fpga_area
Throughput,2.148437,catapult,LUT,748,catapult_fpga_area
Throughput,2.148437,catapult,FF,348,catapult_fpga_area
Throughput,2.148437,catapult,DSP,1,catapult_fpga_area
Throughput,2.148437,catapult,BRAM,0,catapult_fpga_area
Throughput,1.989023,catapult,CLB,235,catapult_fpga_area
Throughput,1.989023,catapult,LUT,984,catapult_fpga_area
Throughput,1.989023,catapult,FF,359,catapult_fpga_area
Throughput,1.989023,catapult,DSP,1,catapult_fpga_area
Throughput,1.989023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858078,catapult,CLB,148,catapult_fpga_area
Throughput,1.858078,catapult,LUT,720,catapult_fpga_area
Throughput,1.858078,catapult,FF,265,catapult_fpga_area
Throughput,1.858078,catapult,DSP,1,catapult_fpga_area
Throughput,1.858078,catapult,BRAM,0,catapult_fpga_area
Throughput,2.064793,catapult,CLB,205,catapult_fpga_area
Throughput,2.064793,catapult,LUT,901,catapult_fpga_area
Throughput,2.064793,catapult,FF,267,catapult_fpga_area
Throughput,2.064793,catapult,DSP,1,catapult_fpga_area
Throughput,2.064793,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925178,catapult,CLB,260,catapult_fpga_area
Throughput,1.925178,catapult,LUT,1181,catapult_fpga_area
Throughput,1.925178,catapult,FF,274,catapult_fpga_area
Throughput,1.925178,catapult,DSP,1,catapult_fpga_area
Throughput,1.925178,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864541,catapult,CLB,205,catapult_fpga_area
Throughput,1.864541,catapult,LUT,1032,catapult_fpga_area
Throughput,1.864541,catapult,FF,266,catapult_fpga_area
Throughput,1.864541,catapult,DSP,1,catapult_fpga_area
Throughput,1.864541,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957062,catapult,CLB,294,catapult_fpga_area
Throughput,1.957062,catapult,LUT,1481,catapult_fpga_area
Throughput,1.957062,catapult,FF,269,catapult_fpga_area
Throughput,1.957062,catapult,DSP,1,catapult_fpga_area
Throughput,1.957062,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001321,catapult,CLB,450,catapult_fpga_area
Throughput,2.001321,catapult,LUT,1998,catapult_fpga_area
Throughput,2.001321,catapult,FF,283,catapult_fpga_area
Throughput,2.001321,catapult,DSP,1,catapult_fpga_area
Throughput,2.001321,catapult,BRAM,0,catapult_fpga_area
Throughput,2.222776,catapult,CLB,295,catapult_fpga_area
Throughput,2.222776,catapult,LUT,1587,catapult_fpga_area
Throughput,2.222776,catapult,FF,271,catapult_fpga_area
Throughput,2.222776,catapult,DSP,1,catapult_fpga_area
Throughput,2.222776,catapult,BRAM,0,catapult_fpga_area
Throughput,2.097771,catapult,CLB,477,catapult_fpga_area
Throughput,2.097771,catapult,LUT,2415,catapult_fpga_area
Throughput,2.097771,catapult,FF,276,catapult_fpga_area
Throughput,2.097771,catapult,DSP,1,catapult_fpga_area
Throughput,2.097771,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902605,catapult,CLB,145,catapult_fpga_area
Throughput,1.902605,catapult,LUT,725,catapult_fpga_area
Throughput,1.902605,catapult,FF,265,catapult_fpga_area
Throughput,1.902605,catapult,DSP,1,catapult_fpga_area
Throughput,1.902605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849624,catapult,CLB,201,catapult_fpga_area
Throughput,1.849624,catapult,LUT,939,catapult_fpga_area
Throughput,1.849624,catapult,FF,267,catapult_fpga_area
Throughput,1.849624,catapult,DSP,1,catapult_fpga_area
Throughput,1.849624,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858101,catapult,CLB,279,catapult_fpga_area
Throughput,1.858101,catapult,LUT,1230,catapult_fpga_area
Throughput,1.858101,catapult,FF,276,catapult_fpga_area
Throughput,1.858101,catapult,DSP,1,catapult_fpga_area
Throughput,1.858101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934595,catapult,CLB,222,catapult_fpga_area
Throughput,1.934595,catapult,LUT,1117,catapult_fpga_area
Throughput,1.934595,catapult,FF,266,catapult_fpga_area
Throughput,1.934595,catapult,DSP,1,catapult_fpga_area
Throughput,1.934595,catapult,BRAM,0,catapult_fpga_area
Throughput,1.947780,catapult,CLB,292,catapult_fpga_area
Throughput,1.947780,catapult,LUT,1472,catapult_fpga_area
Throughput,1.947780,catapult,FF,269,catapult_fpga_area
Throughput,1.947780,catapult,DSP,1,catapult_fpga_area
Throughput,1.947780,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932241,catapult,CLB,442,catapult_fpga_area
Throughput,1.932241,catapult,LUT,2135,catapult_fpga_area
Throughput,1.932241,catapult,FF,285,catapult_fpga_area
Throughput,1.932241,catapult,DSP,1,catapult_fpga_area
Throughput,1.932241,catapult,BRAM,0,catapult_fpga_area
Throughput,2.016858,catapult,CLB,307,catapult_fpga_area
Throughput,2.016858,catapult,LUT,1600,catapult_fpga_area
Throughput,2.016858,catapult,FF,270,catapult_fpga_area
Throughput,2.016858,catapult,DSP,1,catapult_fpga_area
Throughput,2.016858,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007441,catapult,CLB,514,catapult_fpga_area
Throughput,2.007441,catapult,LUT,2625,catapult_fpga_area
Throughput,2.007441,catapult,FF,279,catapult_fpga_area
Throughput,2.007441,catapult,DSP,1,catapult_fpga_area
Throughput,2.007441,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049582,catapult,CLB,536,catapult_fpga_area
Throughput,2.049582,catapult,LUT,2650,catapult_fpga_area
Throughput,2.049582,catapult,FF,282,catapult_fpga_area
Throughput,2.049582,catapult,DSP,1,catapult_fpga_area
Throughput,2.049582,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027875,catapult,CLB,225,catapult_fpga_area
Throughput,2.027875,catapult,LUT,1101,catapult_fpga_area
Throughput,2.027875,catapult,FF,266,catapult_fpga_area
Throughput,2.027875,catapult,DSP,1,catapult_fpga_area
Throughput,2.027875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823251,catapult,CLB,259,catapult_fpga_area
Throughput,1.823251,catapult,LUT,1362,catapult_fpga_area
Throughput,1.823251,catapult,FF,270,catapult_fpga_area
Throughput,1.823251,catapult,DSP,1,catapult_fpga_area
Throughput,1.823251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.062019,catapult,CLB,428,catapult_fpga_area
Throughput,2.062019,catapult,LUT,1853,catapult_fpga_area
Throughput,2.062019,catapult,FF,279,catapult_fpga_area
Throughput,2.062019,catapult,DSP,1,catapult_fpga_area
Throughput,2.062019,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001224,catapult,CLB,338,catapult_fpga_area
Throughput,2.001224,catapult,LUT,1720,catapult_fpga_area
Throughput,2.001224,catapult,FF,272,catapult_fpga_area
Throughput,2.001224,catapult,DSP,1,catapult_fpga_area
Throughput,2.001224,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084334,catapult,CLB,469,catapult_fpga_area
Throughput,2.084334,catapult,LUT,2400,catapult_fpga_area
Throughput,2.084334,catapult,FF,275,catapult_fpga_area
Throughput,2.084334,catapult,DSP,1,catapult_fpga_area
Throughput,2.084334,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977916,catapult,CLB,598,catapult_fpga_area
Throughput,1.977916,catapult,LUT,3147,catapult_fpga_area
Throughput,1.977916,catapult,FF,285,catapult_fpga_area
Throughput,1.977916,catapult,DSP,1,catapult_fpga_area
Throughput,1.977916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.592291,catapult,CLB,109,catapult_fpga_area
Throughput,1.592291,catapult,LUT,463,catapult_fpga_area
Throughput,1.592291,catapult,FF,388,catapult_fpga_area
Throughput,1.592291,catapult,DSP,1,catapult_fpga_area
Throughput,1.592291,catapult,BRAM,0,catapult_fpga_area
Throughput,1.614770,catapult,CLB,146,catapult_fpga_area
Throughput,1.614770,catapult,LUT,621,catapult_fpga_area
Throughput,1.614770,catapult,FF,393,catapult_fpga_area
Throughput,1.614770,catapult,DSP,1,catapult_fpga_area
Throughput,1.614770,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636079,catapult,CLB,235,catapult_fpga_area
Throughput,1.636079,catapult,LUT,763,catapult_fpga_area
Throughput,1.636079,catapult,FF,325,catapult_fpga_area
Throughput,1.636079,catapult,DSP,1,catapult_fpga_area
Throughput,1.636079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083970,catapult,CLB,146,catapult_fpga_area
Throughput,2.083970,catapult,LUT,724,catapult_fpga_area
Throughput,2.083970,catapult,FF,522,catapult_fpga_area
Throughput,2.083970,catapult,DSP,1,catapult_fpga_area
Throughput,2.083970,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968077,catapult,CLB,223,catapult_fpga_area
Throughput,1.968077,catapult,LUT,1063,catapult_fpga_area
Throughput,1.968077,catapult,FF,524,catapult_fpga_area
Throughput,1.968077,catapult,DSP,1,catapult_fpga_area
Throughput,1.968077,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102232,catapult,CLB,271,catapult_fpga_area
Throughput,2.102232,catapult,LUT,1255,catapult_fpga_area
Throughput,2.102232,catapult,FF,384,catapult_fpga_area
Throughput,2.102232,catapult,DSP,1,catapult_fpga_area
Throughput,2.102232,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849011,catapult,CLB,236,catapult_fpga_area
Throughput,1.849011,catapult,LUT,1137,catapult_fpga_area
Throughput,1.849011,catapult,FF,572,catapult_fpga_area
Throughput,1.849011,catapult,DSP,1,catapult_fpga_area
Throughput,1.849011,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866101,catapult,CLB,318,catapult_fpga_area
Throughput,1.866101,catapult,LUT,1524,catapult_fpga_area
Throughput,1.866101,catapult,FF,575,catapult_fpga_area
Throughput,1.866101,catapult,DSP,1,catapult_fpga_area
Throughput,1.866101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.798208,catapult,CLB,378,catapult_fpga_area
Throughput,1.798208,catapult,LUT,1701,catapult_fpga_area
Throughput,1.798208,catapult,FF,277,catapult_fpga_area
Throughput,1.798208,catapult,DSP,1,catapult_fpga_area
Throughput,1.798208,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972318,catapult,CLB,375,catapult_fpga_area
Throughput,1.972318,catapult,LUT,1779,catapult_fpga_area
Throughput,1.972318,catapult,FF,885,catapult_fpga_area
Throughput,1.972318,catapult,DSP,1,catapult_fpga_area
Throughput,1.972318,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948674,catapult,CLB,524,catapult_fpga_area
Throughput,1.948674,catapult,LUT,2679,catapult_fpga_area
Throughput,1.948674,catapult,FF,885,catapult_fpga_area
Throughput,1.948674,catapult,DSP,1,catapult_fpga_area
Throughput,1.948674,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909813,catapult,CLB,546,catapult_fpga_area
Throughput,1.909813,catapult,LUT,2659,catapult_fpga_area
Throughput,1.909813,catapult,FF,289,catapult_fpga_area
Throughput,1.909813,catapult,DSP,1,catapult_fpga_area
Throughput,1.909813,catapult,BRAM,0,catapult_fpga_area
Throughput,2.288917,catapult,CLB,138,catapult_fpga_area
Throughput,2.288917,catapult,LUT,695,catapult_fpga_area
Throughput,2.288917,catapult,FF,523,catapult_fpga_area
Throughput,2.288917,catapult,DSP,1,catapult_fpga_area
Throughput,2.288917,catapult,BRAM,0,catapult_fpga_area
Throughput,2.211878,catapult,CLB,185,catapult_fpga_area
Throughput,2.211878,catapult,LUT,971,catapult_fpga_area
Throughput,2.211878,catapult,FF,526,catapult_fpga_area
Throughput,2.211878,catapult,DSP,1,catapult_fpga_area
Throughput,2.211878,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098310,catapult,CLB,297,catapult_fpga_area
Throughput,2.098310,catapult,LUT,1167,catapult_fpga_area
Throughput,2.098310,catapult,FF,382,catapult_fpga_area
Throughput,2.098310,catapult,DSP,1,catapult_fpga_area
Throughput,2.098310,catapult,BRAM,0,catapult_fpga_area
Throughput,1.772345,catapult,CLB,239,catapult_fpga_area
Throughput,1.772345,catapult,LUT,1138,catapult_fpga_area
Throughput,1.772345,catapult,FF,569,catapult_fpga_area
Throughput,1.772345,catapult,DSP,1,catapult_fpga_area
Throughput,1.772345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865294,catapult,CLB,312,catapult_fpga_area
Throughput,1.865294,catapult,LUT,1510,catapult_fpga_area
Throughput,1.865294,catapult,FF,572,catapult_fpga_area
Throughput,1.865294,catapult,DSP,1,catapult_fpga_area
Throughput,1.865294,catapult,BRAM,0,catapult_fpga_area
Throughput,1.784754,catapult,CLB,401,catapult_fpga_area
Throughput,1.784754,catapult,LUT,1838,catapult_fpga_area
Throughput,1.784754,catapult,FF,281,catapult_fpga_area
Throughput,1.784754,catapult,DSP,1,catapult_fpga_area
Throughput,1.784754,catapult,BRAM,0,catapult_fpga_area
Throughput,2.115194,catapult,CLB,415,catapult_fpga_area
Throughput,2.115194,catapult,LUT,1861,catapult_fpga_area
Throughput,2.115194,catapult,FF,886,catapult_fpga_area
Throughput,2.115194,catapult,DSP,1,catapult_fpga_area
Throughput,2.115194,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073288,catapult,CLB,506,catapult_fpga_area
Throughput,2.073288,catapult,LUT,2707,catapult_fpga_area
Throughput,2.073288,catapult,FF,887,catapult_fpga_area
Throughput,2.073288,catapult,DSP,1,catapult_fpga_area
Throughput,2.073288,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996968,catapult,CLB,557,catapult_fpga_area
Throughput,1.996968,catapult,LUT,2741,catapult_fpga_area
Throughput,1.996968,catapult,FF,290,catapult_fpga_area
Throughput,1.996968,catapult,DSP,1,catapult_fpga_area
Throughput,1.996968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.171539,catapult,CLB,617,catapult_fpga_area
Throughput,2.171539,catapult,LUT,3023,catapult_fpga_area
Throughput,2.171539,catapult,FF,1504,catapult_fpga_area
Throughput,2.171539,catapult,DSP,1,catapult_fpga_area
Throughput,2.171539,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060106,catapult,CLB,779,catapult_fpga_area
Throughput,2.060106,catapult,LUT,4633,catapult_fpga_area
Throughput,2.060106,catapult,FF,1502,catapult_fpga_area
Throughput,2.060106,catapult,DSP,1,catapult_fpga_area
Throughput,2.060106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987300,catapult,CLB,819,catapult_fpga_area
Throughput,1.987300,catapult,LUT,4281,catapult_fpga_area
Throughput,1.987300,catapult,FF,300,catapult_fpga_area
Throughput,1.987300,catapult,DSP,1,catapult_fpga_area
Throughput,1.987300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.805843,catapult,CLB,219,catapult_fpga_area
Throughput,1.805843,catapult,LUT,1035,catapult_fpga_area
Throughput,1.805843,catapult,FF,568,catapult_fpga_area
Throughput,1.805843,catapult,DSP,1,catapult_fpga_area
Throughput,1.805843,catapult,BRAM,0,catapult_fpga_area
Throughput,1.955003,catapult,CLB,272,catapult_fpga_area
Throughput,1.955003,catapult,LUT,1367,catapult_fpga_area
Throughput,1.955003,catapult,FF,572,catapult_fpga_area
Throughput,1.955003,catapult,DSP,1,catapult_fpga_area
Throughput,1.955003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823640,catapult,CLB,314,catapult_fpga_area
Throughput,1.823640,catapult,LUT,1473,catapult_fpga_area
Throughput,1.823640,catapult,FF,275,catapult_fpga_area
Throughput,1.823640,catapult,DSP,1,catapult_fpga_area
Throughput,1.823640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034567,catapult,CLB,376,catapult_fpga_area
Throughput,2.034567,catapult,LUT,1801,catapult_fpga_area
Throughput,2.034567,catapult,FF,882,catapult_fpga_area
Throughput,2.034567,catapult,DSP,1,catapult_fpga_area
Throughput,2.034567,catapult,BRAM,0,catapult_fpga_area
Throughput,1.951452,catapult,CLB,516,catapult_fpga_area
Throughput,1.951452,catapult,LUT,2591,catapult_fpga_area
Throughput,1.951452,catapult,FF,887,catapult_fpga_area
Throughput,1.951452,catapult,DSP,1,catapult_fpga_area
Throughput,1.951452,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934127,catapult,CLB,559,catapult_fpga_area
Throughput,1.934127,catapult,LUT,2771,catapult_fpga_area
Throughput,1.934127,catapult,FF,287,catapult_fpga_area
Throughput,1.934127,catapult,DSP,1,catapult_fpga_area
Throughput,1.934127,catapult,BRAM,0,catapult_fpga_area
Throughput,2.054090,catapult,CLB,687,catapult_fpga_area
Throughput,2.054090,catapult,LUT,3141,catapult_fpga_area
Throughput,2.054090,catapult,FF,1507,catapult_fpga_area
Throughput,2.054090,catapult,DSP,1,catapult_fpga_area
Throughput,2.054090,catapult,BRAM,0,catapult_fpga_area
Throughput,2.242550,catapult,CLB,960,catapult_fpga_area
Throughput,2.242550,catapult,LUT,4891,catapult_fpga_area
Throughput,2.242550,catapult,FF,1509,catapult_fpga_area
Throughput,2.242550,catapult,DSP,1,catapult_fpga_area
Throughput,2.242550,catapult,BRAM,0,catapult_fpga_area
Throughput,2.146564,catapult,CLB,873,catapult_fpga_area
Throughput,2.146564,catapult,LUT,4463,catapult_fpga_area
Throughput,2.146564,catapult,FF,305,catapult_fpga_area
Throughput,2.146564,catapult,DSP,1,catapult_fpga_area
Throughput,2.146564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992703,catapult,CLB,330,catapult_fpga_area
Throughput,1.992703,catapult,LUT,1607,catapult_fpga_area
Throughput,1.992703,catapult,FF,877,catapult_fpga_area
Throughput,1.992703,catapult,DSP,1,catapult_fpga_area
Throughput,1.992703,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017290,catapult,CLB,424,catapult_fpga_area
Throughput,2.017290,catapult,LUT,2174,catapult_fpga_area
Throughput,2.017290,catapult,FF,883,catapult_fpga_area
Throughput,2.017290,catapult,DSP,1,catapult_fpga_area
Throughput,2.017290,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977717,catapult,CLB,479,catapult_fpga_area
Throughput,1.977717,catapult,LUT,2235,catapult_fpga_area
Throughput,1.977717,catapult,FF,280,catapult_fpga_area
Throughput,1.977717,catapult,DSP,1,catapult_fpga_area
Throughput,1.977717,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009281,catapult,CLB,645,catapult_fpga_area
Throughput,2.009281,catapult,LUT,3435,catapult_fpga_area
Throughput,2.009281,catapult,FF,1509,catapult_fpga_area
Throughput,2.009281,catapult,DSP,1,catapult_fpga_area
Throughput,2.009281,catapult,BRAM,0,catapult_fpga_area
Throughput,2.066877,catapult,CLB,849,catapult_fpga_area
Throughput,2.066877,catapult,LUT,4660,catapult_fpga_area
Throughput,2.066877,catapult,FF,1515,catapult_fpga_area
Throughput,2.066877,catapult,DSP,1,catapult_fpga_area
Throughput,2.066877,catapult,BRAM,0,catapult_fpga_area
Throughput,2.108083,catapult,CLB,869,catapult_fpga_area
Throughput,2.108083,catapult,LUT,4461,catapult_fpga_area
Throughput,2.108083,catapult,FF,314,catapult_fpga_area
Throughput,2.108083,catapult,DSP,1,catapult_fpga_area
Throughput,2.108083,catapult,BRAM,0,catapult_fpga_area
Throughput,2.070266,catapult,CLB,150,catapult_fpga_area
Throughput,2.070266,catapult,LUT,746,catapult_fpga_area
Throughput,2.070266,catapult,FF,336,catapult_fpga_area
Throughput,2.070266,catapult,DSP,1,catapult_fpga_area
Throughput,2.070266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.099140,catapult,CLB,182,catapult_fpga_area
Throughput,2.099140,catapult,LUT,836,catapult_fpga_area
Throughput,2.099140,catapult,FF,337,catapult_fpga_area
Throughput,2.099140,catapult,DSP,1,catapult_fpga_area
Throughput,2.099140,catapult,BRAM,0,catapult_fpga_area
Throughput,2.141053,catapult,CLB,335,catapult_fpga_area
Throughput,2.141053,catapult,LUT,1310,catapult_fpga_area
Throughput,2.141053,catapult,FF,351,catapult_fpga_area
Throughput,2.141053,catapult,DSP,1,catapult_fpga_area
Throughput,2.141053,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842746,catapult,CLB,193,catapult_fpga_area
Throughput,1.842746,catapult,LUT,992,catapult_fpga_area
Throughput,1.842746,catapult,FF,264,catapult_fpga_area
Throughput,1.842746,catapult,DSP,1,catapult_fpga_area
Throughput,1.842746,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885584,catapult,CLB,225,catapult_fpga_area
Throughput,1.885584,catapult,LUT,1120,catapult_fpga_area
Throughput,1.885584,catapult,FF,270,catapult_fpga_area
Throughput,1.885584,catapult,DSP,1,catapult_fpga_area
Throughput,1.885584,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984997,catapult,CLB,407,catapult_fpga_area
Throughput,1.984997,catapult,LUT,1738,catapult_fpga_area
Throughput,1.984997,catapult,FF,273,catapult_fpga_area
Throughput,1.984997,catapult,DSP,1,catapult_fpga_area
Throughput,1.984997,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905938,catapult,CLB,250,catapult_fpga_area
Throughput,1.905938,catapult,LUT,1289,catapult_fpga_area
Throughput,1.905938,catapult,FF,265,catapult_fpga_area
Throughput,1.905938,catapult,DSP,1,catapult_fpga_area
Throughput,1.905938,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991841,catapult,CLB,341,catapult_fpga_area
Throughput,1.991841,catapult,LUT,1738,catapult_fpga_area
Throughput,1.991841,catapult,FF,266,catapult_fpga_area
Throughput,1.991841,catapult,DSP,1,catapult_fpga_area
Throughput,1.991841,catapult,BRAM,0,catapult_fpga_area
Throughput,1.922699,catapult,CLB,478,catapult_fpga_area
Throughput,1.922699,catapult,LUT,2130,catapult_fpga_area
Throughput,1.922699,catapult,FF,275,catapult_fpga_area
Throughput,1.922699,catapult,DSP,1,catapult_fpga_area
Throughput,1.922699,catapult,BRAM,0,catapult_fpga_area
Throughput,1.961741,catapult,CLB,346,catapult_fpga_area
Throughput,1.961741,catapult,LUT,1851,catapult_fpga_area
Throughput,1.961741,catapult,FF,272,catapult_fpga_area
Throughput,1.961741,catapult,DSP,1,catapult_fpga_area
Throughput,1.961741,catapult,BRAM,0,catapult_fpga_area
Throughput,2.025759,catapult,CLB,455,catapult_fpga_area
Throughput,2.025759,catapult,LUT,2334,catapult_fpga_area
Throughput,2.025759,catapult,FF,270,catapult_fpga_area
Throughput,2.025759,catapult,DSP,1,catapult_fpga_area
Throughput,2.025759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909828,catapult,CLB,681,catapult_fpga_area
Throughput,1.909828,catapult,LUT,3412,catapult_fpga_area
Throughput,1.909828,catapult,FF,293,catapult_fpga_area
Throughput,1.909828,catapult,DSP,1,catapult_fpga_area
Throughput,1.909828,catapult,BRAM,0,catapult_fpga_area
Throughput,1.863728,catapult,CLB,200,catapult_fpga_area
Throughput,1.863728,catapult,LUT,1042,catapult_fpga_area
Throughput,1.863728,catapult,FF,264,catapult_fpga_area
Throughput,1.863728,catapult,DSP,1,catapult_fpga_area
Throughput,1.863728,catapult,BRAM,0,catapult_fpga_area
Throughput,1.918680,catapult,CLB,238,catapult_fpga_area
Throughput,1.918680,catapult,LUT,1209,catapult_fpga_area
Throughput,1.918680,catapult,FF,270,catapult_fpga_area
Throughput,1.918680,catapult,DSP,1,catapult_fpga_area
Throughput,1.918680,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967346,catapult,CLB,391,catapult_fpga_area
Throughput,1.967346,catapult,LUT,1679,catapult_fpga_area
Throughput,1.967346,catapult,FF,278,catapult_fpga_area
Throughput,1.967346,catapult,DSP,1,catapult_fpga_area
Throughput,1.967346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999198,catapult,CLB,271,catapult_fpga_area
Throughput,1.999198,catapult,LUT,1441,catapult_fpga_area
Throughput,1.999198,catapult,FF,269,catapult_fpga_area
Throughput,1.999198,catapult,DSP,1,catapult_fpga_area
Throughput,1.999198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.233644,catapult,CLB,332,catapult_fpga_area
Throughput,2.233644,catapult,LUT,1717,catapult_fpga_area
Throughput,2.233644,catapult,FF,274,catapult_fpga_area
Throughput,2.233644,catapult,DSP,1,catapult_fpga_area
Throughput,2.233644,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009442,catapult,CLB,488,catapult_fpga_area
Throughput,2.009442,catapult,LUT,2479,catapult_fpga_area
Throughput,2.009442,catapult,FF,286,catapult_fpga_area
Throughput,2.009442,catapult,DSP,1,catapult_fpga_area
Throughput,2.009442,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035607,catapult,CLB,419,catapult_fpga_area
Throughput,2.035607,catapult,LUT,2264,catapult_fpga_area
Throughput,2.035607,catapult,FF,273,catapult_fpga_area
Throughput,2.035607,catapult,DSP,1,catapult_fpga_area
Throughput,2.035607,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057955,catapult,CLB,517,catapult_fpga_area
Throughput,2.057955,catapult,LUT,2668,catapult_fpga_area
Throughput,2.057955,catapult,FF,279,catapult_fpga_area
Throughput,2.057955,catapult,DSP,1,catapult_fpga_area
Throughput,2.057955,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015819,catapult,CLB,741,catapult_fpga_area
Throughput,2.015819,catapult,LUT,3442,catapult_fpga_area
Throughput,2.015819,catapult,FF,290,catapult_fpga_area
Throughput,2.015819,catapult,DSP,1,catapult_fpga_area
Throughput,2.015819,catapult,BRAM,0,catapult_fpga_area
Throughput,2.041820,catapult,CLB,540,catapult_fpga_area
Throughput,2.041820,catapult,LUT,3088,catapult_fpga_area
Throughput,2.041820,catapult,FF,279,catapult_fpga_area
Throughput,2.041820,catapult,DSP,1,catapult_fpga_area
Throughput,2.041820,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098207,catapult,CLB,295,catapult_fpga_area
Throughput,2.098207,catapult,LUT,1547,catapult_fpga_area
Throughput,2.098207,catapult,FF,267,catapult_fpga_area
Throughput,2.098207,catapult,DSP,1,catapult_fpga_area
Throughput,2.098207,catapult,BRAM,0,catapult_fpga_area
Throughput,2.090988,catapult,CLB,375,catapult_fpga_area
Throughput,2.090988,catapult,LUT,1909,catapult_fpga_area
Throughput,2.090988,catapult,FF,277,catapult_fpga_area
Throughput,2.090988,catapult,DSP,1,catapult_fpga_area
Throughput,2.090988,catapult,BRAM,0,catapult_fpga_area
Throughput,2.005533,catapult,CLB,519,catapult_fpga_area
Throughput,2.005533,catapult,LUT,2573,catapult_fpga_area
Throughput,2.005533,catapult,FF,287,catapult_fpga_area
Throughput,2.005533,catapult,DSP,1,catapult_fpga_area
Throughput,2.005533,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040638,catapult,CLB,458,catapult_fpga_area
Throughput,2.040638,catapult,LUT,2400,catapult_fpga_area
Throughput,2.040638,catapult,FF,281,catapult_fpga_area
Throughput,2.040638,catapult,DSP,1,catapult_fpga_area
Throughput,2.040638,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107457,catapult,CLB,560,catapult_fpga_area
Throughput,2.107457,catapult,LUT,2942,catapult_fpga_area
Throughput,2.107457,catapult,FF,287,catapult_fpga_area
Throughput,2.107457,catapult,DSP,1,catapult_fpga_area
Throughput,2.107457,catapult,BRAM,0,catapult_fpga_area
Throughput,2.037612,catapult,CLB,790,catapult_fpga_area
Throughput,2.037612,catapult,LUT,4107,catapult_fpga_area
Throughput,2.037612,catapult,FF,296,catapult_fpga_area
Throughput,2.037612,catapult,DSP,1,catapult_fpga_area
Throughput,2.037612,catapult,BRAM,0,catapult_fpga_area
Throughput,2.104049,catapult,CLB,662,catapult_fpga_area
Throughput,2.104049,catapult,LUT,3634,catapult_fpga_area
Throughput,2.104049,catapult,FF,293,catapult_fpga_area
Throughput,2.104049,catapult,DSP,1,catapult_fpga_area
Throughput,2.104049,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022996,catapult,CLB,408,catapult_fpga_area
Throughput,2.022996,catapult,LUT,2281,catapult_fpga_area
Throughput,2.022996,catapult,FF,284,catapult_fpga_area
Throughput,2.022996,catapult,DSP,1,catapult_fpga_area
Throughput,2.022996,catapult,BRAM,0,catapult_fpga_area
Throughput,2.100069,catapult,CLB,515,catapult_fpga_area
Throughput,2.100069,catapult,LUT,2765,catapult_fpga_area
Throughput,2.100069,catapult,FF,288,catapult_fpga_area
Throughput,2.100069,catapult,DSP,1,catapult_fpga_area
Throughput,2.100069,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019736,catapult,CLB,804,catapult_fpga_area
Throughput,2.019736,catapult,LUT,4055,catapult_fpga_area
Throughput,2.019736,catapult,FF,300,catapult_fpga_area
Throughput,2.019736,catapult,DSP,1,catapult_fpga_area
Throughput,2.019736,catapult,BRAM,0,catapult_fpga_area
Throughput,2.179397,catapult,CLB,645,catapult_fpga_area
Throughput,2.179397,catapult,LUT,3617,catapult_fpga_area
Throughput,2.179397,catapult,FF,304,catapult_fpga_area
Throughput,2.179397,catapult,DSP,1,catapult_fpga_area
Throughput,2.179397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829862,catapult,CLB,131,catapult_fpga_area
Throughput,1.829862,catapult,LUT,659,catapult_fpga_area
Throughput,1.829862,catapult,FF,264,catapult_fpga_area
Throughput,1.829862,catapult,DSP,1,catapult_fpga_area
Throughput,1.829862,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865941,catapult,CLB,215,catapult_fpga_area
Throughput,1.865941,catapult,LUT,991,catapult_fpga_area
Throughput,1.865941,catapult,FF,266,catapult_fpga_area
Throughput,1.865941,catapult,DSP,1,catapult_fpga_area
Throughput,1.865941,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833562,catapult,CLB,308,catapult_fpga_area
Throughput,1.833562,catapult,LUT,1431,catapult_fpga_area
Throughput,1.833562,catapult,FF,275,catapult_fpga_area
Throughput,1.833562,catapult,DSP,1,catapult_fpga_area
Throughput,1.833562,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833765,catapult,CLB,129,catapult_fpga_area
Throughput,1.833765,catapult,LUT,643,catapult_fpga_area
Throughput,1.833765,catapult,FF,265,catapult_fpga_area
Throughput,1.833765,catapult,DSP,1,catapult_fpga_area
Throughput,1.833765,catapult,BRAM,0,catapult_fpga_area
Throughput,1.822434,catapult,CLB,221,catapult_fpga_area
Throughput,1.822434,catapult,LUT,994,catapult_fpga_area
Throughput,1.822434,catapult,FF,269,catapult_fpga_area
Throughput,1.822434,catapult,DSP,1,catapult_fpga_area
Throughput,1.822434,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838159,catapult,CLB,350,catapult_fpga_area
Throughput,1.838159,catapult,LUT,1525,catapult_fpga_area
Throughput,1.838159,catapult,FF,277,catapult_fpga_area
Throughput,1.838159,catapult,DSP,1,catapult_fpga_area
Throughput,1.838159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808894,catapult,CLB,145,catapult_fpga_area
Throughput,1.808894,catapult,LUT,777,catapult_fpga_area
Throughput,1.808894,catapult,FF,266,catapult_fpga_area
Throughput,1.808894,catapult,DSP,1,catapult_fpga_area
Throughput,1.808894,catapult,BRAM,0,catapult_fpga_area
Throughput,1.781378,catapult,CLB,264,catapult_fpga_area
Throughput,1.781378,catapult,LUT,1196,catapult_fpga_area
Throughput,1.781378,catapult,FF,269,catapult_fpga_area
Throughput,1.781378,catapult,DSP,1,catapult_fpga_area
Throughput,1.781378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.724496,catapult,CLB,378,catapult_fpga_area
Throughput,1.724496,catapult,LUT,1787,catapult_fpga_area
Throughput,1.724496,catapult,FF,278,catapult_fpga_area
Throughput,1.724496,catapult,DSP,1,catapult_fpga_area
Throughput,1.724496,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909410,catapult,CLB,155,catapult_fpga_area
Throughput,1.909410,catapult,LUT,812,catapult_fpga_area
Throughput,1.909410,catapult,FF,267,catapult_fpga_area
Throughput,1.909410,catapult,DSP,1,catapult_fpga_area
Throughput,1.909410,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864785,catapult,CLB,252,catapult_fpga_area
Throughput,1.864785,catapult,LUT,1322,catapult_fpga_area
Throughput,1.864785,catapult,FF,270,catapult_fpga_area
Throughput,1.864785,catapult,DSP,1,catapult_fpga_area
Throughput,1.864785,catapult,BRAM,0,catapult_fpga_area
Throughput,1.851601,catapult,CLB,149,catapult_fpga_area
Throughput,1.851601,catapult,LUT,783,catapult_fpga_area
Throughput,1.851601,catapult,FF,265,catapult_fpga_area
Throughput,1.851601,catapult,DSP,1,catapult_fpga_area
Throughput,1.851601,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888605,catapult,CLB,233,catapult_fpga_area
Throughput,1.888605,catapult,LUT,1131,catapult_fpga_area
Throughput,1.888605,catapult,FF,269,catapult_fpga_area
Throughput,1.888605,catapult,DSP,1,catapult_fpga_area
Throughput,1.888605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,414,catapult_fpga_area
Throughput,1.932085,catapult,LUT,1799,catapult_fpga_area
Throughput,1.932085,catapult,FF,276,catapult_fpga_area
Throughput,1.932085,catapult,DSP,1,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.806015,catapult,CLB,202,catapult_fpga_area
Throughput,1.806015,catapult,LUT,935,catapult_fpga_area
Throughput,1.806015,catapult,FF,266,catapult_fpga_area
Throughput,1.806015,catapult,DSP,1,catapult_fpga_area
Throughput,1.806015,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868913,catapult,CLB,275,catapult_fpga_area
Throughput,1.868913,catapult,LUT,1303,catapult_fpga_area
Throughput,1.868913,catapult,FF,270,catapult_fpga_area
Throughput,1.868913,catapult,DSP,1,catapult_fpga_area
Throughput,1.868913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909381,catapult,CLB,458,catapult_fpga_area
Throughput,1.909381,catapult,LUT,2249,catapult_fpga_area
Throughput,1.909381,catapult,FF,278,catapult_fpga_area
Throughput,1.909381,catapult,DSP,1,catapult_fpga_area
Throughput,1.909381,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968902,catapult,CLB,385,catapult_fpga_area
Throughput,1.968902,catapult,LUT,1809,catapult_fpga_area
Throughput,1.968902,catapult,FF,273,catapult_fpga_area
Throughput,1.968902,catapult,DSP,1,catapult_fpga_area
Throughput,1.968902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981115,catapult,CLB,262,catapult_fpga_area
Throughput,1.981115,catapult,LUT,1297,catapult_fpga_area
Throughput,1.981115,catapult,FF,266,catapult_fpga_area
Throughput,1.981115,catapult,DSP,1,catapult_fpga_area
Throughput,1.981115,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106930,catapult,CLB,378,catapult_fpga_area
Throughput,2.106930,catapult,LUT,1870,catapult_fpga_area
Throughput,2.106930,catapult,FF,270,catapult_fpga_area
Throughput,2.106930,catapult,DSP,1,catapult_fpga_area
Throughput,2.106930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939023,catapult,CLB,540,catapult_fpga_area
Throughput,1.939023,catapult,LUT,2575,catapult_fpga_area
Throughput,1.939023,catapult,FF,278,catapult_fpga_area
Throughput,1.939023,catapult,DSP,1,catapult_fpga_area
Throughput,1.939023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871688,catapult,CLB,260,catapult_fpga_area
Throughput,1.871688,catapult,LUT,1405,catapult_fpga_area
Throughput,1.871688,catapult,FF,270,catapult_fpga_area
Throughput,1.871688,catapult,DSP,1,catapult_fpga_area
Throughput,1.871688,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930424,catapult,CLB,427,catapult_fpga_area
Throughput,1.930424,catapult,LUT,2251,catapult_fpga_area
Throughput,1.930424,catapult,FF,273,catapult_fpga_area
Throughput,1.930424,catapult,DSP,1,catapult_fpga_area
Throughput,1.930424,catapult,BRAM,0,catapult_fpga_area
Throughput,2.063450,catapult,CLB,312,catapult_fpga_area
Throughput,2.063450,catapult,LUT,1653,catapult_fpga_area
Throughput,2.063450,catapult,FF,270,catapult_fpga_area
Throughput,2.063450,catapult,DSP,1,catapult_fpga_area
Throughput,2.063450,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868715,catapult,CLB,457,catapult_fpga_area
Throughput,1.868715,catapult,LUT,2498,catapult_fpga_area
Throughput,1.868715,catapult,FF,272,catapult_fpga_area
Throughput,1.868715,catapult,DSP,1,catapult_fpga_area
Throughput,1.868715,catapult,BRAM,0,catapult_fpga_area
Throughput,2.023168,catapult,CLB,115,catapult_fpga_area
Throughput,2.023168,catapult,LUT,578,catapult_fpga_area
Throughput,2.023168,catapult,FF,335,catapult_fpga_area
Throughput,2.023168,catapult,DSP,1,catapult_fpga_area
Throughput,2.023168,catapult,BRAM,0,catapult_fpga_area
Throughput,2.079916,catapult,CLB,151,catapult_fpga_area
Throughput,2.079916,catapult,LUT,660,catapult_fpga_area
Throughput,2.079916,catapult,FF,337,catapult_fpga_area
Throughput,2.079916,catapult,DSP,1,catapult_fpga_area
Throughput,2.079916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935572,catapult,CLB,218,catapult_fpga_area
Throughput,1.935572,catapult,LUT,1009,catapult_fpga_area
Throughput,1.935572,catapult,FF,348,catapult_fpga_area
Throughput,1.935572,catapult,DSP,1,catapult_fpga_area
Throughput,1.935572,catapult,BRAM,0,catapult_fpga_area
Throughput,1.811463,catapult,CLB,124,catapult_fpga_area
Throughput,1.811463,catapult,LUT,583,catapult_fpga_area
Throughput,1.811463,catapult,FF,265,catapult_fpga_area
Throughput,1.811463,catapult,DSP,1,catapult_fpga_area
Throughput,1.811463,catapult,BRAM,0,catapult_fpga_area
Throughput,1.751426,catapult,CLB,168,catapult_fpga_area
Throughput,1.751426,catapult,LUT,854,catapult_fpga_area
Throughput,1.751426,catapult,FF,267,catapult_fpga_area
Throughput,1.751426,catapult,DSP,1,catapult_fpga_area
Throughput,1.751426,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842305,catapult,CLB,306,catapult_fpga_area
Throughput,1.842305,catapult,LUT,1144,catapult_fpga_area
Throughput,1.842305,catapult,FF,278,catapult_fpga_area
Throughput,1.842305,catapult,DSP,1,catapult_fpga_area
Throughput,1.842305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919631,catapult,CLB,164,catapult_fpga_area
Throughput,1.919631,catapult,LUT,859,catapult_fpga_area
Throughput,1.919631,catapult,FF,266,catapult_fpga_area
Throughput,1.919631,catapult,DSP,1,catapult_fpga_area
Throughput,1.919631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050525,catapult,CLB,207,catapult_fpga_area
Throughput,2.050525,catapult,LUT,1106,catapult_fpga_area
Throughput,2.050525,catapult,FF,270,catapult_fpga_area
Throughput,2.050525,catapult,DSP,1,catapult_fpga_area
Throughput,2.050525,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865954,catapult,CLB,388,catapult_fpga_area
Throughput,1.865954,catapult,LUT,1669,catapult_fpga_area
Throughput,1.865954,catapult,FF,281,catapult_fpga_area
Throughput,1.865954,catapult,DSP,1,catapult_fpga_area
Throughput,1.865954,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992777,catapult,CLB,244,catapult_fpga_area
Throughput,1.992777,catapult,LUT,1249,catapult_fpga_area
Throughput,1.992777,catapult,FF,267,catapult_fpga_area
Throughput,1.992777,catapult,DSP,1,catapult_fpga_area
Throughput,1.992777,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044804,catapult,CLB,322,catapult_fpga_area
Throughput,2.044804,catapult,LUT,1664,catapult_fpga_area
Throughput,2.044804,catapult,FF,269,catapult_fpga_area
Throughput,2.044804,catapult,DSP,1,catapult_fpga_area
Throughput,2.044804,catapult,BRAM,0,catapult_fpga_area
Throughput,2.018438,catapult,CLB,578,catapult_fpga_area
Throughput,2.018438,catapult,LUT,2531,catapult_fpga_area
Throughput,2.018438,catapult,FF,286,catapult_fpga_area
Throughput,2.018438,catapult,DSP,1,catapult_fpga_area
Throughput,2.018438,catapult,BRAM,0,catapult_fpga_area
Throughput,1.819013,catapult,CLB,133,catapult_fpga_area
Throughput,1.819013,catapult,LUT,661,catapult_fpga_area
Throughput,1.819013,catapult,FF,265,catapult_fpga_area
Throughput,1.819013,catapult,DSP,1,catapult_fpga_area
Throughput,1.819013,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888242,catapult,CLB,179,catapult_fpga_area
Throughput,1.888242,catapult,LUT,829,catapult_fpga_area
Throughput,1.888242,catapult,FF,267,catapult_fpga_area
Throughput,1.888242,catapult,DSP,1,catapult_fpga_area
Throughput,1.888242,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865872,catapult,CLB,242,catapult_fpga_area
Throughput,1.865872,catapult,LUT,1181,catapult_fpga_area
Throughput,1.865872,catapult,FF,276,catapult_fpga_area
Throughput,1.865872,catapult,DSP,1,catapult_fpga_area
Throughput,1.865872,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889392,catapult,CLB,173,catapult_fpga_area
Throughput,1.889392,catapult,LUT,904,catapult_fpga_area
Throughput,1.889392,catapult,FF,266,catapult_fpga_area
Throughput,1.889392,catapult,DSP,1,catapult_fpga_area
Throughput,1.889392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938598,catapult,CLB,225,catapult_fpga_area
Throughput,1.938598,catapult,LUT,1174,catapult_fpga_area
Throughput,1.938598,catapult,FF,269,catapult_fpga_area
Throughput,1.938598,catapult,DSP,1,catapult_fpga_area
Throughput,1.938598,catapult,BRAM,0,catapult_fpga_area
Throughput,1.917409,catapult,CLB,420,catapult_fpga_area
Throughput,1.917409,catapult,LUT,1784,catapult_fpga_area
Throughput,1.917409,catapult,FF,281,catapult_fpga_area
Throughput,1.917409,catapult,DSP,1,catapult_fpga_area
Throughput,1.917409,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006029,catapult,CLB,252,catapult_fpga_area
Throughput,2.006029,catapult,LUT,1306,catapult_fpga_area
Throughput,2.006029,catapult,FF,267,catapult_fpga_area
Throughput,2.006029,catapult,DSP,1,catapult_fpga_area
Throughput,2.006029,catapult,BRAM,0,catapult_fpga_area
Throughput,1.949528,catapult,CLB,371,catapult_fpga_area
Throughput,1.949528,catapult,LUT,1719,catapult_fpga_area
Throughput,1.949528,catapult,FF,269,catapult_fpga_area
Throughput,1.949528,catapult,DSP,1,catapult_fpga_area
Throughput,1.949528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.079010,catapult,CLB,508,catapult_fpga_area
Throughput,2.079010,catapult,LUT,2506,catapult_fpga_area
Throughput,2.079010,catapult,FF,284,catapult_fpga_area
Throughput,2.079010,catapult,DSP,1,catapult_fpga_area
Throughput,2.079010,catapult,BRAM,0,catapult_fpga_area
Throughput,1.844915,catapult,CLB,199,catapult_fpga_area
Throughput,1.844915,catapult,LUT,965,catapult_fpga_area
Throughput,1.844915,catapult,FF,266,catapult_fpga_area
Throughput,1.844915,catapult,DSP,1,catapult_fpga_area
Throughput,1.844915,catapult,BRAM,0,catapult_fpga_area
Throughput,2.143963,catapult,CLB,265,catapult_fpga_area
Throughput,2.143963,catapult,LUT,1272,catapult_fpga_area
Throughput,2.143963,catapult,FF,270,catapult_fpga_area
Throughput,2.143963,catapult,DSP,1,catapult_fpga_area
Throughput,2.143963,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012570,catapult,CLB,394,catapult_fpga_area
Throughput,2.012570,catapult,LUT,1781,catapult_fpga_area
Throughput,2.012570,catapult,FF,279,catapult_fpga_area
Throughput,2.012570,catapult,DSP,1,catapult_fpga_area
Throughput,2.012570,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080331,catapult,CLB,300,catapult_fpga_area
Throughput,2.080331,catapult,LUT,1501,catapult_fpga_area
Throughput,2.080331,catapult,FF,267,catapult_fpga_area
Throughput,2.080331,catapult,DSP,1,catapult_fpga_area
Throughput,2.080331,catapult,BRAM,0,catapult_fpga_area
Throughput,2.014880,catapult,CLB,348,catapult_fpga_area
Throughput,2.014880,catapult,LUT,1757,catapult_fpga_area
Throughput,2.014880,catapult,FF,271,catapult_fpga_area
Throughput,2.014880,catapult,DSP,1,catapult_fpga_area
Throughput,2.014880,catapult,BRAM,0,catapult_fpga_area
Throughput,2.056317,catapult,CLB,587,catapult_fpga_area
Throughput,2.056317,catapult,LUT,2828,catapult_fpga_area
Throughput,2.056317,catapult,FF,280,catapult_fpga_area
Throughput,2.056317,catapult,DSP,1,catapult_fpga_area
Throughput,2.056317,catapult,BRAM,0,catapult_fpga_area
Throughput,2.200711,catapult,CLB,293,catapult_fpga_area
Throughput,2.200711,catapult,LUT,1570,catapult_fpga_area
Throughput,2.200711,catapult,FF,267,catapult_fpga_area
Throughput,2.200711,catapult,DSP,1,catapult_fpga_area
Throughput,2.200711,catapult,BRAM,0,catapult_fpga_area
Throughput,2.138076,catapult,CLB,560,catapult_fpga_area
Throughput,2.138076,catapult,LUT,3114,catapult_fpga_area
Throughput,2.138076,catapult,FF,273,catapult_fpga_area
Throughput,2.138076,catapult,DSP,1,catapult_fpga_area
Throughput,2.138076,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015631,catapult,CLB,523,catapult_fpga_area
Throughput,2.015631,catapult,LUT,2810,catapult_fpga_area
Throughput,2.015631,catapult,FF,284,catapult_fpga_area
Throughput,2.015631,catapult,DSP,1,catapult_fpga_area
Throughput,2.015631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.000198,catapult,CLB,167,catapult_fpga_area
Throughput,2.000198,catapult,LUT,747,catapult_fpga_area
Throughput,2.000198,catapult,FF,503,catapult_fpga_area
Throughput,2.000198,catapult,DSP,1,catapult_fpga_area
Throughput,2.000198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053352,catapult,CLB,175,catapult_fpga_area
Throughput,2.053352,catapult,LUT,938,catapult_fpga_area
Throughput,2.053352,catapult,FF,505,catapult_fpga_area
Throughput,2.053352,catapult,DSP,1,catapult_fpga_area
Throughput,2.053352,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004647,catapult,CLB,252,catapult_fpga_area
Throughput,2.004647,catapult,LUT,1089,catapult_fpga_area
Throughput,2.004647,catapult,FF,361,catapult_fpga_area
Throughput,2.004647,catapult,DSP,1,catapult_fpga_area
Throughput,2.004647,catapult,BRAM,0,catapult_fpga_area
Throughput,2.021458,catapult,CLB,216,catapult_fpga_area
Throughput,2.021458,catapult,LUT,1008,catapult_fpga_area
Throughput,2.021458,catapult,FF,568,catapult_fpga_area
Throughput,2.021458,catapult,DSP,1,catapult_fpga_area
Throughput,2.021458,catapult,BRAM,0,catapult_fpga_area
Throughput,1.862017,catapult,CLB,279,catapult_fpga_area
Throughput,1.862017,catapult,LUT,1410,catapult_fpga_area
Throughput,1.862017,catapult,FF,572,catapult_fpga_area
Throughput,1.862017,catapult,DSP,1,catapult_fpga_area
Throughput,1.862017,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833219,catapult,CLB,341,catapult_fpga_area
Throughput,1.833219,catapult,LUT,1596,catapult_fpga_area
Throughput,1.833219,catapult,FF,274,catapult_fpga_area
Throughput,1.833219,catapult,DSP,1,catapult_fpga_area
Throughput,1.833219,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968173,catapult,CLB,398,catapult_fpga_area
Throughput,1.968173,catapult,LUT,1637,catapult_fpga_area
Throughput,1.968173,catapult,FF,880,catapult_fpga_area
Throughput,1.968173,catapult,DSP,1,catapult_fpga_area
Throughput,1.968173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004460,catapult,CLB,437,catapult_fpga_area
Throughput,2.004460,catapult,LUT,2291,catapult_fpga_area
Throughput,2.004460,catapult,FF,882,catapult_fpga_area
Throughput,2.004460,catapult,DSP,1,catapult_fpga_area
Throughput,2.004460,catapult,BRAM,0,catapult_fpga_area
Throughput,1.970280,catapult,CLB,505,catapult_fpga_area
Throughput,1.970280,catapult,LUT,2413,catapult_fpga_area
Throughput,1.970280,catapult,FF,289,catapult_fpga_area
Throughput,1.970280,catapult,DSP,1,catapult_fpga_area
Throughput,1.970280,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061511,catapult,CLB,678,catapult_fpga_area
Throughput,2.061511,catapult,LUT,2861,catapult_fpga_area
Throughput,2.061511,catapult,FF,1504,catapult_fpga_area
Throughput,2.061511,catapult,DSP,1,catapult_fpga_area
Throughput,2.061511,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976064,catapult,CLB,750,catapult_fpga_area
Throughput,1.976064,catapult,LUT,3975,catapult_fpga_area
Throughput,1.976064,catapult,FF,1501,catapult_fpga_area
Throughput,1.976064,catapult,DSP,1,catapult_fpga_area
Throughput,1.976064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915431,catapult,CLB,865,catapult_fpga_area
Throughput,1.915431,catapult,LUT,4137,catapult_fpga_area
Throughput,1.915431,catapult,FF,308,catapult_fpga_area
Throughput,1.915431,catapult,DSP,1,catapult_fpga_area
Throughput,1.915431,catapult,BRAM,0,catapult_fpga_area
Throughput,1.770720,catapult,CLB,214,catapult_fpga_area
Throughput,1.770720,catapult,LUT,1051,catapult_fpga_area
Throughput,1.770720,catapult,FF,568,catapult_fpga_area
Throughput,1.770720,catapult,DSP,1,catapult_fpga_area
Throughput,1.770720,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924095,catapult,CLB,279,catapult_fpga_area
Throughput,1.924095,catapult,LUT,1422,catapult_fpga_area
Throughput,1.924095,catapult,FF,572,catapult_fpga_area
Throughput,1.924095,catapult,DSP,1,catapult_fpga_area
Throughput,1.924095,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952194,catapult,CLB,321,catapult_fpga_area
Throughput,1.952194,catapult,LUT,1509,catapult_fpga_area
Throughput,1.952194,catapult,FF,275,catapult_fpga_area
Throughput,1.952194,catapult,DSP,1,catapult_fpga_area
Throughput,1.952194,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904159,catapult,CLB,369,catapult_fpga_area
Throughput,1.904159,catapult,LUT,1702,catapult_fpga_area
Throughput,1.904159,catapult,FF,879,catapult_fpga_area
Throughput,1.904159,catapult,DSP,1,catapult_fpga_area
Throughput,1.904159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985635,catapult,CLB,453,catapult_fpga_area
Throughput,1.985635,catapult,LUT,2348,catapult_fpga_area
Throughput,1.985635,catapult,FF,879,catapult_fpga_area
Throughput,1.985635,catapult,DSP,1,catapult_fpga_area
Throughput,1.985635,catapult,BRAM,0,catapult_fpga_area
Throughput,2.081248,catapult,CLB,659,catapult_fpga_area
Throughput,2.081248,catapult,LUT,2967,catapult_fpga_area
Throughput,2.081248,catapult,FF,1502,catapult_fpga_area
Throughput,2.081248,catapult,DSP,1,catapult_fpga_area
Throughput,2.081248,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980346,catapult,CLB,808,catapult_fpga_area
Throughput,1.980346,catapult,LUT,4323,catapult_fpga_area
Throughput,1.980346,catapult,FF,1503,catapult_fpga_area
Throughput,1.980346,catapult,DSP,1,catapult_fpga_area
Throughput,1.980346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.937035,catapult,CLB,840,catapult_fpga_area
Throughput,1.937035,catapult,LUT,4380,catapult_fpga_area
Throughput,1.937035,catapult,FF,307,catapult_fpga_area
Throughput,1.937035,catapult,DSP,1,catapult_fpga_area
Throughput,1.937035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868130,catapult,CLB,373,catapult_fpga_area
Throughput,1.868130,catapult,LUT,1603,catapult_fpga_area
Throughput,1.868130,catapult,FF,877,catapult_fpga_area
Throughput,1.868130,catapult,DSP,1,catapult_fpga_area
Throughput,1.868130,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046560,catapult,CLB,448,catapult_fpga_area
Throughput,2.046560,catapult,LUT,2422,catapult_fpga_area
Throughput,2.046560,catapult,FF,883,catapult_fpga_area
Throughput,2.046560,catapult,DSP,1,catapult_fpga_area
Throughput,2.046560,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991254,catapult,CLB,656,catapult_fpga_area
Throughput,1.991254,catapult,LUT,2888,catapult_fpga_area
Throughput,1.991254,catapult,FF,1499,catapult_fpga_area
Throughput,1.991254,catapult,DSP,1,catapult_fpga_area
Throughput,1.991254,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083968,catapult,CLB,739,catapult_fpga_area
Throughput,2.083968,catapult,LUT,4151,catapult_fpga_area
Throughput,2.083968,catapult,FF,1501,catapult_fpga_area
Throughput,2.083968,catapult,DSP,1,catapult_fpga_area
Throughput,2.083968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.059385,catapult,CLB,817,catapult_fpga_area
Throughput,2.059385,catapult,LUT,4111,catapult_fpga_area
Throughput,2.059385,catapult,FF,297,catapult_fpga_area
Throughput,2.059385,catapult,DSP,1,catapult_fpga_area
Throughput,2.059385,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926904,catapult,CLB,560,catapult_fpga_area
Throughput,1.926904,catapult,LUT,2519,catapult_fpga_area
Throughput,1.926904,catapult,FF,1496,catapult_fpga_area
Throughput,1.926904,catapult,DSP,1,catapult_fpga_area
Throughput,1.926904,catapult,BRAM,0,catapult_fpga_area
Throughput,2.051945,catapult,CLB,820,catapult_fpga_area
Throughput,2.051945,catapult,LUT,4640,catapult_fpga_area
Throughput,2.051945,catapult,FF,1500,catapult_fpga_area
Throughput,2.051945,catapult,DSP,1,catapult_fpga_area
Throughput,2.051945,catapult,BRAM,0,catapult_fpga_area
Throughput,2.121023,catapult,CLB,751,catapult_fpga_area
Throughput,2.121023,catapult,LUT,3638,catapult_fpga_area
Throughput,2.121023,catapult,FF,297,catapult_fpga_area
Throughput,2.121023,catapult,DSP,1,catapult_fpga_area
Throughput,2.121023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836485,catapult,CLB,168,catapult_fpga_area
Throughput,1.836485,catapult,LUT,841,catapult_fpga_area
Throughput,1.836485,catapult,FF,264,catapult_fpga_area
Throughput,1.836485,catapult,DSP,1,catapult_fpga_area
Throughput,1.836485,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987605,catapult,CLB,243,catapult_fpga_area
Throughput,1.987605,catapult,LUT,1014,catapult_fpga_area
Throughput,1.987605,catapult,FF,266,catapult_fpga_area
Throughput,1.987605,catapult,DSP,1,catapult_fpga_area
Throughput,1.987605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.796901,catapult,CLB,349,catapult_fpga_area
Throughput,1.796901,catapult,LUT,1534,catapult_fpga_area
Throughput,1.796901,catapult,FF,273,catapult_fpga_area
Throughput,1.796901,catapult,DSP,1,catapult_fpga_area
Throughput,1.796901,catapult,BRAM,0,catapult_fpga_area
Throughput,1.921903,catapult,CLB,208,catapult_fpga_area
Throughput,1.921903,catapult,LUT,1127,catapult_fpga_area
Throughput,1.921903,catapult,FF,268,catapult_fpga_area
Throughput,1.921903,catapult,DSP,1,catapult_fpga_area
Throughput,1.921903,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925861,catapult,CLB,260,catapult_fpga_area
Throughput,1.925861,catapult,LUT,1316,catapult_fpga_area
Throughput,1.925861,catapult,FF,276,catapult_fpga_area
Throughput,1.925861,catapult,DSP,1,catapult_fpga_area
Throughput,1.925861,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979642,catapult,CLB,451,catapult_fpga_area
Throughput,1.979642,catapult,LUT,2033,catapult_fpga_area
Throughput,1.979642,catapult,FF,282,catapult_fpga_area
Throughput,1.979642,catapult,DSP,1,catapult_fpga_area
Throughput,1.979642,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061449,catapult,CLB,377,catapult_fpga_area
Throughput,2.061449,catapult,LUT,1963,catapult_fpga_area
Throughput,2.061449,catapult,FF,284,catapult_fpga_area
Throughput,2.061449,catapult,DSP,1,catapult_fpga_area
Throughput,2.061449,catapult,BRAM,0,catapult_fpga_area
Throughput,2.139902,catapult,CLB,409,catapult_fpga_area
Throughput,2.139902,catapult,LUT,1935,catapult_fpga_area
Throughput,2.139902,catapult,FF,285,catapult_fpga_area
Throughput,2.139902,catapult,DSP,1,catapult_fpga_area
Throughput,2.139902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891039,catapult,CLB,598,catapult_fpga_area
Throughput,1.891039,catapult,LUT,3125,catapult_fpga_area
Throughput,1.891039,catapult,FF,298,catapult_fpga_area
Throughput,1.891039,catapult,DSP,1,catapult_fpga_area
Throughput,1.891039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022500,catapult,CLB,485,catapult_fpga_area
Throughput,2.022500,catapult,LUT,2583,catapult_fpga_area
Throughput,2.022500,catapult,FF,285,catapult_fpga_area
Throughput,2.022500,catapult,DSP,1,catapult_fpga_area
Throughput,2.022500,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046245,catapult,CLB,661,catapult_fpga_area
Throughput,2.046245,catapult,LUT,3110,catapult_fpga_area
Throughput,2.046245,catapult,FF,289,catapult_fpga_area
Throughput,2.046245,catapult,DSP,1,catapult_fpga_area
Throughput,2.046245,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939171,catapult,CLB,281,catapult_fpga_area
Throughput,1.939171,catapult,LUT,1410,catapult_fpga_area
Throughput,1.939171,catapult,FF,272,catapult_fpga_area
Throughput,1.939171,catapult,DSP,1,catapult_fpga_area
Throughput,1.939171,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975030,catapult,CLB,279,catapult_fpga_area
Throughput,1.975030,catapult,LUT,1460,catapult_fpga_area
Throughput,1.975030,catapult,FF,275,catapult_fpga_area
Throughput,1.975030,catapult,DSP,1,catapult_fpga_area
Throughput,1.975030,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007862,catapult,CLB,420,catapult_fpga_area
Throughput,2.007862,catapult,LUT,2022,catapult_fpga_area
Throughput,2.007862,catapult,FF,282,catapult_fpga_area
Throughput,2.007862,catapult,DSP,1,catapult_fpga_area
Throughput,2.007862,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052280,catapult,CLB,354,catapult_fpga_area
Throughput,2.052280,catapult,LUT,1916,catapult_fpga_area
Throughput,2.052280,catapult,FF,282,catapult_fpga_area
Throughput,2.052280,catapult,DSP,1,catapult_fpga_area
Throughput,2.052280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919341,catapult,CLB,538,catapult_fpga_area
Throughput,1.919341,catapult,LUT,2440,catapult_fpga_area
Throughput,1.919341,catapult,FF,286,catapult_fpga_area
Throughput,1.919341,catapult,DSP,1,catapult_fpga_area
Throughput,1.919341,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030628,catapult,CLB,671,catapult_fpga_area
Throughput,2.030628,catapult,LUT,3122,catapult_fpga_area
Throughput,2.030628,catapult,FF,293,catapult_fpga_area
Throughput,2.030628,catapult,DSP,1,catapult_fpga_area
Throughput,2.030628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086823,catapult,CLB,660,catapult_fpga_area
Throughput,2.086823,catapult,LUT,3706,catapult_fpga_area
Throughput,2.086823,catapult,FF,301,catapult_fpga_area
Throughput,2.086823,catapult,DSP,1,catapult_fpga_area
Throughput,2.086823,catapult,BRAM,0,catapult_fpga_area
Throughput,2.201359,catapult,CLB,356,catapult_fpga_area
Throughput,2.201359,catapult,LUT,1917,catapult_fpga_area
Throughput,2.201359,catapult,FF,283,catapult_fpga_area
Throughput,2.201359,catapult,DSP,1,catapult_fpga_area
Throughput,2.201359,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986439,catapult,CLB,467,catapult_fpga_area
Throughput,1.986439,catapult,LUT,2291,catapult_fpga_area
Throughput,1.986439,catapult,FF,283,catapult_fpga_area
Throughput,1.986439,catapult,DSP,1,catapult_fpga_area
Throughput,1.986439,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,691,catapult_fpga_area
Throughput,2.019503,catapult,LUT,3365,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,1,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924917,catapult,CLB,147,catapult_fpga_area
Throughput,1.924917,catapult,LUT,736,catapult_fpga_area
Throughput,1.924917,catapult,FF,263,catapult_fpga_area
Throughput,1.924917,catapult,DSP,1,catapult_fpga_area
Throughput,1.924917,catapult,BRAM,0,catapult_fpga_area
Throughput,1.775049,catapult,CLB,218,catapult_fpga_area
Throughput,1.775049,catapult,LUT,1125,catapult_fpga_area
Throughput,1.775049,catapult,FF,265,catapult_fpga_area
Throughput,1.775049,catapult,DSP,1,catapult_fpga_area
Throughput,1.775049,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963309,catapult,CLB,384,catapult_fpga_area
Throughput,1.963309,catapult,LUT,1665,catapult_fpga_area
Throughput,1.963309,catapult,FF,272,catapult_fpga_area
Throughput,1.963309,catapult,DSP,1,catapult_fpga_area
Throughput,1.963309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972280,catapult,CLB,195,catapult_fpga_area
Throughput,1.972280,catapult,LUT,1032,catapult_fpga_area
Throughput,1.972280,catapult,FF,264,catapult_fpga_area
Throughput,1.972280,catapult,DSP,1,catapult_fpga_area
Throughput,1.972280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885564,catapult,CLB,258,catapult_fpga_area
Throughput,1.885564,catapult,LUT,1456,catapult_fpga_area
Throughput,1.885564,catapult,FF,268,catapult_fpga_area
Throughput,1.885564,catapult,DSP,1,catapult_fpga_area
Throughput,1.885564,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078968,catapult,CLB,294,catapult_fpga_area
Throughput,2.078968,catapult,LUT,1623,catapult_fpga_area
Throughput,2.078968,catapult,FF,265,catapult_fpga_area
Throughput,2.078968,catapult,DSP,1,catapult_fpga_area
Throughput,2.078968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027603,catapult,CLB,277,catapult_fpga_area
Throughput,2.027603,catapult,LUT,1316,catapult_fpga_area
Throughput,2.027603,catapult,FF,264,catapult_fpga_area
Throughput,2.027603,catapult,DSP,1,catapult_fpga_area
Throughput,2.027603,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045411,catapult,CLB,386,catapult_fpga_area
Throughput,2.045411,catapult,LUT,1914,catapult_fpga_area
Throughput,2.045411,catapult,FF,269,catapult_fpga_area
Throughput,2.045411,catapult,DSP,1,catapult_fpga_area
Throughput,2.045411,catapult,BRAM,0,catapult_fpga_area
Throughput,2.087735,catapult,CLB,545,catapult_fpga_area
Throughput,2.087735,catapult,LUT,2710,catapult_fpga_area
Throughput,2.087735,catapult,FF,283,catapult_fpga_area
Throughput,2.087735,catapult,DSP,1,catapult_fpga_area
Throughput,2.087735,catapult,BRAM,0,catapult_fpga_area
Throughput,2.187336,catapult,CLB,348,catapult_fpga_area
Throughput,2.187336,catapult,LUT,1859,catapult_fpga_area
Throughput,2.187336,catapult,FF,265,catapult_fpga_area
Throughput,2.187336,catapult,DSP,1,catapult_fpga_area
Throughput,2.187336,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032228,catapult,CLB,364,catapult_fpga_area
Throughput,2.032228,catapult,LUT,1961,catapult_fpga_area
Throughput,2.032228,catapult,FF,265,catapult_fpga_area
Throughput,2.032228,catapult,DSP,1,catapult_fpga_area
Throughput,2.032228,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049573,catapult,CLB,552,catapult_fpga_area
Throughput,2.049573,catapult,LUT,2761,catapult_fpga_area
Throughput,2.049573,catapult,FF,274,catapult_fpga_area
Throughput,2.049573,catapult,DSP,1,catapult_fpga_area
Throughput,2.049573,catapult,BRAM,0,catapult_fpga_area
Throughput,1.649372,catapult,CLB,91,catapult_fpga_area
Throughput,1.649372,catapult,LUT,382,catapult_fpga_area
Throughput,1.649372,catapult,FF,255,catapult_fpga_area
Throughput,1.649372,catapult,DSP,1,catapult_fpga_area
Throughput,1.649372,catapult,BRAM,0,catapult_fpga_area
Throughput,1.643472,catapult,CLB,114,catapult_fpga_area
Throughput,1.643472,catapult,LUT,414,catapult_fpga_area
Throughput,1.643472,catapult,FF,257,catapult_fpga_area
Throughput,1.643472,catapult,DSP,1,catapult_fpga_area
Throughput,1.643472,catapult,BRAM,0,catapult_fpga_area
Throughput,1.648192,catapult,CLB,189,catapult_fpga_area
Throughput,1.648192,catapult,LUT,575,catapult_fpga_area
Throughput,1.648192,catapult,FF,264,catapult_fpga_area
Throughput,1.648192,catapult,DSP,1,catapult_fpga_area
Throughput,1.648192,catapult,BRAM,0,catapult_fpga_area
Throughput,1.542724,catapult,CLB,76,catapult_fpga_area
Throughput,1.542724,catapult,LUT,357,catapult_fpga_area
Throughput,1.542724,catapult,FF,292,catapult_fpga_area
Throughput,1.542724,catapult,DSP,1,catapult_fpga_area
Throughput,1.542724,catapult,BRAM,0,catapult_fpga_area
Throughput,1.626726,catapult,CLB,119,catapult_fpga_area
Throughput,1.626726,catapult,LUT,442,catapult_fpga_area
Throughput,1.626726,catapult,FF,294,catapult_fpga_area
Throughput,1.626726,catapult,DSP,1,catapult_fpga_area
Throughput,1.626726,catapult,BRAM,0,catapult_fpga_area
Throughput,1.553106,catapult,CLB,132,catapult_fpga_area
Throughput,1.553106,catapult,LUT,567,catapult_fpga_area
Throughput,1.553106,catapult,FF,303,catapult_fpga_area
Throughput,1.553106,catapult,DSP,1,catapult_fpga_area
Throughput,1.553106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997993,catapult,CLB,116,catapult_fpga_area
Throughput,1.997993,catapult,LUT,564,catapult_fpga_area
Throughput,1.997993,catapult,FF,331,catapult_fpga_area
Throughput,1.997993,catapult,DSP,1,catapult_fpga_area
Throughput,1.997993,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038104,catapult,CLB,129,catapult_fpga_area
Throughput,2.038104,catapult,LUT,570,catapult_fpga_area
Throughput,2.038104,catapult,FF,333,catapult_fpga_area
Throughput,2.038104,catapult,DSP,1,catapult_fpga_area
Throughput,2.038104,catapult,BRAM,0,catapult_fpga_area
Throughput,1.956702,catapult,CLB,166,catapult_fpga_area
Throughput,1.956702,catapult,LUT,840,catapult_fpga_area
Throughput,1.956702,catapult,FF,340,catapult_fpga_area
Throughput,1.956702,catapult,DSP,1,catapult_fpga_area
Throughput,1.956702,catapult,BRAM,0,catapult_fpga_area
Throughput,1.830879,catapult,CLB,115,catapult_fpga_area
Throughput,1.830879,catapult,LUT,548,catapult_fpga_area
Throughput,1.830879,catapult,FF,263,catapult_fpga_area
Throughput,1.830879,catapult,DSP,1,catapult_fpga_area
Throughput,1.830879,catapult,BRAM,0,catapult_fpga_area
Throughput,1.873348,catapult,CLB,161,catapult_fpga_area
Throughput,1.873348,catapult,LUT,638,catapult_fpga_area
Throughput,1.873348,catapult,FF,265,catapult_fpga_area
Throughput,1.873348,catapult,DSP,1,catapult_fpga_area
Throughput,1.873348,catapult,BRAM,0,catapult_fpga_area
Throughput,1.929501,catapult,CLB,234,catapult_fpga_area
Throughput,1.929501,catapult,LUT,959,catapult_fpga_area
Throughput,1.929501,catapult,FF,272,catapult_fpga_area
Throughput,1.929501,catapult,DSP,1,catapult_fpga_area
Throughput,1.929501,catapult,BRAM,0,catapult_fpga_area
Throughput,1.554265,catapult,CLB,77,catapult_fpga_area
Throughput,1.554265,catapult,LUT,359,catapult_fpga_area
Throughput,1.554265,catapult,FF,293,catapult_fpga_area
Throughput,1.554265,catapult,DSP,1,catapult_fpga_area
Throughput,1.554265,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636627,catapult,CLB,102,catapult_fpga_area
Throughput,1.636627,catapult,LUT,452,catapult_fpga_area
Throughput,1.636627,catapult,FF,295,catapult_fpga_area
Throughput,1.636627,catapult,DSP,1,catapult_fpga_area
Throughput,1.636627,catapult,BRAM,0,catapult_fpga_area
Throughput,1.783652,catapult,CLB,141,catapult_fpga_area
Throughput,1.783652,catapult,LUT,595,catapult_fpga_area
Throughput,1.783652,catapult,FF,304,catapult_fpga_area
Throughput,1.783652,catapult,DSP,1,catapult_fpga_area
Throughput,1.783652,catapult,BRAM,0,catapult_fpga_area
Throughput,2.111156,catapult,CLB,118,catapult_fpga_area
Throughput,2.111156,catapult,LUT,543,catapult_fpga_area
Throughput,2.111156,catapult,FF,332,catapult_fpga_area
Throughput,2.111156,catapult,DSP,1,catapult_fpga_area
Throughput,2.111156,catapult,BRAM,0,catapult_fpga_area
Throughput,1.855845,catapult,CLB,138,catapult_fpga_area
Throughput,1.855845,catapult,LUT,654,catapult_fpga_area
Throughput,1.855845,catapult,FF,334,catapult_fpga_area
Throughput,1.855845,catapult,DSP,1,catapult_fpga_area
Throughput,1.855845,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136168,catapult,CLB,216,catapult_fpga_area
Throughput,2.136168,catapult,LUT,827,catapult_fpga_area
Throughput,2.136168,catapult,FF,341,catapult_fpga_area
Throughput,2.136168,catapult,DSP,1,catapult_fpga_area
Throughput,2.136168,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808055,catapult,CLB,136,catapult_fpga_area
Throughput,1.808055,catapult,LUT,637,catapult_fpga_area
Throughput,1.808055,catapult,FF,263,catapult_fpga_area
Throughput,1.808055,catapult,DSP,1,catapult_fpga_area
Throughput,1.808055,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050844,catapult,CLB,176,catapult_fpga_area
Throughput,2.050844,catapult,LUT,803,catapult_fpga_area
Throughput,2.050844,catapult,FF,265,catapult_fpga_area
Throughput,2.050844,catapult,DSP,1,catapult_fpga_area
Throughput,2.050844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.825987,catapult,CLB,230,catapult_fpga_area
Throughput,1.825987,catapult,LUT,1090,catapult_fpga_area
Throughput,1.825987,catapult,FF,272,catapult_fpga_area
Throughput,1.825987,catapult,DSP,1,catapult_fpga_area
Throughput,1.825987,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872639,catapult,CLB,150,catapult_fpga_area
Throughput,1.872639,catapult,LUT,749,catapult_fpga_area
Throughput,1.872639,catapult,FF,264,catapult_fpga_area
Throughput,1.872639,catapult,DSP,1,catapult_fpga_area
Throughput,1.872639,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977396,catapult,CLB,207,catapult_fpga_area
Throughput,1.977396,catapult,LUT,957,catapult_fpga_area
Throughput,1.977396,catapult,FF,266,catapult_fpga_area
Throughput,1.977396,catapult,DSP,1,catapult_fpga_area
Throughput,1.977396,catapult,BRAM,0,catapult_fpga_area
Throughput,2.065637,catapult,CLB,342,catapult_fpga_area
Throughput,2.065637,catapult,LUT,1392,catapult_fpga_area
Throughput,2.065637,catapult,FF,273,catapult_fpga_area
Throughput,2.065637,catapult,DSP,1,catapult_fpga_area
Throughput,2.065637,catapult,BRAM,0,catapult_fpga_area
Throughput,2.043010,catapult,CLB,106,catapult_fpga_area
Throughput,2.043010,catapult,LUT,562,catapult_fpga_area
Throughput,2.043010,catapult,FF,334,catapult_fpga_area
Throughput,2.043010,catapult,DSP,1,catapult_fpga_area
Throughput,2.043010,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971740,catapult,CLB,142,catapult_fpga_area
Throughput,1.971740,catapult,LUT,694,catapult_fpga_area
Throughput,1.971740,catapult,FF,336,catapult_fpga_area
Throughput,1.971740,catapult,DSP,1,catapult_fpga_area
Throughput,1.971740,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877106,catapult,CLB,181,catapult_fpga_area
Throughput,1.877106,catapult,LUT,874,catapult_fpga_area
Throughput,1.877106,catapult,FF,343,catapult_fpga_area
Throughput,1.877106,catapult,DSP,1,catapult_fpga_area
Throughput,1.877106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.763347,catapult,CLB,140,catapult_fpga_area
Throughput,1.763347,catapult,LUT,699,catapult_fpga_area
Throughput,1.763347,catapult,FF,263,catapult_fpga_area
Throughput,1.763347,catapult,DSP,1,catapult_fpga_area
Throughput,1.763347,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941499,catapult,CLB,186,catapult_fpga_area
Throughput,1.941499,catapult,LUT,833,catapult_fpga_area
Throughput,1.941499,catapult,FF,265,catapult_fpga_area
Throughput,1.941499,catapult,DSP,1,catapult_fpga_area
Throughput,1.941499,catapult,BRAM,0,catapult_fpga_area
Throughput,1.814787,catapult,CLB,299,catapult_fpga_area
Throughput,1.814787,catapult,LUT,1155,catapult_fpga_area
Throughput,1.814787,catapult,FF,272,catapult_fpga_area
Throughput,1.814787,catapult,DSP,1,catapult_fpga_area
Throughput,1.814787,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909747,catapult,CLB,172,catapult_fpga_area
Throughput,1.909747,catapult,LUT,902,catapult_fpga_area
Throughput,1.909747,catapult,FF,264,catapult_fpga_area
Throughput,1.909747,catapult,DSP,1,catapult_fpga_area
Throughput,1.909747,catapult,BRAM,0,catapult_fpga_area
Throughput,2.140739,catapult,CLB,250,catapult_fpga_area
Throughput,2.140739,catapult,LUT,1141,catapult_fpga_area
Throughput,2.140739,catapult,FF,266,catapult_fpga_area
Throughput,2.140739,catapult,DSP,1,catapult_fpga_area
Throughput,2.140739,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904321,catapult,CLB,318,catapult_fpga_area
Throughput,1.904321,catapult,LUT,1473,catapult_fpga_area
Throughput,1.904321,catapult,FF,275,catapult_fpga_area
Throughput,1.904321,catapult,DSP,1,catapult_fpga_area
Throughput,1.904321,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925961,catapult,CLB,229,catapult_fpga_area
Throughput,1.925961,catapult,LUT,1116,catapult_fpga_area
Throughput,1.925961,catapult,FF,265,catapult_fpga_area
Throughput,1.925961,catapult,DSP,1,catapult_fpga_area
Throughput,1.925961,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940353,catapult,CLB,293,catapult_fpga_area
Throughput,1.940353,catapult,LUT,1492,catapult_fpga_area
Throughput,1.940353,catapult,FF,269,catapult_fpga_area
Throughput,1.940353,catapult,DSP,1,catapult_fpga_area
Throughput,1.940353,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067523,catapult,CLB,472,catapult_fpga_area
Throughput,2.067523,catapult,LUT,2254,catapult_fpga_area
Throughput,2.067523,catapult,FF,279,catapult_fpga_area
Throughput,2.067523,catapult,DSP,1,catapult_fpga_area
Throughput,2.067523,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973392,catapult,CLB,143,catapult_fpga_area
Throughput,1.973392,catapult,LUT,677,catapult_fpga_area
Throughput,1.973392,catapult,FF,263,catapult_fpga_area
Throughput,1.973392,catapult,DSP,1,catapult_fpga_area
Throughput,1.973392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838402,catapult,CLB,156,catapult_fpga_area
Throughput,1.838402,catapult,LUT,829,catapult_fpga_area
Throughput,1.838402,catapult,FF,265,catapult_fpga_area
Throughput,1.838402,catapult,DSP,1,catapult_fpga_area
Throughput,1.838402,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999823,catapult,CLB,272,catapult_fpga_area
Throughput,1.999823,catapult,LUT,1076,catapult_fpga_area
Throughput,1.999823,catapult,FF,272,catapult_fpga_area
Throughput,1.999823,catapult,DSP,1,catapult_fpga_area
Throughput,1.999823,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984680,catapult,CLB,183,catapult_fpga_area
Throughput,1.984680,catapult,LUT,972,catapult_fpga_area
Throughput,1.984680,catapult,FF,264,catapult_fpga_area
Throughput,1.984680,catapult,DSP,1,catapult_fpga_area
Throughput,1.984680,catapult,BRAM,0,catapult_fpga_area
Throughput,2.072930,catapult,CLB,252,catapult_fpga_area
Throughput,2.072930,catapult,LUT,1216,catapult_fpga_area
Throughput,2.072930,catapult,FF,266,catapult_fpga_area
Throughput,2.072930,catapult,DSP,1,catapult_fpga_area
Throughput,2.072930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110448,catapult,CLB,394,catapult_fpga_area
Throughput,2.110448,catapult,LUT,1851,catapult_fpga_area
Throughput,2.110448,catapult,FF,278,catapult_fpga_area
Throughput,2.110448,catapult,DSP,1,catapult_fpga_area
Throughput,2.110448,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028900,catapult,CLB,253,catapult_fpga_area
Throughput,2.028900,catapult,LUT,1369,catapult_fpga_area
Throughput,2.028900,catapult,FF,265,catapult_fpga_area
Throughput,2.028900,catapult,DSP,1,catapult_fpga_area
Throughput,2.028900,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910455,catapult,CLB,368,catapult_fpga_area
Throughput,1.910455,catapult,LUT,1895,catapult_fpga_area
Throughput,1.910455,catapult,FF,270,catapult_fpga_area
Throughput,1.910455,catapult,DSP,1,catapult_fpga_area
Throughput,1.910455,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113133,catapult,CLB,501,catapult_fpga_area
Throughput,2.113133,catapult,LUT,2545,catapult_fpga_area
Throughput,2.113133,catapult,FF,280,catapult_fpga_area
Throughput,2.113133,catapult,DSP,1,catapult_fpga_area
Throughput,2.113133,catapult,BRAM,0,catapult_fpga_area
Throughput,1.650303,catapult,CLB,88,catapult_fpga_area
Throughput,1.650303,catapult,LUT,418,catapult_fpga_area
Throughput,1.650303,catapult,FF,304,catapult_fpga_area
Throughput,1.650303,catapult,DSP,1,catapult_fpga_area
Throughput,1.650303,catapult,BRAM,0,catapult_fpga_area
Throughput,1.607121,catapult,CLB,115,catapult_fpga_area
Throughput,1.607121,catapult,LUT,486,catapult_fpga_area
Throughput,1.607121,catapult,FF,306,catapult_fpga_area
Throughput,1.607121,catapult,DSP,1,catapult_fpga_area
Throughput,1.607121,catapult,BRAM,0,catapult_fpga_area
Throughput,1.671659,catapult,CLB,192,catapult_fpga_area
Throughput,1.671659,catapult,LUT,726,catapult_fpga_area
Throughput,1.671659,catapult,FF,298,catapult_fpga_area
Throughput,1.671659,catapult,DSP,1,catapult_fpga_area
Throughput,1.671659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.737832,catapult,CLB,104,catapult_fpga_area
Throughput,1.737832,catapult,LUT,490,catapult_fpga_area
Throughput,1.737832,catapult,FF,295,catapult_fpga_area
Throughput,1.737832,catapult,DSP,1,catapult_fpga_area
Throughput,1.737832,catapult,BRAM,0,catapult_fpga_area
Throughput,1.613467,catapult,CLB,162,catapult_fpga_area
Throughput,1.613467,catapult,LUT,615,catapult_fpga_area
Throughput,1.613467,catapult,FF,297,catapult_fpga_area
Throughput,1.613467,catapult,DSP,1,catapult_fpga_area
Throughput,1.613467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.609947,catapult,CLB,189,catapult_fpga_area
Throughput,1.609947,catapult,LUT,864,catapult_fpga_area
Throughput,1.609947,catapult,FF,266,catapult_fpga_area
Throughput,1.609947,catapult,DSP,1,catapult_fpga_area
Throughput,1.609947,catapult,BRAM,0,catapult_fpga_area
Throughput,1.974458,catapult,CLB,136,catapult_fpga_area
Throughput,1.974458,catapult,LUT,697,catapult_fpga_area
Throughput,1.974458,catapult,FF,449,catapult_fpga_area
Throughput,1.974458,catapult,DSP,1,catapult_fpga_area
Throughput,1.974458,catapult,BRAM,0,catapult_fpga_area
Throughput,2.088256,catapult,CLB,235,catapult_fpga_area
Throughput,2.088256,catapult,LUT,1114,catapult_fpga_area
Throughput,2.088256,catapult,FF,451,catapult_fpga_area
Throughput,2.088256,catapult,DSP,1,catapult_fpga_area
Throughput,2.088256,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067374,catapult,CLB,295,catapult_fpga_area
Throughput,2.067374,catapult,LUT,1196,catapult_fpga_area
Throughput,2.067374,catapult,FF,382,catapult_fpga_area
Throughput,2.067374,catapult,DSP,1,catapult_fpga_area
Throughput,2.067374,catapult,BRAM,0,catapult_fpga_area
Throughput,2.029761,catapult,CLB,193,catapult_fpga_area
Throughput,2.029761,catapult,LUT,958,catapult_fpga_area
Throughput,2.029761,catapult,FF,420,catapult_fpga_area
Throughput,2.029761,catapult,DSP,1,catapult_fpga_area
Throughput,2.029761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.947876,catapult,CLB,315,catapult_fpga_area
Throughput,1.947876,catapult,LUT,1548,catapult_fpga_area
Throughput,1.947876,catapult,FF,423,catapult_fpga_area
Throughput,1.947876,catapult,DSP,1,catapult_fpga_area
Throughput,1.947876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.874907,catapult,CLB,333,catapult_fpga_area
Throughput,1.874907,catapult,LUT,1602,catapult_fpga_area
Throughput,1.874907,catapult,FF,280,catapult_fpga_area
Throughput,1.874907,catapult,DSP,1,catapult_fpga_area
Throughput,1.874907,catapult,BRAM,0,catapult_fpga_area
Throughput,1.764124,catapult,CLB,108,catapult_fpga_area
Throughput,1.764124,catapult,LUT,529,catapult_fpga_area
Throughput,1.764124,catapult,FF,296,catapult_fpga_area
Throughput,1.764124,catapult,DSP,1,catapult_fpga_area
Throughput,1.764124,catapult,BRAM,0,catapult_fpga_area
Throughput,1.946708,catapult,CLB,145,catapult_fpga_area
Throughput,1.946708,catapult,LUT,642,catapult_fpga_area
Throughput,1.946708,catapult,FF,298,catapult_fpga_area
Throughput,1.946708,catapult,DSP,1,catapult_fpga_area
Throughput,1.946708,catapult,BRAM,0,catapult_fpga_area
Throughput,1.813173,catapult,CLB,196,catapult_fpga_area
Throughput,1.813173,catapult,LUT,888,catapult_fpga_area
Throughput,1.813173,catapult,FF,267,catapult_fpga_area
Throughput,1.813173,catapult,DSP,1,catapult_fpga_area
Throughput,1.813173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084881,catapult,CLB,135,catapult_fpga_area
Throughput,2.084881,catapult,LUT,726,catapult_fpga_area
Throughput,2.084881,catapult,FF,450,catapult_fpga_area
Throughput,2.084881,catapult,DSP,1,catapult_fpga_area
Throughput,2.084881,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148002,catapult,CLB,193,catapult_fpga_area
Throughput,2.148002,catapult,LUT,912,catapult_fpga_area
Throughput,2.148002,catapult,FF,452,catapult_fpga_area
Throughput,2.148002,catapult,DSP,1,catapult_fpga_area
Throughput,2.148002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973187,catapult,CLB,210,catapult_fpga_area
Throughput,1.973187,catapult,LUT,1135,catapult_fpga_area
Throughput,1.973187,catapult,FF,387,catapult_fpga_area
Throughput,1.973187,catapult,DSP,1,catapult_fpga_area
Throughput,1.973187,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004725,catapult,CLB,186,catapult_fpga_area
Throughput,2.004725,catapult,LUT,956,catapult_fpga_area
Throughput,2.004725,catapult,FF,421,catapult_fpga_area
Throughput,2.004725,catapult,DSP,1,catapult_fpga_area
Throughput,2.004725,catapult,BRAM,0,catapult_fpga_area
Throughput,1.857139,catapult,CLB,298,catapult_fpga_area
Throughput,1.857139,catapult,LUT,1449,catapult_fpga_area
Throughput,1.857139,catapult,FF,421,catapult_fpga_area
Throughput,1.857139,catapult,DSP,1,catapult_fpga_area
Throughput,1.857139,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854558,catapult,CLB,358,catapult_fpga_area
Throughput,1.854558,catapult,LUT,1628,catapult_fpga_area
Throughput,1.854558,catapult,FF,278,catapult_fpga_area
Throughput,1.854558,catapult,DSP,1,catapult_fpga_area
Throughput,1.854558,catapult,BRAM,0,catapult_fpga_area
Throughput,2.003716,catapult,CLB,321,catapult_fpga_area
Throughput,2.003716,catapult,LUT,1585,catapult_fpga_area
Throughput,2.003716,catapult,FF,588,catapult_fpga_area
Throughput,2.003716,catapult,DSP,1,catapult_fpga_area
Throughput,2.003716,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086305,catapult,CLB,651,catapult_fpga_area
Throughput,2.086305,catapult,LUT,3882,catapult_fpga_area
Throughput,2.086305,catapult,FF,658,catapult_fpga_area
Throughput,2.086305,catapult,DSP,1,catapult_fpga_area
Throughput,2.086305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988700,catapult,CLB,463,catapult_fpga_area
Throughput,1.988700,catapult,LUT,2297,catapult_fpga_area
Throughput,1.988700,catapult,FF,295,catapult_fpga_area
Throughput,1.988700,catapult,DSP,1,catapult_fpga_area
Throughput,1.988700,catapult,BRAM,0,catapult_fpga_area
Throughput,1.994583,catapult,CLB,141,catapult_fpga_area
Throughput,1.994583,catapult,LUT,705,catapult_fpga_area
Throughput,1.994583,catapult,FF,452,catapult_fpga_area
Throughput,1.994583,catapult,DSP,1,catapult_fpga_area
Throughput,1.994583,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995053,catapult,CLB,206,catapult_fpga_area
Throughput,1.995053,catapult,LUT,960,catapult_fpga_area
Throughput,1.995053,catapult,FF,454,catapult_fpga_area
Throughput,1.995053,catapult,DSP,1,catapult_fpga_area
Throughput,1.995053,catapult,BRAM,0,catapult_fpga_area
Throughput,2.067336,catapult,CLB,255,catapult_fpga_area
Throughput,2.067336,catapult,LUT,1113,catapult_fpga_area
Throughput,2.067336,catapult,FF,389,catapult_fpga_area
Throughput,2.067336,catapult,DSP,1,catapult_fpga_area
Throughput,2.067336,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905137,catapult,CLB,218,catapult_fpga_area
Throughput,1.905137,catapult,LUT,1071,catapult_fpga_area
Throughput,1.905137,catapult,FF,423,catapult_fpga_area
Throughput,1.905137,catapult,DSP,1,catapult_fpga_area
Throughput,1.905137,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060711,catapult,CLB,304,catapult_fpga_area
Throughput,2.060711,catapult,LUT,1501,catapult_fpga_area
Throughput,2.060711,catapult,FF,424,catapult_fpga_area
Throughput,2.060711,catapult,DSP,1,catapult_fpga_area
Throughput,2.060711,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893874,catapult,CLB,384,catapult_fpga_area
Throughput,1.893874,catapult,LUT,1670,catapult_fpga_area
Throughput,1.893874,catapult,FF,284,catapult_fpga_area
Throughput,1.893874,catapult,DSP,1,catapult_fpga_area
Throughput,1.893874,catapult,BRAM,0,catapult_fpga_area
Throughput,2.095528,catapult,CLB,329,catapult_fpga_area
Throughput,2.095528,catapult,LUT,1624,catapult_fpga_area
Throughput,2.095528,catapult,FF,583,catapult_fpga_area
Throughput,2.095528,catapult,DSP,1,catapult_fpga_area
Throughput,2.095528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.055640,catapult,CLB,589,catapult_fpga_area
Throughput,2.055640,catapult,LUT,3267,catapult_fpga_area
Throughput,2.055640,catapult,FF,660,catapult_fpga_area
Throughput,2.055640,catapult,DSP,1,catapult_fpga_area
Throughput,2.055640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045714,catapult,CLB,549,catapult_fpga_area
Throughput,2.045714,catapult,LUT,2586,catapult_fpga_area
Throughput,2.045714,catapult,FF,895,catapult_fpga_area
Throughput,2.045714,catapult,DSP,1,catapult_fpga_area
Throughput,2.045714,catapult,BRAM,0,catapult_fpga_area
Throughput,2.125018,catapult,CLB,728,catapult_fpga_area
Throughput,2.125018,catapult,LUT,4367,catapult_fpga_area
Throughput,2.125018,catapult,FF,903,catapult_fpga_area
Throughput,2.125018,catapult,DSP,1,catapult_fpga_area
Throughput,2.125018,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174759,catapult,CLB,756,catapult_fpga_area
Throughput,2.174759,catapult,LUT,3846,catapult_fpga_area
Throughput,2.174759,catapult,FF,307,catapult_fpga_area
Throughput,2.174759,catapult,DSP,1,catapult_fpga_area
Throughput,2.174759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963605,catapult,CLB,192,catapult_fpga_area
Throughput,1.963605,catapult,LUT,957,catapult_fpga_area
Throughput,1.963605,catapult,FF,418,catapult_fpga_area
Throughput,1.963605,catapult,DSP,1,catapult_fpga_area
Throughput,1.963605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924412,catapult,CLB,245,catapult_fpga_area
Throughput,1.924412,catapult,LUT,1270,catapult_fpga_area
Throughput,1.924412,catapult,FF,421,catapult_fpga_area
Throughput,1.924412,catapult,DSP,1,catapult_fpga_area
Throughput,1.924412,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885924,catapult,CLB,342,catapult_fpga_area
Throughput,1.885924,catapult,LUT,1587,catapult_fpga_area
Throughput,1.885924,catapult,FF,281,catapult_fpga_area
Throughput,1.885924,catapult,DSP,1,catapult_fpga_area
Throughput,1.885924,catapult,BRAM,0,catapult_fpga_area
Throughput,1.945262,catapult,CLB,346,catapult_fpga_area
Throughput,1.945262,catapult,LUT,1730,catapult_fpga_area
Throughput,1.945262,catapult,FF,589,catapult_fpga_area
Throughput,1.945262,catapult,DSP,1,catapult_fpga_area
Throughput,1.945262,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044051,catapult,CLB,526,catapult_fpga_area
Throughput,2.044051,catapult,LUT,2893,catapult_fpga_area
Throughput,2.044051,catapult,FF,603,catapult_fpga_area
Throughput,2.044051,catapult,DSP,1,catapult_fpga_area
Throughput,2.044051,catapult,BRAM,0,catapult_fpga_area
Throughput,2.117731,catapult,CLB,550,catapult_fpga_area
Throughput,2.117731,catapult,LUT,2747,catapult_fpga_area
Throughput,2.117731,catapult,FF,301,catapult_fpga_area
Throughput,2.117731,catapult,DSP,1,catapult_fpga_area
Throughput,2.117731,catapult,BRAM,0,catapult_fpga_area
Throughput,2.011059,catapult,CLB,507,catapult_fpga_area
Throughput,2.011059,catapult,LUT,2777,catapult_fpga_area
Throughput,2.011059,catapult,FF,903,catapult_fpga_area
Throughput,2.011059,catapult,DSP,1,catapult_fpga_area
Throughput,2.011059,catapult,BRAM,0,catapult_fpga_area
Throughput,2.110075,catapult,CLB,880,catapult_fpga_area
Throughput,2.110075,catapult,LUT,5207,catapult_fpga_area
Throughput,2.110075,catapult,FF,975,catapult_fpga_area
Throughput,2.110075,catapult,DSP,1,catapult_fpga_area
Throughput,2.110075,catapult,BRAM,0,catapult_fpga_area
Throughput,2.157002,catapult,CLB,719,catapult_fpga_area
Throughput,2.157002,catapult,LUT,3896,catapult_fpga_area
Throughput,2.157002,catapult,FF,313,catapult_fpga_area
Throughput,2.157002,catapult,DSP,1,catapult_fpga_area
Throughput,2.157002,catapult,BRAM,0,catapult_fpga_area
Throughput,1.773875,catapult,CLB,145,catapult_fpga_area
Throughput,1.773875,catapult,LUT,620,catapult_fpga_area
Throughput,1.773875,catapult,FF,305,catapult_fpga_area
Throughput,1.773875,catapult,DSP,1,catapult_fpga_area
Throughput,1.773875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.483325,catapult,CLB,218,catapult_fpga_area
Throughput,1.483325,catapult,LUT,871,catapult_fpga_area
Throughput,1.483325,catapult,FF,312,catapult_fpga_area
Throughput,1.483325,catapult,DSP,1,catapult_fpga_area
Throughput,1.483325,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086070,catapult,CLB,147,catapult_fpga_area
Throughput,2.086070,catapult,LUT,747,catapult_fpga_area
Throughput,2.086070,catapult,FF,351,catapult_fpga_area
Throughput,2.086070,catapult,DSP,1,catapult_fpga_area
Throughput,2.086070,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957033,catapult,CLB,192,catapult_fpga_area
Throughput,1.957033,catapult,LUT,945,catapult_fpga_area
Throughput,1.957033,catapult,FF,358,catapult_fpga_area
Throughput,1.957033,catapult,DSP,1,catapult_fpga_area
Throughput,1.957033,catapult,BRAM,0,catapult_fpga_area
Throughput,2.307978,catapult,CLB,297,catapult_fpga_area
Throughput,2.307978,catapult,LUT,1317,catapult_fpga_area
Throughput,2.307978,catapult,FF,366,catapult_fpga_area
Throughput,2.307978,catapult,DSP,1,catapult_fpga_area
Throughput,2.307978,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820867,catapult,CLB,194,catapult_fpga_area
Throughput,1.820867,catapult,LUT,959,catapult_fpga_area
Throughput,1.820867,catapult,FF,265,catapult_fpga_area
Throughput,1.820867,catapult,DSP,1,catapult_fpga_area
Throughput,1.820867,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871965,catapult,CLB,243,catapult_fpga_area
Throughput,1.871965,catapult,LUT,1145,catapult_fpga_area
Throughput,1.871965,catapult,FF,267,catapult_fpga_area
Throughput,1.871965,catapult,DSP,1,catapult_fpga_area
Throughput,1.871965,catapult,BRAM,0,catapult_fpga_area
Throughput,1.953395,catapult,CLB,349,catapult_fpga_area
Throughput,1.953395,catapult,LUT,1608,catapult_fpga_area
Throughput,1.953395,catapult,FF,274,catapult_fpga_area
Throughput,1.953395,catapult,DSP,1,catapult_fpga_area
Throughput,1.953395,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032888,catapult,CLB,260,catapult_fpga_area
Throughput,2.032888,catapult,LUT,1310,catapult_fpga_area
Throughput,2.032888,catapult,FF,266,catapult_fpga_area
Throughput,2.032888,catapult,DSP,1,catapult_fpga_area
Throughput,2.032888,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906663,catapult,CLB,324,catapult_fpga_area
Throughput,1.906663,catapult,LUT,1645,catapult_fpga_area
Throughput,1.906663,catapult,FF,268,catapult_fpga_area
Throughput,1.906663,catapult,DSP,1,catapult_fpga_area
Throughput,1.906663,catapult,BRAM,0,catapult_fpga_area
Throughput,1.890564,catapult,CLB,469,catapult_fpga_area
Throughput,1.890564,catapult,LUT,2392,catapult_fpga_area
Throughput,1.890564,catapult,FF,279,catapult_fpga_area
Throughput,1.890564,catapult,DSP,1,catapult_fpga_area
Throughput,1.890564,catapult,BRAM,0,catapult_fpga_area
Throughput,2.287530,catapult,CLB,144,catapult_fpga_area
Throughput,2.287530,catapult,LUT,758,catapult_fpga_area
Throughput,2.287530,catapult,FF,352,catapult_fpga_area
Throughput,2.287530,catapult,DSP,1,catapult_fpga_area
Throughput,2.287530,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035253,catapult,CLB,230,catapult_fpga_area
Throughput,2.035253,catapult,LUT,984,catapult_fpga_area
Throughput,2.035253,catapult,FF,360,catapult_fpga_area
Throughput,2.035253,catapult,DSP,1,catapult_fpga_area
Throughput,2.035253,catapult,BRAM,0,catapult_fpga_area
Throughput,2.166876,catapult,CLB,274,catapult_fpga_area
Throughput,2.166876,catapult,LUT,1229,catapult_fpga_area
Throughput,2.166876,catapult,FF,361,catapult_fpga_area
Throughput,2.166876,catapult,DSP,1,catapult_fpga_area
Throughput,2.166876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.773392,catapult,CLB,188,catapult_fpga_area
Throughput,1.773392,catapult,LUT,1009,catapult_fpga_area
Throughput,1.773392,catapult,FF,265,catapult_fpga_area
Throughput,1.773392,catapult,DSP,1,catapult_fpga_area
Throughput,1.773392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986199,catapult,CLB,243,catapult_fpga_area
Throughput,1.986199,catapult,LUT,1173,catapult_fpga_area
Throughput,1.986199,catapult,FF,267,catapult_fpga_area
Throughput,1.986199,catapult,DSP,1,catapult_fpga_area
Throughput,1.986199,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871162,catapult,CLB,407,catapult_fpga_area
Throughput,1.871162,catapult,LUT,1695,catapult_fpga_area
Throughput,1.871162,catapult,FF,274,catapult_fpga_area
Throughput,1.871162,catapult,DSP,1,catapult_fpga_area
Throughput,1.871162,catapult,BRAM,0,catapult_fpga_area
Throughput,1.955727,catapult,CLB,293,catapult_fpga_area
Throughput,1.955727,catapult,LUT,1510,catapult_fpga_area
Throughput,1.955727,catapult,FF,271,catapult_fpga_area
Throughput,1.955727,catapult,DSP,1,catapult_fpga_area
Throughput,1.955727,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871264,catapult,CLB,353,catapult_fpga_area
Throughput,1.871264,catapult,LUT,1775,catapult_fpga_area
Throughput,1.871264,catapult,FF,276,catapult_fpga_area
Throughput,1.871264,catapult,DSP,1,catapult_fpga_area
Throughput,1.871264,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978360,catapult,CLB,495,catapult_fpga_area
Throughput,1.978360,catapult,LUT,2458,catapult_fpga_area
Throughput,1.978360,catapult,FF,282,catapult_fpga_area
Throughput,1.978360,catapult,DSP,1,catapult_fpga_area
Throughput,1.978360,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078150,catapult,CLB,375,catapult_fpga_area
Throughput,2.078150,catapult,LUT,2103,catapult_fpga_area
Throughput,2.078150,catapult,FF,280,catapult_fpga_area
Throughput,2.078150,catapult,DSP,1,catapult_fpga_area
Throughput,2.078150,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133913,catapult,CLB,595,catapult_fpga_area
Throughput,2.133913,catapult,LUT,3117,catapult_fpga_area
Throughput,2.133913,catapult,FF,285,catapult_fpga_area
Throughput,2.133913,catapult,DSP,1,catapult_fpga_area
Throughput,2.133913,catapult,BRAM,0,catapult_fpga_area
Throughput,2.024254,catapult,CLB,684,catapult_fpga_area
Throughput,2.024254,catapult,LUT,3545,catapult_fpga_area
Throughput,2.024254,catapult,FF,292,catapult_fpga_area
Throughput,2.024254,catapult,DSP,1,catapult_fpga_area
Throughput,2.024254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.900829,catapult,CLB,204,catapult_fpga_area
Throughput,1.900829,catapult,LUT,986,catapult_fpga_area
Throughput,1.900829,catapult,FF,265,catapult_fpga_area
Throughput,1.900829,catapult,DSP,1,catapult_fpga_area
Throughput,1.900829,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012149,catapult,CLB,254,catapult_fpga_area
Throughput,2.012149,catapult,LUT,1276,catapult_fpga_area
Throughput,2.012149,catapult,FF,272,catapult_fpga_area
Throughput,2.012149,catapult,DSP,1,catapult_fpga_area
Throughput,2.012149,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858589,catapult,CLB,364,catapult_fpga_area
Throughput,1.858589,catapult,LUT,1625,catapult_fpga_area
Throughput,1.858589,catapult,FF,274,catapult_fpga_area
Throughput,1.858589,catapult,DSP,1,catapult_fpga_area
Throughput,1.858589,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896129,catapult,CLB,296,catapult_fpga_area
Throughput,1.896129,catapult,LUT,1597,catapult_fpga_area
Throughput,1.896129,catapult,FF,271,catapult_fpga_area
Throughput,1.896129,catapult,DSP,1,catapult_fpga_area
Throughput,1.896129,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985499,catapult,CLB,406,catapult_fpga_area
Throughput,1.985499,catapult,LUT,2114,catapult_fpga_area
Throughput,1.985499,catapult,FF,281,catapult_fpga_area
Throughput,1.985499,catapult,DSP,1,catapult_fpga_area
Throughput,1.985499,catapult,BRAM,0,catapult_fpga_area
Throughput,2.028200,catapult,CLB,501,catapult_fpga_area
Throughput,2.028200,catapult,LUT,2507,catapult_fpga_area
Throughput,2.028200,catapult,FF,282,catapult_fpga_area
Throughput,2.028200,catapult,DSP,1,catapult_fpga_area
Throughput,2.028200,catapult,BRAM,0,catapult_fpga_area
Throughput,2.124654,catapult,CLB,460,catapult_fpga_area
Throughput,2.124654,catapult,LUT,2366,catapult_fpga_area
Throughput,2.124654,catapult,FF,288,catapult_fpga_area
Throughput,2.124654,catapult,DSP,1,catapult_fpga_area
Throughput,2.124654,catapult,BRAM,0,catapult_fpga_area
Throughput,2.109488,catapult,CLB,571,catapult_fpga_area
Throughput,2.109488,catapult,LUT,2998,catapult_fpga_area
Throughput,2.109488,catapult,FF,290,catapult_fpga_area
Throughput,2.109488,catapult,DSP,1,catapult_fpga_area
Throughput,2.109488,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045090,catapult,CLB,724,catapult_fpga_area
Throughput,2.045090,catapult,LUT,3737,catapult_fpga_area
Throughput,2.045090,catapult,FF,298,catapult_fpga_area
Throughput,2.045090,catapult,DSP,1,catapult_fpga_area
Throughput,2.045090,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928834,catapult,CLB,323,catapult_fpga_area
Throughput,1.928834,catapult,LUT,1588,catapult_fpga_area
Throughput,1.928834,catapult,FF,275,catapult_fpga_area
Throughput,1.928834,catapult,DSP,1,catapult_fpga_area
Throughput,1.928834,catapult,BRAM,0,catapult_fpga_area
Throughput,2.113432,catapult,CLB,362,catapult_fpga_area
Throughput,2.113432,catapult,LUT,1758,catapult_fpga_area
Throughput,2.113432,catapult,FF,275,catapult_fpga_area
Throughput,2.113432,catapult,DSP,1,catapult_fpga_area
Throughput,2.113432,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935330,catapult,CLB,469,catapult_fpga_area
Throughput,1.935330,catapult,LUT,2625,catapult_fpga_area
Throughput,1.935330,catapult,FF,279,catapult_fpga_area
Throughput,1.935330,catapult,DSP,1,catapult_fpga_area
Throughput,1.935330,catapult,BRAM,0,catapult_fpga_area
Throughput,2.058067,catapult,CLB,724,catapult_fpga_area
Throughput,2.058067,catapult,LUT,4244,catapult_fpga_area
Throughput,2.058067,catapult,FF,310,catapult_fpga_area
Throughput,2.058067,catapult,DSP,1,catapult_fpga_area
Throughput,2.058067,catapult,BRAM,0,catapult_fpga_area
Throughput,2.105669,catapult,CLB,808,catapult_fpga_area
Throughput,2.105669,catapult,LUT,4178,catapult_fpga_area
Throughput,2.105669,catapult,FF,307,catapult_fpga_area
Throughput,2.105669,catapult,DSP,1,catapult_fpga_area
Throughput,2.105669,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915666,catapult,CLB,133,catapult_fpga_area
Throughput,1.915666,catapult,LUT,643,catapult_fpga_area
Throughput,1.915666,catapult,FF,339,catapult_fpga_area
Throughput,1.915666,catapult,DSP,1,catapult_fpga_area
Throughput,1.915666,catapult,BRAM,0,catapult_fpga_area
Throughput,2.055357,catapult,CLB,194,catapult_fpga_area
Throughput,2.055357,catapult,LUT,940,catapult_fpga_area
Throughput,2.055357,catapult,FF,341,catapult_fpga_area
Throughput,2.055357,catapult,DSP,1,catapult_fpga_area
Throughput,2.055357,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896932,catapult,CLB,292,catapult_fpga_area
Throughput,1.896932,catapult,LUT,1315,catapult_fpga_area
Throughput,1.896932,catapult,FF,349,catapult_fpga_area
Throughput,1.896932,catapult,DSP,1,catapult_fpga_area
Throughput,1.896932,catapult,BRAM,0,catapult_fpga_area
Throughput,1.802085,catapult,CLB,137,catapult_fpga_area
Throughput,1.802085,catapult,LUT,709,catapult_fpga_area
Throughput,1.802085,catapult,FF,265,catapult_fpga_area
Throughput,1.802085,catapult,DSP,1,catapult_fpga_area
Throughput,1.802085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.759767,catapult,CLB,200,catapult_fpga_area
Throughput,1.759767,catapult,LUT,944,catapult_fpga_area
Throughput,1.759767,catapult,FF,267,catapult_fpga_area
Throughput,1.759767,catapult,DSP,1,catapult_fpga_area
Throughput,1.759767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904063,catapult,CLB,285,catapult_fpga_area
Throughput,1.904063,catapult,LUT,1428,catapult_fpga_area
Throughput,1.904063,catapult,FF,276,catapult_fpga_area
Throughput,1.904063,catapult,DSP,1,catapult_fpga_area
Throughput,1.904063,catapult,BRAM,0,catapult_fpga_area
Throughput,1.845659,catapult,CLB,224,catapult_fpga_area
Throughput,1.845659,catapult,LUT,1123,catapult_fpga_area
Throughput,1.845659,catapult,FF,266,catapult_fpga_area
Throughput,1.845659,catapult,DSP,1,catapult_fpga_area
Throughput,1.845659,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979309,catapult,CLB,288,catapult_fpga_area
Throughput,1.979309,catapult,LUT,1348,catapult_fpga_area
Throughput,1.979309,catapult,FF,268,catapult_fpga_area
Throughput,1.979309,catapult,DSP,1,catapult_fpga_area
Throughput,1.979309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941850,catapult,CLB,451,catapult_fpga_area
Throughput,1.941850,catapult,LUT,2317,catapult_fpga_area
Throughput,1.941850,catapult,FF,280,catapult_fpga_area
Throughput,1.941850,catapult,DSP,1,catapult_fpga_area
Throughput,1.941850,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999586,catapult,CLB,262,catapult_fpga_area
Throughput,1.999586,catapult,LUT,1337,catapult_fpga_area
Throughput,1.999586,catapult,FF,267,catapult_fpga_area
Throughput,1.999586,catapult,DSP,1,catapult_fpga_area
Throughput,1.999586,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020858,catapult,CLB,405,catapult_fpga_area
Throughput,2.020858,catapult,LUT,2176,catapult_fpga_area
Throughput,2.020858,catapult,FF,271,catapult_fpga_area
Throughput,2.020858,catapult,DSP,1,catapult_fpga_area
Throughput,2.020858,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897849,catapult,CLB,618,catapult_fpga_area
Throughput,1.897849,catapult,LUT,3181,catapult_fpga_area
Throughput,1.897849,catapult,FF,278,catapult_fpga_area
Throughput,1.897849,catapult,DSP,1,catapult_fpga_area
Throughput,1.897849,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840731,catapult,CLB,157,catapult_fpga_area
Throughput,1.840731,catapult,LUT,777,catapult_fpga_area
Throughput,1.840731,catapult,FF,265,catapult_fpga_area
Throughput,1.840731,catapult,DSP,1,catapult_fpga_area
Throughput,1.840731,catapult,BRAM,0,catapult_fpga_area
Throughput,1.786844,catapult,CLB,198,catapult_fpga_area
Throughput,1.786844,catapult,LUT,995,catapult_fpga_area
Throughput,1.786844,catapult,FF,267,catapult_fpga_area
Throughput,1.786844,catapult,DSP,1,catapult_fpga_area
Throughput,1.786844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.886755,catapult,CLB,290,catapult_fpga_area
Throughput,1.886755,catapult,LUT,1483,catapult_fpga_area
Throughput,1.886755,catapult,FF,276,catapult_fpga_area
Throughput,1.886755,catapult,DSP,1,catapult_fpga_area
Throughput,1.886755,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912618,catapult,CLB,217,catapult_fpga_area
Throughput,1.912618,catapult,LUT,1172,catapult_fpga_area
Throughput,1.912618,catapult,FF,266,catapult_fpga_area
Throughput,1.912618,catapult,DSP,1,catapult_fpga_area
Throughput,1.912618,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938286,catapult,CLB,294,catapult_fpga_area
Throughput,1.938286,catapult,LUT,1596,catapult_fpga_area
Throughput,1.938286,catapult,FF,269,catapult_fpga_area
Throughput,1.938286,catapult,DSP,1,catapult_fpga_area
Throughput,1.938286,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988004,catapult,CLB,461,catapult_fpga_area
Throughput,1.988004,catapult,LUT,2213,catapult_fpga_area
Throughput,1.988004,catapult,FF,281,catapult_fpga_area
Throughput,1.988004,catapult,DSP,1,catapult_fpga_area
Throughput,1.988004,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901153,catapult,CLB,296,catapult_fpga_area
Throughput,1.901153,catapult,LUT,1584,catapult_fpga_area
Throughput,1.901153,catapult,FF,267,catapult_fpga_area
Throughput,1.901153,catapult,DSP,1,catapult_fpga_area
Throughput,1.901153,catapult,BRAM,0,catapult_fpga_area
Throughput,2.047520,catapult,CLB,418,catapult_fpga_area
Throughput,2.047520,catapult,LUT,2186,catapult_fpga_area
Throughput,2.047520,catapult,FF,271,catapult_fpga_area
Throughput,2.047520,catapult,DSP,1,catapult_fpga_area
Throughput,2.047520,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939999,catapult,CLB,654,catapult_fpga_area
Throughput,1.939999,catapult,LUT,3153,catapult_fpga_area
Throughput,1.939999,catapult,FF,283,catapult_fpga_area
Throughput,1.939999,catapult,DSP,1,catapult_fpga_area
Throughput,1.939999,catapult,BRAM,0,catapult_fpga_area
Throughput,1.878429,catapult,CLB,210,catapult_fpga_area
Throughput,1.878429,catapult,LUT,1044,catapult_fpga_area
Throughput,1.878429,catapult,FF,266,catapult_fpga_area
Throughput,1.878429,catapult,DSP,1,catapult_fpga_area
Throughput,1.878429,catapult,BRAM,0,catapult_fpga_area
Throughput,1.880741,catapult,CLB,289,catapult_fpga_area
Throughput,1.880741,catapult,LUT,1510,catapult_fpga_area
Throughput,1.880741,catapult,FF,270,catapult_fpga_area
Throughput,1.880741,catapult,DSP,1,catapult_fpga_area
Throughput,1.880741,catapult,BRAM,0,catapult_fpga_area
Throughput,1.901325,catapult,CLB,451,catapult_fpga_area
Throughput,1.901325,catapult,LUT,2209,catapult_fpga_area
Throughput,1.901325,catapult,FF,283,catapult_fpga_area
Throughput,1.901325,catapult,DSP,1,catapult_fpga_area
Throughput,1.901325,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967885,catapult,CLB,316,catapult_fpga_area
Throughput,1.967885,catapult,LUT,1799,catapult_fpga_area
Throughput,1.967885,catapult,FF,267,catapult_fpga_area
Throughput,1.967885,catapult,DSP,1,catapult_fpga_area
Throughput,1.967885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.002340,catapult,CLB,434,catapult_fpga_area
Throughput,2.002340,catapult,LUT,2363,catapult_fpga_area
Throughput,2.002340,catapult,FF,271,catapult_fpga_area
Throughput,2.002340,catapult,DSP,1,catapult_fpga_area
Throughput,2.002340,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052752,catapult,CLB,627,catapult_fpga_area
Throughput,2.052752,catapult,LUT,3234,catapult_fpga_area
Throughput,2.052752,catapult,FF,282,catapult_fpga_area
Throughput,2.052752,catapult,DSP,1,catapult_fpga_area
Throughput,2.052752,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888836,catapult,CLB,300,catapult_fpga_area
Throughput,1.888836,catapult,LUT,1606,catapult_fpga_area
Throughput,1.888836,catapult,FF,267,catapult_fpga_area
Throughput,1.888836,catapult,DSP,1,catapult_fpga_area
Throughput,1.888836,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999386,catapult,CLB,462,catapult_fpga_area
Throughput,1.999386,catapult,LUT,2319,catapult_fpga_area
Throughput,1.999386,catapult,FF,271,catapult_fpga_area
Throughput,1.999386,catapult,DSP,1,catapult_fpga_area
Throughput,1.999386,catapult,BRAM,0,catapult_fpga_area
Throughput,2.010025,catapult,CLB,655,catapult_fpga_area
Throughput,2.010025,catapult,LUT,3276,catapult_fpga_area
Throughput,2.010025,catapult,FF,281,catapult_fpga_area
Throughput,2.010025,catapult,DSP,1,catapult_fpga_area
Throughput,2.010025,catapult,BRAM,0,catapult_fpga_area
Throughput,1.582949,catapult,CLB,81,catapult_fpga_area
Throughput,1.582949,catapult,LUT,352,catapult_fpga_area
Throughput,1.582949,catapult,FF,282,catapult_fpga_area
Throughput,1.582949,catapult,DSP,1,catapult_fpga_area
Throughput,1.582949,catapult,BRAM,0,catapult_fpga_area
Throughput,1.624202,catapult,CLB,128,catapult_fpga_area
Throughput,1.624202,catapult,LUT,447,catapult_fpga_area
Throughput,1.624202,catapult,FF,284,catapult_fpga_area
Throughput,1.624202,catapult,DSP,1,catapult_fpga_area
Throughput,1.624202,catapult,BRAM,0,catapult_fpga_area
Throughput,1.652254,catapult,CLB,147,catapult_fpga_area
Throughput,1.652254,catapult,LUT,575,catapult_fpga_area
Throughput,1.652254,catapult,FF,294,catapult_fpga_area
Throughput,1.652254,catapult,DSP,1,catapult_fpga_area
Throughput,1.652254,catapult,BRAM,0,catapult_fpga_area
Throughput,1.623505,catapult,CLB,85,catapult_fpga_area
Throughput,1.623505,catapult,LUT,378,catapult_fpga_area
Throughput,1.623505,catapult,FF,310,catapult_fpga_area
Throughput,1.623505,catapult,DSP,1,catapult_fpga_area
Throughput,1.623505,catapult,BRAM,0,catapult_fpga_area
Throughput,1.656974,catapult,CLB,105,catapult_fpga_area
Throughput,1.656974,catapult,LUT,479,catapult_fpga_area
Throughput,1.656974,catapult,FF,312,catapult_fpga_area
Throughput,1.656974,catapult,DSP,1,catapult_fpga_area
Throughput,1.656974,catapult,BRAM,0,catapult_fpga_area
Throughput,1.678187,catapult,CLB,153,catapult_fpga_area
Throughput,1.678187,catapult,LUT,624,catapult_fpga_area
Throughput,1.678187,catapult,FF,321,catapult_fpga_area
Throughput,1.678187,catapult,DSP,1,catapult_fpga_area
Throughput,1.678187,catapult,BRAM,0,catapult_fpga_area
Throughput,1.971026,catapult,CLB,135,catapult_fpga_area
Throughput,1.971026,catapult,LUT,596,catapult_fpga_area
Throughput,1.971026,catapult,FF,367,catapult_fpga_area
Throughput,1.971026,catapult,DSP,1,catapult_fpga_area
Throughput,1.971026,catapult,BRAM,0,catapult_fpga_area
Throughput,2.231457,catapult,CLB,164,catapult_fpga_area
Throughput,2.231457,catapult,LUT,724,catapult_fpga_area
Throughput,2.231457,catapult,FF,369,catapult_fpga_area
Throughput,2.231457,catapult,DSP,1,catapult_fpga_area
Throughput,2.231457,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954764,catapult,CLB,207,catapult_fpga_area
Throughput,1.954764,catapult,LUT,1010,catapult_fpga_area
Throughput,1.954764,catapult,FF,376,catapult_fpga_area
Throughput,1.954764,catapult,DSP,1,catapult_fpga_area
Throughput,1.954764,catapult,BRAM,0,catapult_fpga_area
Throughput,1.897898,catapult,CLB,157,catapult_fpga_area
Throughput,1.897898,catapult,LUT,815,catapult_fpga_area
Throughput,1.897898,catapult,FF,263,catapult_fpga_area
Throughput,1.897898,catapult,DSP,1,catapult_fpga_area
Throughput,1.897898,catapult,BRAM,0,catapult_fpga_area
Throughput,1.795615,catapult,CLB,208,catapult_fpga_area
Throughput,1.795615,catapult,LUT,1093,catapult_fpga_area
Throughput,1.795615,catapult,FF,265,catapult_fpga_area
Throughput,1.795615,catapult,DSP,1,catapult_fpga_area
Throughput,1.795615,catapult,BRAM,0,catapult_fpga_area
Throughput,1.879044,catapult,CLB,292,catapult_fpga_area
Throughput,1.879044,catapult,LUT,1337,catapult_fpga_area
Throughput,1.879044,catapult,FF,272,catapult_fpga_area
Throughput,1.879044,catapult,DSP,1,catapult_fpga_area
Throughput,1.879044,catapult,BRAM,0,catapult_fpga_area
Throughput,1.664512,catapult,CLB,93,catapult_fpga_area
Throughput,1.664512,catapult,LUT,375,catapult_fpga_area
Throughput,1.664512,catapult,FF,255,catapult_fpga_area
Throughput,1.664512,catapult,DSP,1,catapult_fpga_area
Throughput,1.664512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716844,catapult,CLB,125,catapult_fpga_area
Throughput,1.716844,catapult,LUT,471,catapult_fpga_area
Throughput,1.716844,catapult,FF,257,catapult_fpga_area
Throughput,1.716844,catapult,DSP,1,catapult_fpga_area
Throughput,1.716844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.647067,catapult,CLB,148,catapult_fpga_area
Throughput,1.647067,catapult,LUT,633,catapult_fpga_area
Throughput,1.647067,catapult,FF,266,catapult_fpga_area
Throughput,1.647067,catapult,DSP,1,catapult_fpga_area
Throughput,1.647067,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888196,catapult,CLB,132,catapult_fpga_area
Throughput,1.888196,catapult,LUT,627,catapult_fpga_area
Throughput,1.888196,catapult,FF,368,catapult_fpga_area
Throughput,1.888196,catapult,DSP,1,catapult_fpga_area
Throughput,1.888196,catapult,BRAM,0,catapult_fpga_area
Throughput,1.913651,catapult,CLB,182,catapult_fpga_area
Throughput,1.913651,catapult,LUT,791,catapult_fpga_area
Throughput,1.913651,catapult,FF,370,catapult_fpga_area
Throughput,1.913651,catapult,DSP,1,catapult_fpga_area
Throughput,1.913651,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969041,catapult,CLB,237,catapult_fpga_area
Throughput,1.969041,catapult,LUT,978,catapult_fpga_area
Throughput,1.969041,catapult,FF,377,catapult_fpga_area
Throughput,1.969041,catapult,DSP,1,catapult_fpga_area
Throughput,1.969041,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891835,catapult,CLB,181,catapult_fpga_area
Throughput,1.891835,catapult,LUT,802,catapult_fpga_area
Throughput,1.891835,catapult,FF,263,catapult_fpga_area
Throughput,1.891835,catapult,DSP,1,catapult_fpga_area
Throughput,1.891835,catapult,BRAM,0,catapult_fpga_area
Throughput,1.898670,catapult,CLB,225,catapult_fpga_area
Throughput,1.898670,catapult,LUT,1027,catapult_fpga_area
Throughput,1.898670,catapult,FF,265,catapult_fpga_area
Throughput,1.898670,catapult,DSP,1,catapult_fpga_area
Throughput,1.898670,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952642,catapult,CLB,319,catapult_fpga_area
Throughput,1.952642,catapult,LUT,1347,catapult_fpga_area
Throughput,1.952642,catapult,FF,274,catapult_fpga_area
Throughput,1.952642,catapult,DSP,1,catapult_fpga_area
Throughput,1.952642,catapult,BRAM,0,catapult_fpga_area
Throughput,1.965300,catapult,CLB,234,catapult_fpga_area
Throughput,1.965300,catapult,LUT,1211,catapult_fpga_area
Throughput,1.965300,catapult,FF,264,catapult_fpga_area
Throughput,1.965300,catapult,DSP,1,catapult_fpga_area
Throughput,1.965300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939612,catapult,CLB,285,catapult_fpga_area
Throughput,1.939612,catapult,LUT,1426,catapult_fpga_area
Throughput,1.939612,catapult,FF,268,catapult_fpga_area
Throughput,1.939612,catapult,DSP,1,catapult_fpga_area
Throughput,1.939612,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904260,catapult,CLB,454,catapult_fpga_area
Throughput,1.904260,catapult,LUT,2022,catapult_fpga_area
Throughput,1.904260,catapult,FF,279,catapult_fpga_area
Throughput,1.904260,catapult,DSP,1,catapult_fpga_area
Throughput,1.904260,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102975,catapult,CLB,119,catapult_fpga_area
Throughput,2.102975,catapult,LUT,602,catapult_fpga_area
Throughput,2.102975,catapult,FF,370,catapult_fpga_area
Throughput,2.102975,catapult,DSP,1,catapult_fpga_area
Throughput,2.102975,catapult,BRAM,0,catapult_fpga_area
Throughput,1.978036,catapult,CLB,176,catapult_fpga_area
Throughput,1.978036,catapult,LUT,747,catapult_fpga_area
Throughput,1.978036,catapult,FF,372,catapult_fpga_area
Throughput,1.978036,catapult,DSP,1,catapult_fpga_area
Throughput,1.978036,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952813,catapult,CLB,227,catapult_fpga_area
Throughput,1.952813,catapult,LUT,948,catapult_fpga_area
Throughput,1.952813,catapult,FF,379,catapult_fpga_area
Throughput,1.952813,catapult,DSP,1,catapult_fpga_area
Throughput,1.952813,catapult,BRAM,0,catapult_fpga_area
Throughput,1.789201,catapult,CLB,163,catapult_fpga_area
Throughput,1.789201,catapult,LUT,795,catapult_fpga_area
Throughput,1.789201,catapult,FF,263,catapult_fpga_area
Throughput,1.789201,catapult,DSP,1,catapult_fpga_area
Throughput,1.789201,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030558,catapult,CLB,188,catapult_fpga_area
Throughput,2.030558,catapult,LUT,961,catapult_fpga_area
Throughput,2.030558,catapult,FF,265,catapult_fpga_area
Throughput,2.030558,catapult,DSP,1,catapult_fpga_area
Throughput,2.030558,catapult,BRAM,0,catapult_fpga_area
Throughput,1.872167,catapult,CLB,276,catapult_fpga_area
Throughput,1.872167,catapult,LUT,1386,catapult_fpga_area
Throughput,1.872167,catapult,FF,272,catapult_fpga_area
Throughput,1.872167,catapult,DSP,1,catapult_fpga_area
Throughput,1.872167,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963718,catapult,CLB,261,catapult_fpga_area
Throughput,1.963718,catapult,LUT,1279,catapult_fpga_area
Throughput,1.963718,catapult,FF,264,catapult_fpga_area
Throughput,1.963718,catapult,DSP,1,catapult_fpga_area
Throughput,1.963718,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969139,catapult,CLB,310,catapult_fpga_area
Throughput,1.969139,catapult,LUT,1584,catapult_fpga_area
Throughput,1.969139,catapult,FF,267,catapult_fpga_area
Throughput,1.969139,catapult,DSP,1,catapult_fpga_area
Throughput,1.969139,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061291,catapult,CLB,469,catapult_fpga_area
Throughput,2.061291,catapult,LUT,2191,catapult_fpga_area
Throughput,2.061291,catapult,FF,280,catapult_fpga_area
Throughput,2.061291,catapult,DSP,1,catapult_fpga_area
Throughput,2.061291,catapult,BRAM,0,catapult_fpga_area
Throughput,2.175994,catapult,CLB,358,catapult_fpga_area
Throughput,2.175994,catapult,LUT,1816,catapult_fpga_area
Throughput,2.175994,catapult,FF,269,catapult_fpga_area
Throughput,2.175994,catapult,DSP,1,catapult_fpga_area
Throughput,2.175994,catapult,BRAM,0,catapult_fpga_area
Throughput,2.133808,catapult,CLB,465,catapult_fpga_area
Throughput,2.133808,catapult,LUT,2527,catapult_fpga_area
Throughput,2.133808,catapult,FF,272,catapult_fpga_area
Throughput,2.133808,catapult,DSP,1,catapult_fpga_area
Throughput,2.133808,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046844,catapult,CLB,688,catapult_fpga_area
Throughput,2.046844,catapult,LUT,3465,catapult_fpga_area
Throughput,2.046844,catapult,FF,283,catapult_fpga_area
Throughput,2.046844,catapult,DSP,1,catapult_fpga_area
Throughput,2.046844,catapult,BRAM,0,catapult_fpga_area
Throughput,1.884214,catapult,CLB,154,catapult_fpga_area
Throughput,1.884214,catapult,LUT,782,catapult_fpga_area
Throughput,1.884214,catapult,FF,263,catapult_fpga_area
Throughput,1.884214,catapult,DSP,1,catapult_fpga_area
Throughput,1.884214,catapult,BRAM,0,catapult_fpga_area
Throughput,1.815380,catapult,CLB,199,catapult_fpga_area
Throughput,1.815380,catapult,LUT,916,catapult_fpga_area
Throughput,1.815380,catapult,FF,265,catapult_fpga_area
Throughput,1.815380,catapult,DSP,1,catapult_fpga_area
Throughput,1.815380,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912266,catapult,CLB,330,catapult_fpga_area
Throughput,1.912266,catapult,LUT,1334,catapult_fpga_area
Throughput,1.912266,catapult,FF,274,catapult_fpga_area
Throughput,1.912266,catapult,DSP,1,catapult_fpga_area
Throughput,1.912266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060727,catapult,CLB,226,catapult_fpga_area
Throughput,2.060727,catapult,LUT,1159,catapult_fpga_area
Throughput,2.060727,catapult,FF,264,catapult_fpga_area
Throughput,2.060727,catapult,DSP,1,catapult_fpga_area
Throughput,2.060727,catapult,BRAM,0,catapult_fpga_area
Throughput,2.105982,catapult,CLB,289,catapult_fpga_area
Throughput,2.105982,catapult,LUT,1491,catapult_fpga_area
Throughput,2.105982,catapult,FF,266,catapult_fpga_area
Throughput,2.105982,catapult,DSP,1,catapult_fpga_area
Throughput,2.105982,catapult,BRAM,0,catapult_fpga_area
Throughput,1.893144,catapult,CLB,507,catapult_fpga_area
Throughput,1.893144,catapult,LUT,2194,catapult_fpga_area
Throughput,1.893144,catapult,FF,285,catapult_fpga_area
Throughput,1.893144,catapult,DSP,1,catapult_fpga_area
Throughput,1.893144,catapult,BRAM,0,catapult_fpga_area
Throughput,2.031359,catapult,CLB,402,catapult_fpga_area
Throughput,2.031359,catapult,LUT,2044,catapult_fpga_area
Throughput,2.031359,catapult,FF,268,catapult_fpga_area
Throughput,2.031359,catapult,DSP,1,catapult_fpga_area
Throughput,2.031359,catapult,BRAM,0,catapult_fpga_area
Throughput,1.966782,catapult,CLB,508,catapult_fpga_area
Throughput,1.966782,catapult,LUT,2721,catapult_fpga_area
Throughput,1.966782,catapult,FF,274,catapult_fpga_area
Throughput,1.966782,catapult,DSP,1,catapult_fpga_area
Throughput,1.966782,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046914,catapult,CLB,695,catapult_fpga_area
Throughput,2.046914,catapult,LUT,3443,catapult_fpga_area
Throughput,2.046914,catapult,FF,284,catapult_fpga_area
Throughput,2.046914,catapult,DSP,1,catapult_fpga_area
Throughput,2.046914,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706830,catapult,CLB,103,catapult_fpga_area
Throughput,1.706830,catapult,LUT,429,catapult_fpga_area
Throughput,1.706830,catapult,FF,330,catapult_fpga_area
Throughput,1.706830,catapult,DSP,1,catapult_fpga_area
Throughput,1.706830,catapult,BRAM,0,catapult_fpga_area
Throughput,1.716442,catapult,CLB,134,catapult_fpga_area
Throughput,1.716442,catapult,LUT,548,catapult_fpga_area
Throughput,1.716442,catapult,FF,332,catapult_fpga_area
Throughput,1.716442,catapult,DSP,1,catapult_fpga_area
Throughput,1.716442,catapult,BRAM,0,catapult_fpga_area
Throughput,1.765436,catapult,CLB,240,catapult_fpga_area
Throughput,1.765436,catapult,LUT,753,catapult_fpga_area
Throughput,1.765436,catapult,FF,305,catapult_fpga_area
Throughput,1.765436,catapult,DSP,1,catapult_fpga_area
Throughput,1.765436,catapult,BRAM,0,catapult_fpga_area
Throughput,1.964186,catapult,CLB,120,catapult_fpga_area
Throughput,1.964186,catapult,LUT,638,catapult_fpga_area
Throughput,1.964186,catapult,FF,407,catapult_fpga_area
Throughput,1.964186,catapult,DSP,1,catapult_fpga_area
Throughput,1.964186,catapult,BRAM,0,catapult_fpga_area
Throughput,2.240297,catapult,CLB,202,catapult_fpga_area
Throughput,2.240297,catapult,LUT,856,catapult_fpga_area
Throughput,2.240297,catapult,FF,409,catapult_fpga_area
Throughput,2.240297,catapult,DSP,1,catapult_fpga_area
Throughput,2.240297,catapult,BRAM,0,catapult_fpga_area
Throughput,2.161074,catapult,CLB,280,catapult_fpga_area
Throughput,2.161074,catapult,LUT,1073,catapult_fpga_area
Throughput,2.161074,catapult,FF,340,catapult_fpga_area
Throughput,2.161074,catapult,DSP,1,catapult_fpga_area
Throughput,2.161074,catapult,BRAM,0,catapult_fpga_area
Throughput,1.840300,catapult,CLB,235,catapult_fpga_area
Throughput,1.840300,catapult,LUT,1045,catapult_fpga_area
Throughput,1.840300,catapult,FF,415,catapult_fpga_area
Throughput,1.840300,catapult,DSP,1,catapult_fpga_area
Throughput,1.840300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991236,catapult,CLB,258,catapult_fpga_area
Throughput,1.991236,catapult,LUT,1225,catapult_fpga_area
Throughput,1.991236,catapult,FF,417,catapult_fpga_area
Throughput,1.991236,catapult,DSP,1,catapult_fpga_area
Throughput,1.991236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835378,catapult,CLB,331,catapult_fpga_area
Throughput,1.835378,catapult,LUT,1347,catapult_fpga_area
Throughput,1.835378,catapult,FF,276,catapult_fpga_area
Throughput,1.835378,catapult,DSP,1,catapult_fpga_area
Throughput,1.835378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.974761,catapult,CLB,259,catapult_fpga_area
Throughput,1.974761,catapult,LUT,1320,catapult_fpga_area
Throughput,1.974761,catapult,FF,571,catapult_fpga_area
Throughput,1.974761,catapult,DSP,1,catapult_fpga_area
Throughput,1.974761,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803674,catapult,CLB,329,catapult_fpga_area
Throughput,1.803674,catapult,LUT,1606,catapult_fpga_area
Throughput,1.803674,catapult,FF,576,catapult_fpga_area
Throughput,1.803674,catapult,DSP,1,catapult_fpga_area
Throughput,1.803674,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086553,catapult,CLB,408,catapult_fpga_area
Throughput,2.086553,catapult,LUT,1870,catapult_fpga_area
Throughput,2.086553,catapult,FF,282,catapult_fpga_area
Throughput,2.086553,catapult,DSP,1,catapult_fpga_area
Throughput,2.086553,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078155,catapult,CLB,143,catapult_fpga_area
Throughput,2.078155,catapult,LUT,678,catapult_fpga_area
Throughput,2.078155,catapult,FF,408,catapult_fpga_area
Throughput,2.078155,catapult,DSP,1,catapult_fpga_area
Throughput,2.078155,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948519,catapult,CLB,185,catapult_fpga_area
Throughput,1.948519,catapult,LUT,863,catapult_fpga_area
Throughput,1.948519,catapult,FF,410,catapult_fpga_area
Throughput,1.948519,catapult,DSP,1,catapult_fpga_area
Throughput,1.948519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924139,catapult,CLB,296,catapult_fpga_area
Throughput,1.924139,catapult,LUT,1098,catapult_fpga_area
Throughput,1.924139,catapult,FF,341,catapult_fpga_area
Throughput,1.924139,catapult,DSP,1,catapult_fpga_area
Throughput,1.924139,catapult,BRAM,0,catapult_fpga_area
Throughput,1.797768,catapult,CLB,199,catapult_fpga_area
Throughput,1.797768,catapult,LUT,1035,catapult_fpga_area
Throughput,1.797768,catapult,FF,416,catapult_fpga_area
Throughput,1.797768,catapult,DSP,1,catapult_fpga_area
Throughput,1.797768,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940512,catapult,CLB,265,catapult_fpga_area
Throughput,1.940512,catapult,LUT,1261,catapult_fpga_area
Throughput,1.940512,catapult,FF,419,catapult_fpga_area
Throughput,1.940512,catapult,DSP,1,catapult_fpga_area
Throughput,1.940512,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905588,catapult,CLB,344,catapult_fpga_area
Throughput,1.905588,catapult,LUT,1503,catapult_fpga_area
Throughput,1.905588,catapult,FF,274,catapult_fpga_area
Throughput,1.905588,catapult,DSP,1,catapult_fpga_area
Throughput,1.905588,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932173,catapult,CLB,314,catapult_fpga_area
Throughput,1.932173,catapult,LUT,1579,catapult_fpga_area
Throughput,1.932173,catapult,FF,576,catapult_fpga_area
Throughput,1.932173,catapult,DSP,1,catapult_fpga_area
Throughput,1.932173,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952564,catapult,CLB,387,catapult_fpga_area
Throughput,1.952564,catapult,LUT,1929,catapult_fpga_area
Throughput,1.952564,catapult,FF,579,catapult_fpga_area
Throughput,1.952564,catapult,DSP,1,catapult_fpga_area
Throughput,1.952564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.997329,catapult,CLB,449,catapult_fpga_area
Throughput,1.997329,catapult,LUT,2246,catapult_fpga_area
Throughput,1.997329,catapult,FF,287,catapult_fpga_area
Throughput,1.997329,catapult,DSP,1,catapult_fpga_area
Throughput,1.997329,catapult,BRAM,0,catapult_fpga_area
Throughput,1.998196,catapult,CLB,517,catapult_fpga_area
Throughput,1.998196,catapult,LUT,2448,catapult_fpga_area
Throughput,1.998196,catapult,FF,887,catapult_fpga_area
Throughput,1.998196,catapult,DSP,1,catapult_fpga_area
Throughput,1.998196,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020930,catapult,CLB,647,catapult_fpga_area
Throughput,2.020930,catapult,LUT,3503,catapult_fpga_area
Throughput,2.020930,catapult,FF,893,catapult_fpga_area
Throughput,2.020930,catapult,DSP,1,catapult_fpga_area
Throughput,2.020930,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017883,catapult,CLB,709,catapult_fpga_area
Throughput,2.017883,catapult,LUT,3441,catapult_fpga_area
Throughput,2.017883,catapult,FF,291,catapult_fpga_area
Throughput,2.017883,catapult,DSP,1,catapult_fpga_area
Throughput,2.017883,catapult,BRAM,0,catapult_fpga_area
Throughput,1.792628,catapult,CLB,206,catapult_fpga_area
Throughput,1.792628,catapult,LUT,1022,catapult_fpga_area
Throughput,1.792628,catapult,FF,415,catapult_fpga_area
Throughput,1.792628,catapult,DSP,1,catapult_fpga_area
Throughput,1.792628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.068777,catapult,CLB,265,catapult_fpga_area
Throughput,2.068777,catapult,LUT,1281,catapult_fpga_area
Throughput,2.068777,catapult,FF,421,catapult_fpga_area
Throughput,2.068777,catapult,DSP,1,catapult_fpga_area
Throughput,2.068777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889678,catapult,CLB,336,catapult_fpga_area
Throughput,1.889678,catapult,LUT,1588,catapult_fpga_area
Throughput,1.889678,catapult,FF,277,catapult_fpga_area
Throughput,1.889678,catapult,DSP,1,catapult_fpga_area
Throughput,1.889678,catapult,BRAM,0,catapult_fpga_area
Throughput,2.042236,catapult,CLB,349,catapult_fpga_area
Throughput,2.042236,catapult,LUT,1580,catapult_fpga_area
Throughput,2.042236,catapult,FF,576,catapult_fpga_area
Throughput,2.042236,catapult,DSP,1,catapult_fpga_area
Throughput,2.042236,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906994,catapult,CLB,427,catapult_fpga_area
Throughput,1.906994,catapult,LUT,2044,catapult_fpga_area
Throughput,1.906994,catapult,FF,581,catapult_fpga_area
Throughput,1.906994,catapult,DSP,1,catapult_fpga_area
Throughput,1.906994,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866913,catapult,CLB,496,catapult_fpga_area
Throughput,1.866913,catapult,LUT,2198,catapult_fpga_area
Throughput,1.866913,catapult,FF,283,catapult_fpga_area
Throughput,1.866913,catapult,DSP,1,catapult_fpga_area
Throughput,1.866913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.912251,catapult,CLB,536,catapult_fpga_area
Throughput,1.912251,catapult,LUT,2625,catapult_fpga_area
Throughput,1.912251,catapult,FF,895,catapult_fpga_area
Throughput,1.912251,catapult,DSP,1,catapult_fpga_area
Throughput,1.912251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085218,catapult,CLB,678,catapult_fpga_area
Throughput,2.085218,catapult,LUT,3607,catapult_fpga_area
Throughput,2.085218,catapult,FF,903,catapult_fpga_area
Throughput,2.085218,catapult,DSP,1,catapult_fpga_area
Throughput,2.085218,catapult,BRAM,0,catapult_fpga_area
Throughput,1.941079,catapult,CLB,738,catapult_fpga_area
Throughput,1.941079,catapult,LUT,3693,catapult_fpga_area
Throughput,1.941079,catapult,FF,301,catapult_fpga_area
Throughput,1.941079,catapult,DSP,1,catapult_fpga_area
Throughput,1.941079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061979,catapult,CLB,345,catapult_fpga_area
Throughput,2.061979,catapult,LUT,1694,catapult_fpga_area
Throughput,2.061979,catapult,FF,575,catapult_fpga_area
Throughput,2.061979,catapult,DSP,1,catapult_fpga_area
Throughput,2.061979,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106519,catapult,CLB,424,catapult_fpga_area
Throughput,2.106519,catapult,LUT,2003,catapult_fpga_area
Throughput,2.106519,catapult,FF,580,catapult_fpga_area
Throughput,2.106519,catapult,DSP,1,catapult_fpga_area
Throughput,2.106519,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944064,catapult,CLB,512,catapult_fpga_area
Throughput,1.944064,catapult,LUT,2435,catapult_fpga_area
Throughput,1.944064,catapult,FF,285,catapult_fpga_area
Throughput,1.944064,catapult,DSP,1,catapult_fpga_area
Throughput,1.944064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976607,catapult,CLB,553,catapult_fpga_area
Throughput,1.976607,catapult,LUT,2683,catapult_fpga_area
Throughput,1.976607,catapult,FF,892,catapult_fpga_area
Throughput,1.976607,catapult,DSP,1,catapult_fpga_area
Throughput,1.976607,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981764,catapult,CLB,657,catapult_fpga_area
Throughput,1.981764,catapult,LUT,3594,catapult_fpga_area
Throughput,1.981764,catapult,FF,897,catapult_fpga_area
Throughput,1.981764,catapult,DSP,1,catapult_fpga_area
Throughput,1.981764,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050205,catapult,CLB,765,catapult_fpga_area
Throughput,2.050205,catapult,LUT,3969,catapult_fpga_area
Throughput,2.050205,catapult,FF,306,catapult_fpga_area
Throughput,2.050205,catapult,DSP,1,catapult_fpga_area
Throughput,2.050205,catapult,BRAM,0,catapult_fpga_area
Throughput,1.835756,catapult,CLB,120,catapult_fpga_area
Throughput,1.835756,catapult,LUT,644,catapult_fpga_area
Throughput,1.835756,catapult,FF,257,catapult_fpga_area
Throughput,1.835756,catapult,DSP,1,catapult_fpga_area
Throughput,1.835756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.803819,catapult,CLB,146,catapult_fpga_area
Throughput,1.803819,catapult,LUT,749,catapult_fpga_area
Throughput,1.803819,catapult,FF,259,catapult_fpga_area
Throughput,1.803819,catapult,DSP,1,catapult_fpga_area
Throughput,1.803819,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996370,catapult,CLB,249,catapult_fpga_area
Throughput,1.996370,catapult,LUT,1082,catapult_fpga_area
Throughput,1.996370,catapult,FF,270,catapult_fpga_area
Throughput,1.996370,catapult,DSP,1,catapult_fpga_area
Throughput,1.996370,catapult,BRAM,0,catapult_fpga_area
Throughput,1.931060,catapult,CLB,146,catapult_fpga_area
Throughput,1.931060,catapult,LUT,820,catapult_fpga_area
Throughput,1.931060,catapult,FF,374,catapult_fpga_area
Throughput,1.931060,catapult,DSP,1,catapult_fpga_area
Throughput,1.931060,catapult,BRAM,0,catapult_fpga_area
Throughput,2.197003,catapult,CLB,222,catapult_fpga_area
Throughput,2.197003,catapult,LUT,1068,catapult_fpga_area
Throughput,2.197003,catapult,FF,381,catapult_fpga_area
Throughput,2.197003,catapult,DSP,1,catapult_fpga_area
Throughput,2.197003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944345,catapult,CLB,269,catapult_fpga_area
Throughput,1.944345,catapult,LUT,1302,catapult_fpga_area
Throughput,1.944345,catapult,FF,385,catapult_fpga_area
Throughput,1.944345,catapult,DSP,1,catapult_fpga_area
Throughput,1.944345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.854480,catapult,CLB,213,catapult_fpga_area
Throughput,1.854480,catapult,LUT,1058,catapult_fpga_area
Throughput,1.854480,catapult,FF,269,catapult_fpga_area
Throughput,1.854480,catapult,DSP,1,catapult_fpga_area
Throughput,1.854480,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836767,catapult,CLB,268,catapult_fpga_area
Throughput,1.836767,catapult,LUT,1308,catapult_fpga_area
Throughput,1.836767,catapult,FF,270,catapult_fpga_area
Throughput,1.836767,catapult,DSP,1,catapult_fpga_area
Throughput,1.836767,catapult,BRAM,0,catapult_fpga_area
Throughput,1.966583,catapult,CLB,398,catapult_fpga_area
Throughput,1.966583,catapult,LUT,1803,catapult_fpga_area
Throughput,1.966583,catapult,FF,277,catapult_fpga_area
Throughput,1.966583,catapult,DSP,1,catapult_fpga_area
Throughput,1.966583,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080943,catapult,CLB,314,catapult_fpga_area
Throughput,2.080943,catapult,LUT,1693,catapult_fpga_area
Throughput,2.080943,catapult,FF,275,catapult_fpga_area
Throughput,2.080943,catapult,DSP,1,catapult_fpga_area
Throughput,2.080943,catapult,BRAM,0,catapult_fpga_area
Throughput,2.136876,catapult,CLB,408,catapult_fpga_area
Throughput,2.136876,catapult,LUT,1940,catapult_fpga_area
Throughput,2.136876,catapult,FF,282,catapult_fpga_area
Throughput,2.136876,catapult,DSP,1,catapult_fpga_area
Throughput,2.136876,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928526,catapult,CLB,547,catapult_fpga_area
Throughput,1.928526,catapult,LUT,2814,catapult_fpga_area
Throughput,1.928526,catapult,FF,291,catapult_fpga_area
Throughput,1.928526,catapult,DSP,1,catapult_fpga_area
Throughput,1.928526,catapult,BRAM,0,catapult_fpga_area
Throughput,2.131806,catapult,CLB,149,catapult_fpga_area
Throughput,2.131806,catapult,LUT,751,catapult_fpga_area
Throughput,2.131806,catapult,FF,375,catapult_fpga_area
Throughput,2.131806,catapult,DSP,1,catapult_fpga_area
Throughput,2.131806,catapult,BRAM,0,catapult_fpga_area
Throughput,2.017115,catapult,CLB,172,catapult_fpga_area
Throughput,2.017115,catapult,LUT,900,catapult_fpga_area
Throughput,2.017115,catapult,FF,382,catapult_fpga_area
Throughput,2.017115,catapult,DSP,1,catapult_fpga_area
Throughput,2.017115,catapult,BRAM,0,catapult_fpga_area
Throughput,1.933895,catapult,CLB,298,catapult_fpga_area
Throughput,1.933895,catapult,LUT,1201,catapult_fpga_area
Throughput,1.933895,catapult,FF,384,catapult_fpga_area
Throughput,1.933895,catapult,DSP,1,catapult_fpga_area
Throughput,1.933895,catapult,BRAM,0,catapult_fpga_area
Throughput,1.820812,catapult,CLB,205,catapult_fpga_area
Throughput,1.820812,catapult,LUT,1085,catapult_fpga_area
Throughput,1.820812,catapult,FF,266,catapult_fpga_area
Throughput,1.820812,catapult,DSP,1,catapult_fpga_area
Throughput,1.820812,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930126,catapult,CLB,268,catapult_fpga_area
Throughput,1.930126,catapult,LUT,1278,catapult_fpga_area
Throughput,1.930126,catapult,FF,267,catapult_fpga_area
Throughput,1.930126,catapult,DSP,1,catapult_fpga_area
Throughput,1.930126,catapult,BRAM,0,catapult_fpga_area
Throughput,1.846451,catapult,CLB,392,catapult_fpga_area
Throughput,1.846451,catapult,LUT,1766,catapult_fpga_area
Throughput,1.846451,catapult,FF,281,catapult_fpga_area
Throughput,1.846451,catapult,DSP,1,catapult_fpga_area
Throughput,1.846451,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053048,catapult,CLB,321,catapult_fpga_area
Throughput,2.053048,catapult,LUT,1663,catapult_fpga_area
Throughput,2.053048,catapult,FF,276,catapult_fpga_area
Throughput,2.053048,catapult,DSP,1,catapult_fpga_area
Throughput,2.053048,catapult,BRAM,0,catapult_fpga_area
Throughput,2.020885,catapult,CLB,376,catapult_fpga_area
Throughput,2.020885,catapult,LUT,2031,catapult_fpga_area
Throughput,2.020885,catapult,FF,279,catapult_fpga_area
Throughput,2.020885,catapult,DSP,1,catapult_fpga_area
Throughput,2.020885,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053747,catapult,CLB,641,catapult_fpga_area
Throughput,2.053747,catapult,LUT,3000,catapult_fpga_area
Throughput,2.053747,catapult,FF,288,catapult_fpga_area
Throughput,2.053747,catapult,DSP,1,catapult_fpga_area
Throughput,2.053747,catapult,BRAM,0,catapult_fpga_area
Throughput,2.096790,catapult,CLB,498,catapult_fpga_area
Throughput,2.096790,catapult,LUT,2662,catapult_fpga_area
Throughput,2.096790,catapult,FF,285,catapult_fpga_area
Throughput,2.096790,catapult,DSP,1,catapult_fpga_area
Throughput,2.096790,catapult,BRAM,0,catapult_fpga_area
Throughput,2.112871,catapult,CLB,629,catapult_fpga_area
Throughput,2.112871,catapult,LUT,3202,catapult_fpga_area
Throughput,2.112871,catapult,FF,284,catapult_fpga_area
Throughput,2.112871,catapult,DSP,1,catapult_fpga_area
Throughput,2.112871,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980962,catapult,CLB,776,catapult_fpga_area
Throughput,1.980962,catapult,LUT,4051,catapult_fpga_area
Throughput,1.980962,catapult,FF,301,catapult_fpga_area
Throughput,1.980962,catapult,DSP,1,catapult_fpga_area
Throughput,1.980962,catapult,BRAM,0,catapult_fpga_area
Throughput,1.881910,catapult,CLB,195,catapult_fpga_area
Throughput,1.881910,catapult,LUT,1006,catapult_fpga_area
Throughput,1.881910,catapult,FF,267,catapult_fpga_area
Throughput,1.881910,catapult,DSP,1,catapult_fpga_area
Throughput,1.881910,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975854,catapult,CLB,234,catapult_fpga_area
Throughput,1.975854,catapult,LUT,1156,catapult_fpga_area
Throughput,1.975854,catapult,FF,268,catapult_fpga_area
Throughput,1.975854,catapult,DSP,1,catapult_fpga_area
Throughput,1.975854,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906154,catapult,CLB,418,catapult_fpga_area
Throughput,1.906154,catapult,LUT,1865,catapult_fpga_area
Throughput,1.906154,catapult,FF,278,catapult_fpga_area
Throughput,1.906154,catapult,DSP,1,catapult_fpga_area
Throughput,1.906154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980471,catapult,CLB,309,catapult_fpga_area
Throughput,1.980471,catapult,LUT,1693,catapult_fpga_area
Throughput,1.980471,catapult,FF,271,catapult_fpga_area
Throughput,1.980471,catapult,DSP,1,catapult_fpga_area
Throughput,1.980471,catapult,BRAM,0,catapult_fpga_area
Throughput,1.944810,catapult,CLB,466,catapult_fpga_area
Throughput,1.944810,catapult,LUT,2206,catapult_fpga_area
Throughput,1.944810,catapult,FF,282,catapult_fpga_area
Throughput,1.944810,catapult,DSP,1,catapult_fpga_area
Throughput,1.944810,catapult,BRAM,0,catapult_fpga_area
Throughput,2.241286,catapult,CLB,587,catapult_fpga_area
Throughput,2.241286,catapult,LUT,2879,catapult_fpga_area
Throughput,2.241286,catapult,FF,287,catapult_fpga_area
Throughput,2.241286,catapult,DSP,1,catapult_fpga_area
Throughput,2.241286,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035568,catapult,CLB,505,catapult_fpga_area
Throughput,2.035568,catapult,LUT,2684,catapult_fpga_area
Throughput,2.035568,catapult,FF,286,catapult_fpga_area
Throughput,2.035568,catapult,DSP,1,catapult_fpga_area
Throughput,2.035568,catapult,BRAM,0,catapult_fpga_area
Throughput,2.085676,catapult,CLB,624,catapult_fpga_area
Throughput,2.085676,catapult,LUT,3040,catapult_fpga_area
Throughput,2.085676,catapult,FF,292,catapult_fpga_area
Throughput,2.085676,catapult,DSP,1,catapult_fpga_area
Throughput,2.085676,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006202,catapult,CLB,834,catapult_fpga_area
Throughput,2.006202,catapult,LUT,4431,catapult_fpga_area
Throughput,2.006202,catapult,FF,302,catapult_fpga_area
Throughput,2.006202,catapult,DSP,1,catapult_fpga_area
Throughput,2.006202,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027371,catapult,CLB,260,catapult_fpga_area
Throughput,2.027371,catapult,LUT,1379,catapult_fpga_area
Throughput,2.027371,catapult,FF,274,catapult_fpga_area
Throughput,2.027371,catapult,DSP,1,catapult_fpga_area
Throughput,2.027371,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030868,catapult,CLB,360,catapult_fpga_area
Throughput,2.030868,catapult,LUT,1708,catapult_fpga_area
Throughput,2.030868,catapult,FF,276,catapult_fpga_area
Throughput,2.030868,catapult,DSP,1,catapult_fpga_area
Throughput,2.030868,catapult,BRAM,0,catapult_fpga_area
Throughput,1.973756,catapult,CLB,520,catapult_fpga_area
Throughput,1.973756,catapult,LUT,2571,catapult_fpga_area
Throughput,1.973756,catapult,FF,286,catapult_fpga_area
Throughput,1.973756,catapult,DSP,1,catapult_fpga_area
Throughput,1.973756,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968118,catapult,CLB,500,catapult_fpga_area
Throughput,1.968118,catapult,LUT,2748,catapult_fpga_area
Throughput,1.968118,catapult,FF,293,catapult_fpga_area
Throughput,1.968118,catapult,DSP,1,catapult_fpga_area
Throughput,1.968118,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057154,catapult,CLB,654,catapult_fpga_area
Throughput,2.057154,catapult,LUT,3488,catapult_fpga_area
Throughput,2.057154,catapult,FF,298,catapult_fpga_area
Throughput,2.057154,catapult,DSP,1,catapult_fpga_area
Throughput,2.057154,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902622,catapult,CLB,796,catapult_fpga_area
Throughput,1.902622,catapult,LUT,4429,catapult_fpga_area
Throughput,1.902622,catapult,FF,307,catapult_fpga_area
Throughput,1.902622,catapult,DSP,1,catapult_fpga_area
Throughput,1.902622,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926073,catapult,CLB,126,catapult_fpga_area
Throughput,1.926073,catapult,LUT,648,catapult_fpga_area
Throughput,1.926073,catapult,FF,351,catapult_fpga_area
Throughput,1.926073,catapult,DSP,3,catapult_fpga_area
Throughput,1.926073,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991525,catapult,CLB,180,catapult_fpga_area
Throughput,1.991525,catapult,LUT,935,catapult_fpga_area
Throughput,1.991525,catapult,FF,354,catapult_fpga_area
Throughput,1.991525,catapult,DSP,3,catapult_fpga_area
Throughput,1.991525,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073859,catapult,CLB,271,catapult_fpga_area
Throughput,2.073859,catapult,LUT,1224,catapult_fpga_area
Throughput,2.073859,catapult,FF,360,catapult_fpga_area
Throughput,2.073859,catapult,DSP,3,catapult_fpga_area
Throughput,2.073859,catapult,BRAM,0,catapult_fpga_area
Throughput,1.876777,catapult,CLB,162,catapult_fpga_area
Throughput,1.876777,catapult,LUT,836,catapult_fpga_area
Throughput,1.876777,catapult,FF,263,catapult_fpga_area
Throughput,1.876777,catapult,DSP,3,catapult_fpga_area
Throughput,1.876777,catapult,BRAM,0,catapult_fpga_area
Throughput,1.988467,catapult,CLB,229,catapult_fpga_area
Throughput,1.988467,catapult,LUT,1089,catapult_fpga_area
Throughput,1.988467,catapult,FF,266,catapult_fpga_area
Throughput,1.988467,catapult,DSP,3,catapult_fpga_area
Throughput,1.988467,catapult,BRAM,0,catapult_fpga_area
Throughput,1.954012,catapult,CLB,318,catapult_fpga_area
Throughput,1.954012,catapult,LUT,1582,catapult_fpga_area
Throughput,1.954012,catapult,FF,272,catapult_fpga_area
Throughput,1.954012,catapult,DSP,3,catapult_fpga_area
Throughput,1.954012,catapult,BRAM,0,catapult_fpga_area
Throughput,1.910403,catapult,CLB,232,catapult_fpga_area
Throughput,1.910403,catapult,LUT,1170,catapult_fpga_area
Throughput,1.910403,catapult,FF,264,catapult_fpga_area
Throughput,1.910403,catapult,DSP,3,catapult_fpga_area
Throughput,1.910403,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957573,catapult,CLB,314,catapult_fpga_area
Throughput,1.957573,catapult,LUT,1507,catapult_fpga_area
Throughput,1.957573,catapult,FF,267,catapult_fpga_area
Throughput,1.957573,catapult,DSP,3,catapult_fpga_area
Throughput,1.957573,catapult,BRAM,0,catapult_fpga_area
Throughput,2.094460,catapult,CLB,468,catapult_fpga_area
Throughput,2.094460,catapult,LUT,2314,catapult_fpga_area
Throughput,2.094460,catapult,FF,281,catapult_fpga_area
Throughput,2.094460,catapult,DSP,3,catapult_fpga_area
Throughput,2.094460,catapult,BRAM,0,catapult_fpga_area
Throughput,2.026176,catapult,CLB,310,catapult_fpga_area
Throughput,2.026176,catapult,LUT,1657,catapult_fpga_area
Throughput,2.026176,catapult,FF,265,catapult_fpga_area
Throughput,2.026176,catapult,DSP,3,catapult_fpga_area
Throughput,2.026176,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084906,catapult,CLB,412,catapult_fpga_area
Throughput,2.084906,catapult,LUT,2133,catapult_fpga_area
Throughput,2.084906,catapult,FF,268,catapult_fpga_area
Throughput,2.084906,catapult,DSP,3,catapult_fpga_area
Throughput,2.084906,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975539,catapult,CLB,677,catapult_fpga_area
Throughput,1.975539,catapult,LUT,3432,catapult_fpga_area
Throughput,1.975539,catapult,FF,284,catapult_fpga_area
Throughput,1.975539,catapult,DSP,3,catapult_fpga_area
Throughput,1.975539,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,160,catapult_fpga_area
Throughput,1.932085,catapult,LUT,817,catapult_fpga_area
Throughput,1.932085,catapult,FF,263,catapult_fpga_area
Throughput,1.932085,catapult,DSP,3,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995918,catapult,CLB,215,catapult_fpga_area
Throughput,1.995918,catapult,LUT,1041,catapult_fpga_area
Throughput,1.995918,catapult,FF,266,catapult_fpga_area
Throughput,1.995918,catapult,DSP,3,catapult_fpga_area
Throughput,1.995918,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939717,catapult,CLB,309,catapult_fpga_area
Throughput,1.939717,catapult,LUT,1624,catapult_fpga_area
Throughput,1.939717,catapult,FF,272,catapult_fpga_area
Throughput,1.939717,catapult,DSP,3,catapult_fpga_area
Throughput,1.939717,catapult,BRAM,0,catapult_fpga_area
Throughput,1.896431,catapult,CLB,202,catapult_fpga_area
Throughput,1.896431,catapult,LUT,1098,catapult_fpga_area
Throughput,1.896431,catapult,FF,264,catapult_fpga_area
Throughput,1.896431,catapult,DSP,3,catapult_fpga_area
Throughput,1.896431,catapult,BRAM,0,catapult_fpga_area
Throughput,2.038415,catapult,CLB,272,catapult_fpga_area
Throughput,2.038415,catapult,LUT,1372,catapult_fpga_area
Throughput,2.038415,catapult,FF,267,catapult_fpga_area
Throughput,2.038415,catapult,DSP,3,catapult_fpga_area
Throughput,2.038415,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932737,catapult,CLB,473,catapult_fpga_area
Throughput,1.932737,catapult,LUT,2258,catapult_fpga_area
Throughput,1.932737,catapult,FF,273,catapult_fpga_area
Throughput,1.932737,catapult,DSP,3,catapult_fpga_area
Throughput,1.932737,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977227,catapult,CLB,328,catapult_fpga_area
Throughput,1.977227,catapult,LUT,1762,catapult_fpga_area
Throughput,1.977227,catapult,FF,265,catapult_fpga_area
Throughput,1.977227,catapult,DSP,3,catapult_fpga_area
Throughput,1.977227,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107870,catapult,CLB,435,catapult_fpga_area
Throughput,2.107870,catapult,LUT,2240,catapult_fpga_area
Throughput,2.107870,catapult,FF,268,catapult_fpga_area
Throughput,2.107870,catapult,DSP,3,catapult_fpga_area
Throughput,2.107870,catapult,BRAM,0,catapult_fpga_area
Throughput,1.958035,catapult,CLB,668,catapult_fpga_area
Throughput,1.958035,catapult,LUT,3314,catapult_fpga_area
Throughput,1.958035,catapult,FF,278,catapult_fpga_area
Throughput,1.958035,catapult,DSP,3,catapult_fpga_area
Throughput,1.958035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888836,catapult,CLB,236,catapult_fpga_area
Throughput,1.888836,catapult,LUT,1230,catapult_fpga_area
Throughput,1.888836,catapult,FF,264,catapult_fpga_area
Throughput,1.888836,catapult,DSP,3,catapult_fpga_area
Throughput,1.888836,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902713,catapult,CLB,345,catapult_fpga_area
Throughput,1.902713,catapult,LUT,1673,catapult_fpga_area
Throughput,1.902713,catapult,FF,267,catapult_fpga_area
Throughput,1.902713,catapult,DSP,3,catapult_fpga_area
Throughput,1.902713,catapult,BRAM,0,catapult_fpga_area
Throughput,1.940642,catapult,CLB,489,catapult_fpga_area
Throughput,1.940642,catapult,LUT,2440,catapult_fpga_area
Throughput,1.940642,catapult,FF,273,catapult_fpga_area
Throughput,1.940642,catapult,DSP,3,catapult_fpga_area
Throughput,1.940642,catapult,BRAM,0,catapult_fpga_area
Throughput,2.101775,catapult,CLB,343,catapult_fpga_area
Throughput,2.101775,catapult,LUT,1867,catapult_fpga_area
Throughput,2.101775,catapult,FF,265,catapult_fpga_area
Throughput,2.101775,catapult,DSP,3,catapult_fpga_area
Throughput,2.101775,catapult,BRAM,0,catapult_fpga_area
Throughput,1.969966,catapult,CLB,446,catapult_fpga_area
Throughput,1.969966,catapult,LUT,2230,catapult_fpga_area
Throughput,1.969966,catapult,FF,268,catapult_fpga_area
Throughput,1.969966,catapult,DSP,3,catapult_fpga_area
Throughput,1.969966,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034946,catapult,CLB,732,catapult_fpga_area
Throughput,2.034946,catapult,LUT,3532,catapult_fpga_area
Throughput,2.034946,catapult,FF,280,catapult_fpga_area
Throughput,2.034946,catapult,DSP,3,catapult_fpga_area
Throughput,2.034946,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040322,catapult,CLB,352,catapult_fpga_area
Throughput,2.040322,catapult,LUT,1952,catapult_fpga_area
Throughput,2.040322,catapult,FF,266,catapult_fpga_area
Throughput,2.040322,catapult,DSP,3,catapult_fpga_area
Throughput,2.040322,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012569,catapult,CLB,513,catapult_fpga_area
Throughput,2.012569,catapult,LUT,2810,catapult_fpga_area
Throughput,2.012569,catapult,FF,271,catapult_fpga_area
Throughput,2.012569,catapult,DSP,3,catapult_fpga_area
Throughput,2.012569,catapult,BRAM,0,catapult_fpga_area
Throughput,2.041016,catapult,CLB,718,catapult_fpga_area
Throughput,2.041016,catapult,LUT,3665,catapult_fpga_area
Throughput,2.041016,catapult,FF,282,catapult_fpga_area
Throughput,2.041016,catapult,DSP,3,catapult_fpga_area
Throughput,2.041016,catapult,BRAM,0,catapult_fpga_area
Throughput,1.706930,catapult,CLB,88,catapult_fpga_area
Throughput,1.706930,catapult,LUT,400,catapult_fpga_area
Throughput,1.706930,catapult,FF,300,catapult_fpga_area
Throughput,1.706930,catapult,DSP,1,catapult_fpga_area
Throughput,1.706930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.607797,catapult,CLB,118,catapult_fpga_area
Throughput,1.607797,catapult,LUT,485,catapult_fpga_area
Throughput,1.607797,catapult,FF,302,catapult_fpga_area
Throughput,1.607797,catapult,DSP,1,catapult_fpga_area
Throughput,1.607797,catapult,BRAM,0,catapult_fpga_area
Throughput,1.658658,catapult,CLB,171,catapult_fpga_area
Throughput,1.658658,catapult,LUT,606,catapult_fpga_area
Throughput,1.658658,catapult,FF,313,catapult_fpga_area
Throughput,1.658658,catapult,DSP,1,catapult_fpga_area
Throughput,1.658658,catapult,BRAM,0,catapult_fpga_area
Throughput,1.730472,catapult,CLB,100,catapult_fpga_area
Throughput,1.730472,catapult,LUT,453,catapult_fpga_area
Throughput,1.730472,catapult,FF,257,catapult_fpga_area
Throughput,1.730472,catapult,DSP,1,catapult_fpga_area
Throughput,1.730472,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829591,catapult,CLB,146,catapult_fpga_area
Throughput,1.829591,catapult,LUT,626,catapult_fpga_area
Throughput,1.829591,catapult,FF,260,catapult_fpga_area
Throughput,1.829591,catapult,DSP,1,catapult_fpga_area
Throughput,1.829591,catapult,BRAM,0,catapult_fpga_area
Throughput,1.732120,catapult,CLB,208,catapult_fpga_area
Throughput,1.732120,catapult,LUT,858,catapult_fpga_area
Throughput,1.732120,catapult,FF,268,catapult_fpga_area
Throughput,1.732120,catapult,DSP,1,catapult_fpga_area
Throughput,1.732120,catapult,BRAM,0,catapult_fpga_area
Throughput,1.852535,catapult,CLB,149,catapult_fpga_area
Throughput,1.852535,catapult,LUT,642,catapult_fpga_area
Throughput,1.852535,catapult,FF,265,catapult_fpga_area
Throughput,1.852535,catapult,DSP,1,catapult_fpga_area
Throughput,1.852535,catapult,BRAM,0,catapult_fpga_area
Throughput,1.923397,catapult,CLB,193,catapult_fpga_area
Throughput,1.923397,catapult,LUT,891,catapult_fpga_area
Throughput,1.923397,catapult,FF,267,catapult_fpga_area
Throughput,1.923397,catapult,DSP,1,catapult_fpga_area
Throughput,1.923397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.877255,catapult,CLB,254,catapult_fpga_area
Throughput,1.877255,catapult,LUT,1146,catapult_fpga_area
Throughput,1.877255,catapult,FF,274,catapult_fpga_area
Throughput,1.877255,catapult,DSP,1,catapult_fpga_area
Throughput,1.877255,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871069,catapult,CLB,189,catapult_fpga_area
Throughput,1.871069,catapult,LUT,954,catapult_fpga_area
Throughput,1.871069,catapult,FF,266,catapult_fpga_area
Throughput,1.871069,catapult,DSP,1,catapult_fpga_area
Throughput,1.871069,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934866,catapult,CLB,276,catapult_fpga_area
Throughput,1.934866,catapult,LUT,1292,catapult_fpga_area
Throughput,1.934866,catapult,FF,268,catapult_fpga_area
Throughput,1.934866,catapult,DSP,1,catapult_fpga_area
Throughput,1.934866,catapult,BRAM,0,catapult_fpga_area
Throughput,1.928039,catapult,CLB,464,catapult_fpga_area
Throughput,1.928039,catapult,LUT,1906,catapult_fpga_area
Throughput,1.928039,catapult,FF,282,catapult_fpga_area
Throughput,1.928039,catapult,DSP,1,catapult_fpga_area
Throughput,1.928039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.174104,catapult,CLB,104,catapult_fpga_area
Throughput,2.174104,catapult,LUT,528,catapult_fpga_area
Throughput,2.174104,catapult,FF,346,catapult_fpga_area
Throughput,2.174104,catapult,DSP,1,catapult_fpga_area
Throughput,2.174104,catapult,BRAM,0,catapult_fpga_area
Throughput,2.148437,catapult,CLB,170,catapult_fpga_area
Throughput,2.148437,catapult,LUT,748,catapult_fpga_area
Throughput,2.148437,catapult,FF,348,catapult_fpga_area
Throughput,2.148437,catapult,DSP,1,catapult_fpga_area
Throughput,2.148437,catapult,BRAM,0,catapult_fpga_area
Throughput,1.989023,catapult,CLB,235,catapult_fpga_area
Throughput,1.989023,catapult,LUT,984,catapult_fpga_area
Throughput,1.989023,catapult,FF,359,catapult_fpga_area
Throughput,1.989023,catapult,DSP,1,catapult_fpga_area
Throughput,1.989023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858078,catapult,CLB,148,catapult_fpga_area
Throughput,1.858078,catapult,LUT,720,catapult_fpga_area
Throughput,1.858078,catapult,FF,265,catapult_fpga_area
Throughput,1.858078,catapult,DSP,1,catapult_fpga_area
Throughput,1.858078,catapult,BRAM,0,catapult_fpga_area
Throughput,2.064793,catapult,CLB,205,catapult_fpga_area
Throughput,2.064793,catapult,LUT,901,catapult_fpga_area
Throughput,2.064793,catapult,FF,267,catapult_fpga_area
Throughput,2.064793,catapult,DSP,1,catapult_fpga_area
Throughput,2.064793,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925178,catapult,CLB,260,catapult_fpga_area
Throughput,1.925178,catapult,LUT,1181,catapult_fpga_area
Throughput,1.925178,catapult,FF,274,catapult_fpga_area
Throughput,1.925178,catapult,DSP,1,catapult_fpga_area
Throughput,1.925178,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864541,catapult,CLB,205,catapult_fpga_area
Throughput,1.864541,catapult,LUT,1032,catapult_fpga_area
Throughput,1.864541,catapult,FF,266,catapult_fpga_area
Throughput,1.864541,catapult,DSP,1,catapult_fpga_area
Throughput,1.864541,catapult,BRAM,0,catapult_fpga_area
Throughput,1.957062,catapult,CLB,294,catapult_fpga_area
Throughput,1.957062,catapult,LUT,1481,catapult_fpga_area
Throughput,1.957062,catapult,FF,269,catapult_fpga_area
Throughput,1.957062,catapult,DSP,1,catapult_fpga_area
Throughput,1.957062,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001321,catapult,CLB,450,catapult_fpga_area
Throughput,2.001321,catapult,LUT,1998,catapult_fpga_area
Throughput,2.001321,catapult,FF,283,catapult_fpga_area
Throughput,2.001321,catapult,DSP,1,catapult_fpga_area
Throughput,2.001321,catapult,BRAM,0,catapult_fpga_area
Throughput,2.222776,catapult,CLB,295,catapult_fpga_area
Throughput,2.222776,catapult,LUT,1587,catapult_fpga_area
Throughput,2.222776,catapult,FF,271,catapult_fpga_area
Throughput,2.222776,catapult,DSP,1,catapult_fpga_area
Throughput,2.222776,catapult,BRAM,0,catapult_fpga_area
Throughput,2.097771,catapult,CLB,477,catapult_fpga_area
Throughput,2.097771,catapult,LUT,2415,catapult_fpga_area
Throughput,2.097771,catapult,FF,276,catapult_fpga_area
Throughput,2.097771,catapult,DSP,1,catapult_fpga_area
Throughput,2.097771,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049040,catapult,CLB,642,catapult_fpga_area
Throughput,2.049040,catapult,LUT,2985,catapult_fpga_area
Throughput,2.049040,catapult,FF,289,catapult_fpga_area
Throughput,2.049040,catapult,DSP,1,catapult_fpga_area
Throughput,2.049040,catapult,BRAM,0,catapult_fpga_area
Throughput,1.902605,catapult,CLB,145,catapult_fpga_area
Throughput,1.902605,catapult,LUT,725,catapult_fpga_area
Throughput,1.902605,catapult,FF,265,catapult_fpga_area
Throughput,1.902605,catapult,DSP,1,catapult_fpga_area
Throughput,1.902605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849624,catapult,CLB,201,catapult_fpga_area
Throughput,1.849624,catapult,LUT,939,catapult_fpga_area
Throughput,1.849624,catapult,FF,267,catapult_fpga_area
Throughput,1.849624,catapult,DSP,1,catapult_fpga_area
Throughput,1.849624,catapult,BRAM,0,catapult_fpga_area
Throughput,1.858101,catapult,CLB,279,catapult_fpga_area
Throughput,1.858101,catapult,LUT,1230,catapult_fpga_area
Throughput,1.858101,catapult,FF,276,catapult_fpga_area
Throughput,1.858101,catapult,DSP,1,catapult_fpga_area
Throughput,1.858101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.934595,catapult,CLB,222,catapult_fpga_area
Throughput,1.934595,catapult,LUT,1117,catapult_fpga_area
Throughput,1.934595,catapult,FF,266,catapult_fpga_area
Throughput,1.934595,catapult,DSP,1,catapult_fpga_area
Throughput,1.934595,catapult,BRAM,0,catapult_fpga_area
Throughput,1.947780,catapult,CLB,292,catapult_fpga_area
Throughput,1.947780,catapult,LUT,1472,catapult_fpga_area
Throughput,1.947780,catapult,FF,269,catapult_fpga_area
Throughput,1.947780,catapult,DSP,1,catapult_fpga_area
Throughput,1.947780,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932241,catapult,CLB,442,catapult_fpga_area
Throughput,1.932241,catapult,LUT,2135,catapult_fpga_area
Throughput,1.932241,catapult,FF,285,catapult_fpga_area
Throughput,1.932241,catapult,DSP,1,catapult_fpga_area
Throughput,1.932241,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007441,catapult,CLB,514,catapult_fpga_area
Throughput,2.007441,catapult,LUT,2625,catapult_fpga_area
Throughput,2.007441,catapult,FF,279,catapult_fpga_area
Throughput,2.007441,catapult,DSP,1,catapult_fpga_area
Throughput,2.007441,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049582,catapult,CLB,536,catapult_fpga_area
Throughput,2.049582,catapult,LUT,2650,catapult_fpga_area
Throughput,2.049582,catapult,FF,282,catapult_fpga_area
Throughput,2.049582,catapult,DSP,1,catapult_fpga_area
Throughput,2.049582,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027875,catapult,CLB,225,catapult_fpga_area
Throughput,2.027875,catapult,LUT,1101,catapult_fpga_area
Throughput,2.027875,catapult,FF,266,catapult_fpga_area
Throughput,2.027875,catapult,DSP,1,catapult_fpga_area
Throughput,2.027875,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823251,catapult,CLB,259,catapult_fpga_area
Throughput,1.823251,catapult,LUT,1362,catapult_fpga_area
Throughput,1.823251,catapult,FF,270,catapult_fpga_area
Throughput,1.823251,catapult,DSP,1,catapult_fpga_area
Throughput,1.823251,catapult,BRAM,0,catapult_fpga_area
Throughput,2.062019,catapult,CLB,428,catapult_fpga_area
Throughput,2.062019,catapult,LUT,1853,catapult_fpga_area
Throughput,2.062019,catapult,FF,279,catapult_fpga_area
Throughput,2.062019,catapult,DSP,1,catapult_fpga_area
Throughput,2.062019,catapult,BRAM,0,catapult_fpga_area
Throughput,2.001224,catapult,CLB,338,catapult_fpga_area
Throughput,2.001224,catapult,LUT,1720,catapult_fpga_area
Throughput,2.001224,catapult,FF,272,catapult_fpga_area
Throughput,2.001224,catapult,DSP,1,catapult_fpga_area
Throughput,2.001224,catapult,BRAM,0,catapult_fpga_area
Throughput,2.084334,catapult,CLB,469,catapult_fpga_area
Throughput,2.084334,catapult,LUT,2400,catapult_fpga_area
Throughput,2.084334,catapult,FF,275,catapult_fpga_area
Throughput,2.084334,catapult,DSP,1,catapult_fpga_area
Throughput,2.084334,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977916,catapult,CLB,598,catapult_fpga_area
Throughput,1.977916,catapult,LUT,3147,catapult_fpga_area
Throughput,1.977916,catapult,FF,285,catapult_fpga_area
Throughput,1.977916,catapult,DSP,1,catapult_fpga_area
Throughput,1.977916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.592291,catapult,CLB,109,catapult_fpga_area
Throughput,1.592291,catapult,LUT,463,catapult_fpga_area
Throughput,1.592291,catapult,FF,388,catapult_fpga_area
Throughput,1.592291,catapult,DSP,1,catapult_fpga_area
Throughput,1.592291,catapult,BRAM,0,catapult_fpga_area
Throughput,1.614770,catapult,CLB,146,catapult_fpga_area
Throughput,1.614770,catapult,LUT,621,catapult_fpga_area
Throughput,1.614770,catapult,FF,393,catapult_fpga_area
Throughput,1.614770,catapult,DSP,1,catapult_fpga_area
Throughput,1.614770,catapult,BRAM,0,catapult_fpga_area
Throughput,1.636079,catapult,CLB,235,catapult_fpga_area
Throughput,1.636079,catapult,LUT,763,catapult_fpga_area
Throughput,1.636079,catapult,FF,325,catapult_fpga_area
Throughput,1.636079,catapult,DSP,1,catapult_fpga_area
Throughput,1.636079,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083970,catapult,CLB,146,catapult_fpga_area
Throughput,2.083970,catapult,LUT,724,catapult_fpga_area
Throughput,2.083970,catapult,FF,522,catapult_fpga_area
Throughput,2.083970,catapult,DSP,1,catapult_fpga_area
Throughput,2.083970,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968077,catapult,CLB,223,catapult_fpga_area
Throughput,1.968077,catapult,LUT,1063,catapult_fpga_area
Throughput,1.968077,catapult,FF,524,catapult_fpga_area
Throughput,1.968077,catapult,DSP,1,catapult_fpga_area
Throughput,1.968077,catapult,BRAM,0,catapult_fpga_area
Throughput,2.102232,catapult,CLB,271,catapult_fpga_area
Throughput,2.102232,catapult,LUT,1255,catapult_fpga_area
Throughput,2.102232,catapult,FF,384,catapult_fpga_area
Throughput,2.102232,catapult,DSP,1,catapult_fpga_area
Throughput,2.102232,catapult,BRAM,0,catapult_fpga_area
Throughput,1.849011,catapult,CLB,236,catapult_fpga_area
Throughput,1.849011,catapult,LUT,1137,catapult_fpga_area
Throughput,1.849011,catapult,FF,572,catapult_fpga_area
Throughput,1.849011,catapult,DSP,1,catapult_fpga_area
Throughput,1.849011,catapult,BRAM,0,catapult_fpga_area
Throughput,1.866101,catapult,CLB,318,catapult_fpga_area
Throughput,1.866101,catapult,LUT,1524,catapult_fpga_area
Throughput,1.866101,catapult,FF,575,catapult_fpga_area
Throughput,1.866101,catapult,DSP,1,catapult_fpga_area
Throughput,1.866101,catapult,BRAM,0,catapult_fpga_area
Throughput,1.798208,catapult,CLB,378,catapult_fpga_area
Throughput,1.798208,catapult,LUT,1701,catapult_fpga_area
Throughput,1.798208,catapult,FF,277,catapult_fpga_area
Throughput,1.798208,catapult,DSP,1,catapult_fpga_area
Throughput,1.798208,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972318,catapult,CLB,375,catapult_fpga_area
Throughput,1.972318,catapult,LUT,1779,catapult_fpga_area
Throughput,1.972318,catapult,FF,885,catapult_fpga_area
Throughput,1.972318,catapult,DSP,1,catapult_fpga_area
Throughput,1.972318,catapult,BRAM,0,catapult_fpga_area
Throughput,1.948674,catapult,CLB,524,catapult_fpga_area
Throughput,1.948674,catapult,LUT,2679,catapult_fpga_area
Throughput,1.948674,catapult,FF,885,catapult_fpga_area
Throughput,1.948674,catapult,DSP,1,catapult_fpga_area
Throughput,1.948674,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909813,catapult,CLB,546,catapult_fpga_area
Throughput,1.909813,catapult,LUT,2659,catapult_fpga_area
Throughput,1.909813,catapult,FF,289,catapult_fpga_area
Throughput,1.909813,catapult,DSP,1,catapult_fpga_area
Throughput,1.909813,catapult,BRAM,0,catapult_fpga_area
Throughput,2.288917,catapult,CLB,138,catapult_fpga_area
Throughput,2.288917,catapult,LUT,695,catapult_fpga_area
Throughput,2.288917,catapult,FF,523,catapult_fpga_area
Throughput,2.288917,catapult,DSP,1,catapult_fpga_area
Throughput,2.288917,catapult,BRAM,0,catapult_fpga_area
Throughput,2.269950,catapult,CLB,178,catapult_fpga_area
Throughput,2.269950,catapult,LUT,971,catapult_fpga_area
Throughput,2.269950,catapult,FF,526,catapult_fpga_area
Throughput,2.269950,catapult,DSP,1,catapult_fpga_area
Throughput,2.269950,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098310,catapult,CLB,297,catapult_fpga_area
Throughput,2.098310,catapult,LUT,1167,catapult_fpga_area
Throughput,2.098310,catapult,FF,382,catapult_fpga_area
Throughput,2.098310,catapult,DSP,1,catapult_fpga_area
Throughput,2.098310,catapult,BRAM,0,catapult_fpga_area
Throughput,1.772345,catapult,CLB,239,catapult_fpga_area
Throughput,1.772345,catapult,LUT,1138,catapult_fpga_area
Throughput,1.772345,catapult,FF,569,catapult_fpga_area
Throughput,1.772345,catapult,DSP,1,catapult_fpga_area
Throughput,1.772345,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865294,catapult,CLB,312,catapult_fpga_area
Throughput,1.865294,catapult,LUT,1510,catapult_fpga_area
Throughput,1.865294,catapult,FF,572,catapult_fpga_area
Throughput,1.865294,catapult,DSP,1,catapult_fpga_area
Throughput,1.865294,catapult,BRAM,0,catapult_fpga_area
Throughput,1.784754,catapult,CLB,401,catapult_fpga_area
Throughput,1.784754,catapult,LUT,1838,catapult_fpga_area
Throughput,1.784754,catapult,FF,281,catapult_fpga_area
Throughput,1.784754,catapult,DSP,1,catapult_fpga_area
Throughput,1.784754,catapult,BRAM,0,catapult_fpga_area
Throughput,2.115194,catapult,CLB,415,catapult_fpga_area
Throughput,2.115194,catapult,LUT,1861,catapult_fpga_area
Throughput,2.115194,catapult,FF,886,catapult_fpga_area
Throughput,2.115194,catapult,DSP,1,catapult_fpga_area
Throughput,2.115194,catapult,BRAM,0,catapult_fpga_area
Throughput,2.073288,catapult,CLB,506,catapult_fpga_area
Throughput,2.073288,catapult,LUT,2707,catapult_fpga_area
Throughput,2.073288,catapult,FF,887,catapult_fpga_area
Throughput,2.073288,catapult,DSP,1,catapult_fpga_area
Throughput,2.073288,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996968,catapult,CLB,557,catapult_fpga_area
Throughput,1.996968,catapult,LUT,2741,catapult_fpga_area
Throughput,1.996968,catapult,FF,290,catapult_fpga_area
Throughput,1.996968,catapult,DSP,1,catapult_fpga_area
Throughput,1.996968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.171539,catapult,CLB,617,catapult_fpga_area
Throughput,2.171539,catapult,LUT,3023,catapult_fpga_area
Throughput,2.171539,catapult,FF,1504,catapult_fpga_area
Throughput,2.171539,catapult,DSP,1,catapult_fpga_area
Throughput,2.171539,catapult,BRAM,0,catapult_fpga_area
Throughput,2.060106,catapult,CLB,779,catapult_fpga_area
Throughput,2.060106,catapult,LUT,4633,catapult_fpga_area
Throughput,2.060106,catapult,FF,1502,catapult_fpga_area
Throughput,2.060106,catapult,DSP,1,catapult_fpga_area
Throughput,2.060106,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987300,catapult,CLB,819,catapult_fpga_area
Throughput,1.987300,catapult,LUT,4281,catapult_fpga_area
Throughput,1.987300,catapult,FF,300,catapult_fpga_area
Throughput,1.987300,catapult,DSP,1,catapult_fpga_area
Throughput,1.987300,catapult,BRAM,0,catapult_fpga_area
Throughput,1.805843,catapult,CLB,219,catapult_fpga_area
Throughput,1.805843,catapult,LUT,1035,catapult_fpga_area
Throughput,1.805843,catapult,FF,568,catapult_fpga_area
Throughput,1.805843,catapult,DSP,1,catapult_fpga_area
Throughput,1.805843,catapult,BRAM,0,catapult_fpga_area
Throughput,1.955003,catapult,CLB,272,catapult_fpga_area
Throughput,1.955003,catapult,LUT,1367,catapult_fpga_area
Throughput,1.955003,catapult,FF,572,catapult_fpga_area
Throughput,1.955003,catapult,DSP,1,catapult_fpga_area
Throughput,1.955003,catapult,BRAM,0,catapult_fpga_area
Throughput,1.823640,catapult,CLB,314,catapult_fpga_area
Throughput,1.823640,catapult,LUT,1473,catapult_fpga_area
Throughput,1.823640,catapult,FF,275,catapult_fpga_area
Throughput,1.823640,catapult,DSP,1,catapult_fpga_area
Throughput,1.823640,catapult,BRAM,0,catapult_fpga_area
Throughput,2.034567,catapult,CLB,376,catapult_fpga_area
Throughput,2.034567,catapult,LUT,1801,catapult_fpga_area
Throughput,2.034567,catapult,FF,882,catapult_fpga_area
Throughput,2.034567,catapult,DSP,1,catapult_fpga_area
Throughput,2.034567,catapult,BRAM,0,catapult_fpga_area
Throughput,1.951452,catapult,CLB,516,catapult_fpga_area
Throughput,1.951452,catapult,LUT,2591,catapult_fpga_area
Throughput,1.951452,catapult,FF,887,catapult_fpga_area
Throughput,1.951452,catapult,DSP,1,catapult_fpga_area
Throughput,1.951452,catapult,BRAM,0,catapult_fpga_area
Throughput,1.903456,catapult,CLB,574,catapult_fpga_area
Throughput,1.903456,catapult,LUT,2771,catapult_fpga_area
Throughput,1.903456,catapult,FF,287,catapult_fpga_area
Throughput,1.903456,catapult,DSP,1,catapult_fpga_area
Throughput,1.903456,catapult,BRAM,0,catapult_fpga_area
Throughput,2.054090,catapult,CLB,687,catapult_fpga_area
Throughput,2.054090,catapult,LUT,3141,catapult_fpga_area
Throughput,2.054090,catapult,FF,1507,catapult_fpga_area
Throughput,2.054090,catapult,DSP,1,catapult_fpga_area
Throughput,2.054090,catapult,BRAM,0,catapult_fpga_area
Throughput,2.242550,catapult,CLB,960,catapult_fpga_area
Throughput,2.242550,catapult,LUT,4891,catapult_fpga_area
Throughput,2.242550,catapult,FF,1509,catapult_fpga_area
Throughput,2.242550,catapult,DSP,1,catapult_fpga_area
Throughput,2.242550,catapult,BRAM,0,catapult_fpga_area
Throughput,2.146564,catapult,CLB,873,catapult_fpga_area
Throughput,2.146564,catapult,LUT,4463,catapult_fpga_area
Throughput,2.146564,catapult,FF,305,catapult_fpga_area
Throughput,2.146564,catapult,DSP,1,catapult_fpga_area
Throughput,2.146564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992703,catapult,CLB,330,catapult_fpga_area
Throughput,1.992703,catapult,LUT,1607,catapult_fpga_area
Throughput,1.992703,catapult,FF,877,catapult_fpga_area
Throughput,1.992703,catapult,DSP,1,catapult_fpga_area
Throughput,1.992703,catapult,BRAM,0,catapult_fpga_area
Throughput,1.977717,catapult,CLB,479,catapult_fpga_area
Throughput,1.977717,catapult,LUT,2235,catapult_fpga_area
Throughput,1.977717,catapult,FF,280,catapult_fpga_area
Throughput,1.977717,catapult,DSP,1,catapult_fpga_area
Throughput,1.977717,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009281,catapult,CLB,645,catapult_fpga_area
Throughput,2.009281,catapult,LUT,3435,catapult_fpga_area
Throughput,2.009281,catapult,FF,1509,catapult_fpga_area
Throughput,2.009281,catapult,DSP,1,catapult_fpga_area
Throughput,2.009281,catapult,BRAM,0,catapult_fpga_area
Throughput,2.066877,catapult,CLB,849,catapult_fpga_area
Throughput,2.066877,catapult,LUT,4660,catapult_fpga_area
Throughput,2.066877,catapult,FF,1515,catapult_fpga_area
Throughput,2.066877,catapult,DSP,1,catapult_fpga_area
Throughput,2.066877,catapult,BRAM,0,catapult_fpga_area
Throughput,2.108083,catapult,CLB,869,catapult_fpga_area
Throughput,2.108083,catapult,LUT,4461,catapult_fpga_area
Throughput,2.108083,catapult,FF,314,catapult_fpga_area
Throughput,2.108083,catapult,DSP,1,catapult_fpga_area
Throughput,2.108083,catapult,BRAM,0,catapult_fpga_area
Throughput,2.070266,catapult,CLB,150,catapult_fpga_area
Throughput,2.070266,catapult,LUT,746,catapult_fpga_area
Throughput,2.070266,catapult,FF,336,catapult_fpga_area
Throughput,2.070266,catapult,DSP,1,catapult_fpga_area
Throughput,2.070266,catapult,BRAM,0,catapult_fpga_area
Throughput,2.099140,catapult,CLB,182,catapult_fpga_area
Throughput,2.099140,catapult,LUT,836,catapult_fpga_area
Throughput,2.099140,catapult,FF,337,catapult_fpga_area
Throughput,2.099140,catapult,DSP,1,catapult_fpga_area
Throughput,2.099140,catapult,BRAM,0,catapult_fpga_area
Throughput,2.141053,catapult,CLB,335,catapult_fpga_area
Throughput,2.141053,catapult,LUT,1310,catapult_fpga_area
Throughput,2.141053,catapult,FF,351,catapult_fpga_area
Throughput,2.141053,catapult,DSP,1,catapult_fpga_area
Throughput,2.141053,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842746,catapult,CLB,193,catapult_fpga_area
Throughput,1.842746,catapult,LUT,992,catapult_fpga_area
Throughput,1.842746,catapult,FF,264,catapult_fpga_area
Throughput,1.842746,catapult,DSP,1,catapult_fpga_area
Throughput,1.842746,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885584,catapult,CLB,225,catapult_fpga_area
Throughput,1.885584,catapult,LUT,1120,catapult_fpga_area
Throughput,1.885584,catapult,FF,270,catapult_fpga_area
Throughput,1.885584,catapult,DSP,1,catapult_fpga_area
Throughput,1.885584,catapult,BRAM,0,catapult_fpga_area
Throughput,1.984997,catapult,CLB,407,catapult_fpga_area
Throughput,1.984997,catapult,LUT,1738,catapult_fpga_area
Throughput,1.984997,catapult,FF,273,catapult_fpga_area
Throughput,1.984997,catapult,DSP,1,catapult_fpga_area
Throughput,1.984997,catapult,BRAM,0,catapult_fpga_area
Throughput,1.905938,catapult,CLB,250,catapult_fpga_area
Throughput,1.905938,catapult,LUT,1289,catapult_fpga_area
Throughput,1.905938,catapult,FF,265,catapult_fpga_area
Throughput,1.905938,catapult,DSP,1,catapult_fpga_area
Throughput,1.905938,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991841,catapult,CLB,341,catapult_fpga_area
Throughput,1.991841,catapult,LUT,1738,catapult_fpga_area
Throughput,1.991841,catapult,FF,266,catapult_fpga_area
Throughput,1.991841,catapult,DSP,1,catapult_fpga_area
Throughput,1.991841,catapult,BRAM,0,catapult_fpga_area
Throughput,1.922699,catapult,CLB,478,catapult_fpga_area
Throughput,1.922699,catapult,LUT,2130,catapult_fpga_area
Throughput,1.922699,catapult,FF,275,catapult_fpga_area
Throughput,1.922699,catapult,DSP,1,catapult_fpga_area
Throughput,1.922699,catapult,BRAM,0,catapult_fpga_area
Throughput,1.961741,catapult,CLB,346,catapult_fpga_area
Throughput,1.961741,catapult,LUT,1851,catapult_fpga_area
Throughput,1.961741,catapult,FF,272,catapult_fpga_area
Throughput,1.961741,catapult,DSP,1,catapult_fpga_area
Throughput,1.961741,catapult,BRAM,0,catapult_fpga_area
Throughput,2.025759,catapult,CLB,455,catapult_fpga_area
Throughput,2.025759,catapult,LUT,2334,catapult_fpga_area
Throughput,2.025759,catapult,FF,270,catapult_fpga_area
Throughput,2.025759,catapult,DSP,1,catapult_fpga_area
Throughput,2.025759,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909828,catapult,CLB,681,catapult_fpga_area
Throughput,1.909828,catapult,LUT,3412,catapult_fpga_area
Throughput,1.909828,catapult,FF,293,catapult_fpga_area
Throughput,1.909828,catapult,DSP,1,catapult_fpga_area
Throughput,1.909828,catapult,BRAM,0,catapult_fpga_area
Throughput,1.863728,catapult,CLB,200,catapult_fpga_area
Throughput,1.863728,catapult,LUT,1042,catapult_fpga_area
Throughput,1.863728,catapult,FF,264,catapult_fpga_area
Throughput,1.863728,catapult,DSP,1,catapult_fpga_area
Throughput,1.863728,catapult,BRAM,0,catapult_fpga_area
Throughput,1.918680,catapult,CLB,238,catapult_fpga_area
Throughput,1.918680,catapult,LUT,1209,catapult_fpga_area
Throughput,1.918680,catapult,FF,270,catapult_fpga_area
Throughput,1.918680,catapult,DSP,1,catapult_fpga_area
Throughput,1.918680,catapult,BRAM,0,catapult_fpga_area
Throughput,1.967346,catapult,CLB,391,catapult_fpga_area
Throughput,1.967346,catapult,LUT,1679,catapult_fpga_area
Throughput,1.967346,catapult,FF,278,catapult_fpga_area
Throughput,1.967346,catapult,DSP,1,catapult_fpga_area
Throughput,1.967346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.999198,catapult,CLB,271,catapult_fpga_area
Throughput,1.999198,catapult,LUT,1441,catapult_fpga_area
Throughput,1.999198,catapult,FF,269,catapult_fpga_area
Throughput,1.999198,catapult,DSP,1,catapult_fpga_area
Throughput,1.999198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.233644,catapult,CLB,332,catapult_fpga_area
Throughput,2.233644,catapult,LUT,1717,catapult_fpga_area
Throughput,2.233644,catapult,FF,274,catapult_fpga_area
Throughput,2.233644,catapult,DSP,1,catapult_fpga_area
Throughput,2.233644,catapult,BRAM,0,catapult_fpga_area
Throughput,2.009442,catapult,CLB,488,catapult_fpga_area
Throughput,2.009442,catapult,LUT,2479,catapult_fpga_area
Throughput,2.009442,catapult,FF,286,catapult_fpga_area
Throughput,2.009442,catapult,DSP,1,catapult_fpga_area
Throughput,2.009442,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035607,catapult,CLB,419,catapult_fpga_area
Throughput,2.035607,catapult,LUT,2264,catapult_fpga_area
Throughput,2.035607,catapult,FF,273,catapult_fpga_area
Throughput,2.035607,catapult,DSP,1,catapult_fpga_area
Throughput,2.035607,catapult,BRAM,0,catapult_fpga_area
Throughput,2.057955,catapult,CLB,517,catapult_fpga_area
Throughput,2.057955,catapult,LUT,2668,catapult_fpga_area
Throughput,2.057955,catapult,FF,279,catapult_fpga_area
Throughput,2.057955,catapult,DSP,1,catapult_fpga_area
Throughput,2.057955,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015819,catapult,CLB,741,catapult_fpga_area
Throughput,2.015819,catapult,LUT,3442,catapult_fpga_area
Throughput,2.015819,catapult,FF,290,catapult_fpga_area
Throughput,2.015819,catapult,DSP,1,catapult_fpga_area
Throughput,2.015819,catapult,BRAM,0,catapult_fpga_area
Throughput,2.041820,catapult,CLB,540,catapult_fpga_area
Throughput,2.041820,catapult,LUT,3088,catapult_fpga_area
Throughput,2.041820,catapult,FF,279,catapult_fpga_area
Throughput,2.041820,catapult,DSP,1,catapult_fpga_area
Throughput,2.041820,catapult,BRAM,0,catapult_fpga_area
Throughput,2.098207,catapult,CLB,295,catapult_fpga_area
Throughput,2.098207,catapult,LUT,1547,catapult_fpga_area
Throughput,2.098207,catapult,FF,267,catapult_fpga_area
Throughput,2.098207,catapult,DSP,1,catapult_fpga_area
Throughput,2.098207,catapult,BRAM,0,catapult_fpga_area
Throughput,2.090988,catapult,CLB,375,catapult_fpga_area
Throughput,2.090988,catapult,LUT,1909,catapult_fpga_area
Throughput,2.090988,catapult,FF,277,catapult_fpga_area
Throughput,2.090988,catapult,DSP,1,catapult_fpga_area
Throughput,2.090988,catapult,BRAM,0,catapult_fpga_area
Throughput,2.005533,catapult,CLB,519,catapult_fpga_area
Throughput,2.005533,catapult,LUT,2573,catapult_fpga_area
Throughput,2.005533,catapult,FF,287,catapult_fpga_area
Throughput,2.005533,catapult,DSP,1,catapult_fpga_area
Throughput,2.005533,catapult,BRAM,0,catapult_fpga_area
Throughput,2.040638,catapult,CLB,458,catapult_fpga_area
Throughput,2.040638,catapult,LUT,2400,catapult_fpga_area
Throughput,2.040638,catapult,FF,281,catapult_fpga_area
Throughput,2.040638,catapult,DSP,1,catapult_fpga_area
Throughput,2.040638,catapult,BRAM,0,catapult_fpga_area
Throughput,2.107457,catapult,CLB,560,catapult_fpga_area
Throughput,2.107457,catapult,LUT,2942,catapult_fpga_area
Throughput,2.107457,catapult,FF,287,catapult_fpga_area
Throughput,2.107457,catapult,DSP,1,catapult_fpga_area
Throughput,2.107457,catapult,BRAM,0,catapult_fpga_area
Throughput,2.037612,catapult,CLB,790,catapult_fpga_area
Throughput,2.037612,catapult,LUT,4107,catapult_fpga_area
Throughput,2.037612,catapult,FF,296,catapult_fpga_area
Throughput,2.037612,catapult,DSP,1,catapult_fpga_area
Throughput,2.037612,catapult,BRAM,0,catapult_fpga_area
Throughput,2.104049,catapult,CLB,662,catapult_fpga_area
Throughput,2.104049,catapult,LUT,3634,catapult_fpga_area
Throughput,2.104049,catapult,FF,293,catapult_fpga_area
Throughput,2.104049,catapult,DSP,1,catapult_fpga_area
Throughput,2.104049,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022996,catapult,CLB,408,catapult_fpga_area
Throughput,2.022996,catapult,LUT,2281,catapult_fpga_area
Throughput,2.022996,catapult,FF,284,catapult_fpga_area
Throughput,2.022996,catapult,DSP,1,catapult_fpga_area
Throughput,2.022996,catapult,BRAM,0,catapult_fpga_area
Throughput,2.100069,catapult,CLB,515,catapult_fpga_area
Throughput,2.100069,catapult,LUT,2765,catapult_fpga_area
Throughput,2.100069,catapult,FF,288,catapult_fpga_area
Throughput,2.100069,catapult,DSP,1,catapult_fpga_area
Throughput,2.100069,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019736,catapult,CLB,804,catapult_fpga_area
Throughput,2.019736,catapult,LUT,4055,catapult_fpga_area
Throughput,2.019736,catapult,FF,300,catapult_fpga_area
Throughput,2.019736,catapult,DSP,1,catapult_fpga_area
Throughput,2.019736,catapult,BRAM,0,catapult_fpga_area
Throughput,2.179397,catapult,CLB,645,catapult_fpga_area
Throughput,2.179397,catapult,LUT,3617,catapult_fpga_area
Throughput,2.179397,catapult,FF,304,catapult_fpga_area
Throughput,2.179397,catapult,DSP,1,catapult_fpga_area
Throughput,2.179397,catapult,BRAM,0,catapult_fpga_area
Throughput,1.829862,catapult,CLB,131,catapult_fpga_area
Throughput,1.829862,catapult,LUT,659,catapult_fpga_area
Throughput,1.829862,catapult,FF,264,catapult_fpga_area
Throughput,1.829862,catapult,DSP,1,catapult_fpga_area
Throughput,1.829862,catapult,BRAM,0,catapult_fpga_area
Throughput,1.801415,catapult,CLB,212,catapult_fpga_area
Throughput,1.801415,catapult,LUT,991,catapult_fpga_area
Throughput,1.801415,catapult,FF,266,catapult_fpga_area
Throughput,1.801415,catapult,DSP,1,catapult_fpga_area
Throughput,1.801415,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833562,catapult,CLB,308,catapult_fpga_area
Throughput,1.833562,catapult,LUT,1431,catapult_fpga_area
Throughput,1.833562,catapult,FF,275,catapult_fpga_area
Throughput,1.833562,catapult,DSP,1,catapult_fpga_area
Throughput,1.833562,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833765,catapult,CLB,129,catapult_fpga_area
Throughput,1.833765,catapult,LUT,643,catapult_fpga_area
Throughput,1.833765,catapult,FF,265,catapult_fpga_area
Throughput,1.833765,catapult,DSP,1,catapult_fpga_area
Throughput,1.833765,catapult,BRAM,0,catapult_fpga_area
Throughput,1.822434,catapult,CLB,221,catapult_fpga_area
Throughput,1.822434,catapult,LUT,994,catapult_fpga_area
Throughput,1.822434,catapult,FF,269,catapult_fpga_area
Throughput,1.822434,catapult,DSP,1,catapult_fpga_area
Throughput,1.822434,catapult,BRAM,0,catapult_fpga_area
Throughput,1.838159,catapult,CLB,350,catapult_fpga_area
Throughput,1.838159,catapult,LUT,1525,catapult_fpga_area
Throughput,1.838159,catapult,FF,277,catapult_fpga_area
Throughput,1.838159,catapult,DSP,1,catapult_fpga_area
Throughput,1.838159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.808894,catapult,CLB,145,catapult_fpga_area
Throughput,1.808894,catapult,LUT,777,catapult_fpga_area
Throughput,1.808894,catapult,FF,266,catapult_fpga_area
Throughput,1.808894,catapult,DSP,1,catapult_fpga_area
Throughput,1.808894,catapult,BRAM,0,catapult_fpga_area
Throughput,1.781378,catapult,CLB,264,catapult_fpga_area
Throughput,1.781378,catapult,LUT,1196,catapult_fpga_area
Throughput,1.781378,catapult,FF,269,catapult_fpga_area
Throughput,1.781378,catapult,DSP,1,catapult_fpga_area
Throughput,1.781378,catapult,BRAM,0,catapult_fpga_area
Throughput,1.724496,catapult,CLB,378,catapult_fpga_area
Throughput,1.724496,catapult,LUT,1787,catapult_fpga_area
Throughput,1.724496,catapult,FF,278,catapult_fpga_area
Throughput,1.724496,catapult,DSP,1,catapult_fpga_area
Throughput,1.724496,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909410,catapult,CLB,155,catapult_fpga_area
Throughput,1.909410,catapult,LUT,812,catapult_fpga_area
Throughput,1.909410,catapult,FF,267,catapult_fpga_area
Throughput,1.909410,catapult,DSP,1,catapult_fpga_area
Throughput,1.909410,catapult,BRAM,0,catapult_fpga_area
Throughput,1.864785,catapult,CLB,252,catapult_fpga_area
Throughput,1.864785,catapult,LUT,1322,catapult_fpga_area
Throughput,1.864785,catapult,FF,270,catapult_fpga_area
Throughput,1.864785,catapult,DSP,1,catapult_fpga_area
Throughput,1.864785,catapult,BRAM,0,catapult_fpga_area
Throughput,1.851601,catapult,CLB,149,catapult_fpga_area
Throughput,1.851601,catapult,LUT,783,catapult_fpga_area
Throughput,1.851601,catapult,FF,265,catapult_fpga_area
Throughput,1.851601,catapult,DSP,1,catapult_fpga_area
Throughput,1.851601,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888605,catapult,CLB,233,catapult_fpga_area
Throughput,1.888605,catapult,LUT,1131,catapult_fpga_area
Throughput,1.888605,catapult,FF,269,catapult_fpga_area
Throughput,1.888605,catapult,DSP,1,catapult_fpga_area
Throughput,1.888605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.932085,catapult,CLB,414,catapult_fpga_area
Throughput,1.932085,catapult,LUT,1799,catapult_fpga_area
Throughput,1.932085,catapult,FF,276,catapult_fpga_area
Throughput,1.932085,catapult,DSP,1,catapult_fpga_area
Throughput,1.932085,catapult,BRAM,0,catapult_fpga_area
Throughput,1.806015,catapult,CLB,202,catapult_fpga_area
Throughput,1.806015,catapult,LUT,935,catapult_fpga_area
Throughput,1.806015,catapult,FF,266,catapult_fpga_area
Throughput,1.806015,catapult,DSP,1,catapult_fpga_area
Throughput,1.806015,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868913,catapult,CLB,275,catapult_fpga_area
Throughput,1.868913,catapult,LUT,1303,catapult_fpga_area
Throughput,1.868913,catapult,FF,270,catapult_fpga_area
Throughput,1.868913,catapult,DSP,1,catapult_fpga_area
Throughput,1.868913,catapult,BRAM,0,catapult_fpga_area
Throughput,1.909381,catapult,CLB,458,catapult_fpga_area
Throughput,1.909381,catapult,LUT,2249,catapult_fpga_area
Throughput,1.909381,catapult,FF,278,catapult_fpga_area
Throughput,1.909381,catapult,DSP,1,catapult_fpga_area
Throughput,1.909381,catapult,BRAM,0,catapult_fpga_area
Throughput,1.826697,catapult,CLB,233,catapult_fpga_area
Throughput,1.826697,catapult,LUT,1257,catapult_fpga_area
Throughput,1.826697,catapult,FF,270,catapult_fpga_area
Throughput,1.826697,catapult,DSP,1,catapult_fpga_area
Throughput,1.826697,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968902,catapult,CLB,385,catapult_fpga_area
Throughput,1.968902,catapult,LUT,1809,catapult_fpga_area
Throughput,1.968902,catapult,FF,273,catapult_fpga_area
Throughput,1.968902,catapult,DSP,1,catapult_fpga_area
Throughput,1.968902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.906008,catapult,CLB,500,catapult_fpga_area
Throughput,1.906008,catapult,LUT,2443,catapult_fpga_area
Throughput,1.906008,catapult,FF,280,catapult_fpga_area
Throughput,1.906008,catapult,DSP,1,catapult_fpga_area
Throughput,1.906008,catapult,BRAM,0,catapult_fpga_area
Throughput,1.981115,catapult,CLB,262,catapult_fpga_area
Throughput,1.981115,catapult,LUT,1297,catapult_fpga_area
Throughput,1.981115,catapult,FF,266,catapult_fpga_area
Throughput,1.981115,catapult,DSP,1,catapult_fpga_area
Throughput,1.981115,catapult,BRAM,0,catapult_fpga_area
Throughput,2.106930,catapult,CLB,378,catapult_fpga_area
Throughput,2.106930,catapult,LUT,1870,catapult_fpga_area
Throughput,2.106930,catapult,FF,270,catapult_fpga_area
Throughput,2.106930,catapult,DSP,1,catapult_fpga_area
Throughput,2.106930,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939023,catapult,CLB,540,catapult_fpga_area
Throughput,1.939023,catapult,LUT,2575,catapult_fpga_area
Throughput,1.939023,catapult,FF,278,catapult_fpga_area
Throughput,1.939023,catapult,DSP,1,catapult_fpga_area
Throughput,1.939023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.871688,catapult,CLB,260,catapult_fpga_area
Throughput,1.871688,catapult,LUT,1405,catapult_fpga_area
Throughput,1.871688,catapult,FF,270,catapult_fpga_area
Throughput,1.871688,catapult,DSP,1,catapult_fpga_area
Throughput,1.871688,catapult,BRAM,0,catapult_fpga_area
Throughput,1.930424,catapult,CLB,427,catapult_fpga_area
Throughput,1.930424,catapult,LUT,2251,catapult_fpga_area
Throughput,1.930424,catapult,FF,273,catapult_fpga_area
Throughput,1.930424,catapult,DSP,1,catapult_fpga_area
Throughput,1.930424,catapult,BRAM,0,catapult_fpga_area
Throughput,1.881862,catapult,CLB,591,catapult_fpga_area
Throughput,1.881862,catapult,LUT,2945,catapult_fpga_area
Throughput,1.881862,catapult,FF,283,catapult_fpga_area
Throughput,1.881862,catapult,DSP,1,catapult_fpga_area
Throughput,1.881862,catapult,BRAM,0,catapult_fpga_area
Throughput,2.063450,catapult,CLB,312,catapult_fpga_area
Throughput,2.063450,catapult,LUT,1653,catapult_fpga_area
Throughput,2.063450,catapult,FF,270,catapult_fpga_area
Throughput,2.063450,catapult,DSP,1,catapult_fpga_area
Throughput,2.063450,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868715,catapult,CLB,457,catapult_fpga_area
Throughput,1.868715,catapult,LUT,2498,catapult_fpga_area
Throughput,1.868715,catapult,FF,272,catapult_fpga_area
Throughput,1.868715,catapult,DSP,1,catapult_fpga_area
Throughput,1.868715,catapult,BRAM,0,catapult_fpga_area
Throughput,2.023168,catapult,CLB,115,catapult_fpga_area
Throughput,2.023168,catapult,LUT,578,catapult_fpga_area
Throughput,2.023168,catapult,FF,335,catapult_fpga_area
Throughput,2.023168,catapult,DSP,1,catapult_fpga_area
Throughput,2.023168,catapult,BRAM,0,catapult_fpga_area
Throughput,2.079916,catapult,CLB,151,catapult_fpga_area
Throughput,2.079916,catapult,LUT,660,catapult_fpga_area
Throughput,2.079916,catapult,FF,337,catapult_fpga_area
Throughput,2.079916,catapult,DSP,1,catapult_fpga_area
Throughput,2.079916,catapult,BRAM,0,catapult_fpga_area
Throughput,1.935572,catapult,CLB,218,catapult_fpga_area
Throughput,1.935572,catapult,LUT,1009,catapult_fpga_area
Throughput,1.935572,catapult,FF,348,catapult_fpga_area
Throughput,1.935572,catapult,DSP,1,catapult_fpga_area
Throughput,1.935572,catapult,BRAM,0,catapult_fpga_area
Throughput,1.811463,catapult,CLB,124,catapult_fpga_area
Throughput,1.811463,catapult,LUT,583,catapult_fpga_area
Throughput,1.811463,catapult,FF,265,catapult_fpga_area
Throughput,1.811463,catapult,DSP,1,catapult_fpga_area
Throughput,1.811463,catapult,BRAM,0,catapult_fpga_area
Throughput,1.751426,catapult,CLB,168,catapult_fpga_area
Throughput,1.751426,catapult,LUT,854,catapult_fpga_area
Throughput,1.751426,catapult,FF,267,catapult_fpga_area
Throughput,1.751426,catapult,DSP,1,catapult_fpga_area
Throughput,1.751426,catapult,BRAM,0,catapult_fpga_area
Throughput,1.842305,catapult,CLB,306,catapult_fpga_area
Throughput,1.842305,catapult,LUT,1144,catapult_fpga_area
Throughput,1.842305,catapult,FF,278,catapult_fpga_area
Throughput,1.842305,catapult,DSP,1,catapult_fpga_area
Throughput,1.842305,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919631,catapult,CLB,164,catapult_fpga_area
Throughput,1.919631,catapult,LUT,859,catapult_fpga_area
Throughput,1.919631,catapult,FF,266,catapult_fpga_area
Throughput,1.919631,catapult,DSP,1,catapult_fpga_area
Throughput,1.919631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.050525,catapult,CLB,207,catapult_fpga_area
Throughput,2.050525,catapult,LUT,1106,catapult_fpga_area
Throughput,2.050525,catapult,FF,270,catapult_fpga_area
Throughput,2.050525,catapult,DSP,1,catapult_fpga_area
Throughput,2.050525,catapult,BRAM,0,catapult_fpga_area
Throughput,1.865954,catapult,CLB,388,catapult_fpga_area
Throughput,1.865954,catapult,LUT,1669,catapult_fpga_area
Throughput,1.865954,catapult,FF,281,catapult_fpga_area
Throughput,1.865954,catapult,DSP,1,catapult_fpga_area
Throughput,1.865954,catapult,BRAM,0,catapult_fpga_area
Throughput,1.992777,catapult,CLB,244,catapult_fpga_area
Throughput,1.992777,catapult,LUT,1249,catapult_fpga_area
Throughput,1.992777,catapult,FF,267,catapult_fpga_area
Throughput,1.992777,catapult,DSP,1,catapult_fpga_area
Throughput,1.992777,catapult,BRAM,0,catapult_fpga_area
Throughput,2.044804,catapult,CLB,322,catapult_fpga_area
Throughput,2.044804,catapult,LUT,1664,catapult_fpga_area
Throughput,2.044804,catapult,FF,269,catapult_fpga_area
Throughput,2.044804,catapult,DSP,1,catapult_fpga_area
Throughput,2.044804,catapult,BRAM,0,catapult_fpga_area
Throughput,2.018438,catapult,CLB,578,catapult_fpga_area
Throughput,2.018438,catapult,LUT,2531,catapult_fpga_area
Throughput,2.018438,catapult,FF,286,catapult_fpga_area
Throughput,2.018438,catapult,DSP,1,catapult_fpga_area
Throughput,2.018438,catapult,BRAM,0,catapult_fpga_area
Throughput,1.819013,catapult,CLB,133,catapult_fpga_area
Throughput,1.819013,catapult,LUT,661,catapult_fpga_area
Throughput,1.819013,catapult,FF,265,catapult_fpga_area
Throughput,1.819013,catapult,DSP,1,catapult_fpga_area
Throughput,1.819013,catapult,BRAM,0,catapult_fpga_area
Throughput,1.888242,catapult,CLB,179,catapult_fpga_area
Throughput,1.888242,catapult,LUT,829,catapult_fpga_area
Throughput,1.888242,catapult,FF,267,catapult_fpga_area
Throughput,1.888242,catapult,DSP,1,catapult_fpga_area
Throughput,1.888242,catapult,BRAM,0,catapult_fpga_area
Throughput,1.812420,catapult,CLB,239,catapult_fpga_area
Throughput,1.812420,catapult,LUT,1181,catapult_fpga_area
Throughput,1.812420,catapult,FF,276,catapult_fpga_area
Throughput,1.812420,catapult,DSP,1,catapult_fpga_area
Throughput,1.812420,catapult,BRAM,0,catapult_fpga_area
Throughput,1.889392,catapult,CLB,173,catapult_fpga_area
Throughput,1.889392,catapult,LUT,904,catapult_fpga_area
Throughput,1.889392,catapult,FF,266,catapult_fpga_area
Throughput,1.889392,catapult,DSP,1,catapult_fpga_area
Throughput,1.889392,catapult,BRAM,0,catapult_fpga_area
Throughput,1.938598,catapult,CLB,225,catapult_fpga_area
Throughput,1.938598,catapult,LUT,1174,catapult_fpga_area
Throughput,1.938598,catapult,FF,269,catapult_fpga_area
Throughput,1.938598,catapult,DSP,1,catapult_fpga_area
Throughput,1.938598,catapult,BRAM,0,catapult_fpga_area
Throughput,1.917409,catapult,CLB,420,catapult_fpga_area
Throughput,1.917409,catapult,LUT,1784,catapult_fpga_area
Throughput,1.917409,catapult,FF,281,catapult_fpga_area
Throughput,1.917409,catapult,DSP,1,catapult_fpga_area
Throughput,1.917409,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006029,catapult,CLB,252,catapult_fpga_area
Throughput,2.006029,catapult,LUT,1306,catapult_fpga_area
Throughput,2.006029,catapult,FF,267,catapult_fpga_area
Throughput,2.006029,catapult,DSP,1,catapult_fpga_area
Throughput,2.006029,catapult,BRAM,0,catapult_fpga_area
Throughput,1.949528,catapult,CLB,371,catapult_fpga_area
Throughput,1.949528,catapult,LUT,1719,catapult_fpga_area
Throughput,1.949528,catapult,FF,269,catapult_fpga_area
Throughput,1.949528,catapult,DSP,1,catapult_fpga_area
Throughput,1.949528,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007206,catapult,CLB,505,catapult_fpga_area
Throughput,2.007206,catapult,LUT,2507,catapult_fpga_area
Throughput,2.007206,catapult,FF,284,catapult_fpga_area
Throughput,2.007206,catapult,DSP,1,catapult_fpga_area
Throughput,2.007206,catapult,BRAM,0,catapult_fpga_area
Throughput,2.013022,catapult,CLB,438,catapult_fpga_area
Throughput,2.013022,catapult,LUT,2270,catapult_fpga_area
Throughput,2.013022,catapult,FF,270,catapult_fpga_area
Throughput,2.013022,catapult,DSP,1,catapult_fpga_area
Throughput,2.013022,catapult,BRAM,0,catapult_fpga_area
Throughput,1.857866,catapult,CLB,200,catapult_fpga_area
Throughput,1.857866,catapult,LUT,965,catapult_fpga_area
Throughput,1.857866,catapult,FF,266,catapult_fpga_area
Throughput,1.857866,catapult,DSP,1,catapult_fpga_area
Throughput,1.857866,catapult,BRAM,0,catapult_fpga_area
Throughput,2.143963,catapult,CLB,265,catapult_fpga_area
Throughput,2.143963,catapult,LUT,1272,catapult_fpga_area
Throughput,2.143963,catapult,FF,270,catapult_fpga_area
Throughput,2.143963,catapult,DSP,1,catapult_fpga_area
Throughput,2.143963,catapult,BRAM,0,catapult_fpga_area
Throughput,2.012570,catapult,CLB,394,catapult_fpga_area
Throughput,2.012570,catapult,LUT,1781,catapult_fpga_area
Throughput,2.012570,catapult,FF,279,catapult_fpga_area
Throughput,2.012570,catapult,DSP,1,catapult_fpga_area
Throughput,2.012570,catapult,BRAM,0,catapult_fpga_area
Throughput,2.080331,catapult,CLB,300,catapult_fpga_area
Throughput,2.080331,catapult,LUT,1501,catapult_fpga_area
Throughput,2.080331,catapult,FF,267,catapult_fpga_area
Throughput,2.080331,catapult,DSP,1,catapult_fpga_area
Throughput,2.080331,catapult,BRAM,0,catapult_fpga_area
Throughput,2.014880,catapult,CLB,348,catapult_fpga_area
Throughput,2.014880,catapult,LUT,1757,catapult_fpga_area
Throughput,2.014880,catapult,FF,271,catapult_fpga_area
Throughput,2.014880,catapult,DSP,1,catapult_fpga_area
Throughput,2.014880,catapult,BRAM,0,catapult_fpga_area
Throughput,2.056317,catapult,CLB,587,catapult_fpga_area
Throughput,2.056317,catapult,LUT,2828,catapult_fpga_area
Throughput,2.056317,catapult,FF,280,catapult_fpga_area
Throughput,2.056317,catapult,DSP,1,catapult_fpga_area
Throughput,2.056317,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032631,catapult,CLB,380,catapult_fpga_area
Throughput,2.032631,catapult,LUT,1915,catapult_fpga_area
Throughput,2.032631,catapult,FF,268,catapult_fpga_area
Throughput,2.032631,catapult,DSP,1,catapult_fpga_area
Throughput,2.032631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.200711,catapult,CLB,293,catapult_fpga_area
Throughput,2.200711,catapult,LUT,1570,catapult_fpga_area
Throughput,2.200711,catapult,FF,267,catapult_fpga_area
Throughput,2.200711,catapult,DSP,1,catapult_fpga_area
Throughput,2.200711,catapult,BRAM,0,catapult_fpga_area
Throughput,2.138076,catapult,CLB,560,catapult_fpga_area
Throughput,2.138076,catapult,LUT,3114,catapult_fpga_area
Throughput,2.138076,catapult,FF,273,catapult_fpga_area
Throughput,2.138076,catapult,DSP,1,catapult_fpga_area
Throughput,2.138076,catapult,BRAM,0,catapult_fpga_area
Throughput,2.015631,catapult,CLB,523,catapult_fpga_area
Throughput,2.015631,catapult,LUT,2810,catapult_fpga_area
Throughput,2.015631,catapult,FF,284,catapult_fpga_area
Throughput,2.015631,catapult,DSP,1,catapult_fpga_area
Throughput,2.015631,catapult,BRAM,0,catapult_fpga_area
Throughput,2.064321,catapult,CLB,470,catapult_fpga_area
Throughput,2.064321,catapult,LUT,2513,catapult_fpga_area
Throughput,2.064321,catapult,FF,271,catapult_fpga_area
Throughput,2.064321,catapult,DSP,1,catapult_fpga_area
Throughput,2.064321,catapult,BRAM,0,catapult_fpga_area
Throughput,2.000198,catapult,CLB,167,catapult_fpga_area
Throughput,2.000198,catapult,LUT,747,catapult_fpga_area
Throughput,2.000198,catapult,FF,503,catapult_fpga_area
Throughput,2.000198,catapult,DSP,1,catapult_fpga_area
Throughput,2.000198,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053352,catapult,CLB,175,catapult_fpga_area
Throughput,2.053352,catapult,LUT,938,catapult_fpga_area
Throughput,2.053352,catapult,FF,505,catapult_fpga_area
Throughput,2.053352,catapult,DSP,1,catapult_fpga_area
Throughput,2.053352,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004647,catapult,CLB,252,catapult_fpga_area
Throughput,2.004647,catapult,LUT,1089,catapult_fpga_area
Throughput,2.004647,catapult,FF,361,catapult_fpga_area
Throughput,2.004647,catapult,DSP,1,catapult_fpga_area
Throughput,2.004647,catapult,BRAM,0,catapult_fpga_area
Throughput,2.021458,catapult,CLB,216,catapult_fpga_area
Throughput,2.021458,catapult,LUT,1008,catapult_fpga_area
Throughput,2.021458,catapult,FF,568,catapult_fpga_area
Throughput,2.021458,catapult,DSP,1,catapult_fpga_area
Throughput,2.021458,catapult,BRAM,0,catapult_fpga_area
Throughput,1.862017,catapult,CLB,279,catapult_fpga_area
Throughput,1.862017,catapult,LUT,1410,catapult_fpga_area
Throughput,1.862017,catapult,FF,572,catapult_fpga_area
Throughput,1.862017,catapult,DSP,1,catapult_fpga_area
Throughput,1.862017,catapult,BRAM,0,catapult_fpga_area
Throughput,1.833219,catapult,CLB,341,catapult_fpga_area
Throughput,1.833219,catapult,LUT,1596,catapult_fpga_area
Throughput,1.833219,catapult,FF,274,catapult_fpga_area
Throughput,1.833219,catapult,DSP,1,catapult_fpga_area
Throughput,1.833219,catapult,BRAM,0,catapult_fpga_area
Throughput,1.968173,catapult,CLB,398,catapult_fpga_area
Throughput,1.968173,catapult,LUT,1637,catapult_fpga_area
Throughput,1.968173,catapult,FF,880,catapult_fpga_area
Throughput,1.968173,catapult,DSP,1,catapult_fpga_area
Throughput,1.968173,catapult,BRAM,0,catapult_fpga_area
Throughput,2.004460,catapult,CLB,437,catapult_fpga_area
Throughput,2.004460,catapult,LUT,2291,catapult_fpga_area
Throughput,2.004460,catapult,FF,882,catapult_fpga_area
Throughput,2.004460,catapult,DSP,1,catapult_fpga_area
Throughput,2.004460,catapult,BRAM,0,catapult_fpga_area
Throughput,1.970280,catapult,CLB,505,catapult_fpga_area
Throughput,1.970280,catapult,LUT,2413,catapult_fpga_area
Throughput,1.970280,catapult,FF,289,catapult_fpga_area
Throughput,1.970280,catapult,DSP,1,catapult_fpga_area
Throughput,1.970280,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061511,catapult,CLB,678,catapult_fpga_area
Throughput,2.061511,catapult,LUT,2861,catapult_fpga_area
Throughput,2.061511,catapult,FF,1504,catapult_fpga_area
Throughput,2.061511,catapult,DSP,1,catapult_fpga_area
Throughput,2.061511,catapult,BRAM,0,catapult_fpga_area
Throughput,1.976064,catapult,CLB,750,catapult_fpga_area
Throughput,1.976064,catapult,LUT,3975,catapult_fpga_area
Throughput,1.976064,catapult,FF,1501,catapult_fpga_area
Throughput,1.976064,catapult,DSP,1,catapult_fpga_area
Throughput,1.976064,catapult,BRAM,0,catapult_fpga_area
Throughput,1.915431,catapult,CLB,865,catapult_fpga_area
Throughput,1.915431,catapult,LUT,4137,catapult_fpga_area
Throughput,1.915431,catapult,FF,308,catapult_fpga_area
Throughput,1.915431,catapult,DSP,1,catapult_fpga_area
Throughput,1.915431,catapult,BRAM,0,catapult_fpga_area
Throughput,1.770720,catapult,CLB,214,catapult_fpga_area
Throughput,1.770720,catapult,LUT,1051,catapult_fpga_area
Throughput,1.770720,catapult,FF,568,catapult_fpga_area
Throughput,1.770720,catapult,DSP,1,catapult_fpga_area
Throughput,1.770720,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924095,catapult,CLB,279,catapult_fpga_area
Throughput,1.924095,catapult,LUT,1422,catapult_fpga_area
Throughput,1.924095,catapult,FF,572,catapult_fpga_area
Throughput,1.924095,catapult,DSP,1,catapult_fpga_area
Throughput,1.924095,catapult,BRAM,0,catapult_fpga_area
Throughput,1.952194,catapult,CLB,321,catapult_fpga_area
Throughput,1.952194,catapult,LUT,1509,catapult_fpga_area
Throughput,1.952194,catapult,FF,275,catapult_fpga_area
Throughput,1.952194,catapult,DSP,1,catapult_fpga_area
Throughput,1.952194,catapult,BRAM,0,catapult_fpga_area
Throughput,1.904159,catapult,CLB,369,catapult_fpga_area
Throughput,1.904159,catapult,LUT,1702,catapult_fpga_area
Throughput,1.904159,catapult,FF,879,catapult_fpga_area
Throughput,1.904159,catapult,DSP,1,catapult_fpga_area
Throughput,1.904159,catapult,BRAM,0,catapult_fpga_area
Throughput,1.985635,catapult,CLB,453,catapult_fpga_area
Throughput,1.985635,catapult,LUT,2348,catapult_fpga_area
Throughput,1.985635,catapult,FF,879,catapult_fpga_area
Throughput,1.985635,catapult,DSP,1,catapult_fpga_area
Throughput,1.985635,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053064,catapult,CLB,519,catapult_fpga_area
Throughput,2.053064,catapult,LUT,2397,catapult_fpga_area
Throughput,2.053064,catapult,FF,286,catapult_fpga_area
Throughput,2.053064,catapult,DSP,1,catapult_fpga_area
Throughput,2.053064,catapult,BRAM,0,catapult_fpga_area
Throughput,2.081248,catapult,CLB,659,catapult_fpga_area
Throughput,2.081248,catapult,LUT,2967,catapult_fpga_area
Throughput,2.081248,catapult,FF,1502,catapult_fpga_area
Throughput,2.081248,catapult,DSP,1,catapult_fpga_area
Throughput,2.081248,catapult,BRAM,0,catapult_fpga_area
Throughput,1.980346,catapult,CLB,808,catapult_fpga_area
Throughput,1.980346,catapult,LUT,4323,catapult_fpga_area
Throughput,1.980346,catapult,FF,1503,catapult_fpga_area
Throughput,1.980346,catapult,DSP,1,catapult_fpga_area
Throughput,1.980346,catapult,BRAM,0,catapult_fpga_area
Throughput,1.937035,catapult,CLB,840,catapult_fpga_area
Throughput,1.937035,catapult,LUT,4380,catapult_fpga_area
Throughput,1.937035,catapult,FF,307,catapult_fpga_area
Throughput,1.937035,catapult,DSP,1,catapult_fpga_area
Throughput,1.937035,catapult,BRAM,0,catapult_fpga_area
Throughput,1.868130,catapult,CLB,373,catapult_fpga_area
Throughput,1.868130,catapult,LUT,1603,catapult_fpga_area
Throughput,1.868130,catapult,FF,877,catapult_fpga_area
Throughput,1.868130,catapult,DSP,1,catapult_fpga_area
Throughput,1.868130,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046560,catapult,CLB,448,catapult_fpga_area
Throughput,2.046560,catapult,LUT,2422,catapult_fpga_area
Throughput,2.046560,catapult,FF,883,catapult_fpga_area
Throughput,2.046560,catapult,DSP,1,catapult_fpga_area
Throughput,2.046560,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995279,catapult,CLB,496,catapult_fpga_area
Throughput,1.995279,catapult,LUT,2260,catapult_fpga_area
Throughput,1.995279,catapult,FF,285,catapult_fpga_area
Throughput,1.995279,catapult,DSP,1,catapult_fpga_area
Throughput,1.995279,catapult,BRAM,0,catapult_fpga_area
Throughput,1.991254,catapult,CLB,656,catapult_fpga_area
Throughput,1.991254,catapult,LUT,2888,catapult_fpga_area
Throughput,1.991254,catapult,FF,1499,catapult_fpga_area
Throughput,1.991254,catapult,DSP,1,catapult_fpga_area
Throughput,1.991254,catapult,BRAM,0,catapult_fpga_area
Throughput,2.083968,catapult,CLB,739,catapult_fpga_area
Throughput,2.083968,catapult,LUT,4151,catapult_fpga_area
Throughput,2.083968,catapult,FF,1501,catapult_fpga_area
Throughput,2.083968,catapult,DSP,1,catapult_fpga_area
Throughput,2.083968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.059385,catapult,CLB,817,catapult_fpga_area
Throughput,2.059385,catapult,LUT,4111,catapult_fpga_area
Throughput,2.059385,catapult,FF,297,catapult_fpga_area
Throughput,2.059385,catapult,DSP,1,catapult_fpga_area
Throughput,2.059385,catapult,BRAM,0,catapult_fpga_area
Throughput,1.926904,catapult,CLB,560,catapult_fpga_area
Throughput,1.926904,catapult,LUT,2519,catapult_fpga_area
Throughput,1.926904,catapult,FF,1496,catapult_fpga_area
Throughput,1.926904,catapult,DSP,1,catapult_fpga_area
Throughput,1.926904,catapult,BRAM,0,catapult_fpga_area
Throughput,2.051945,catapult,CLB,820,catapult_fpga_area
Throughput,2.051945,catapult,LUT,4640,catapult_fpga_area
Throughput,2.051945,catapult,FF,1500,catapult_fpga_area
Throughput,2.051945,catapult,DSP,1,catapult_fpga_area
Throughput,2.051945,catapult,BRAM,0,catapult_fpga_area
Throughput,2.121023,catapult,CLB,751,catapult_fpga_area
Throughput,2.121023,catapult,LUT,3638,catapult_fpga_area
Throughput,2.121023,catapult,FF,297,catapult_fpga_area
Throughput,2.121023,catapult,DSP,1,catapult_fpga_area
Throughput,2.121023,catapult,BRAM,0,catapult_fpga_area
Throughput,1.836485,catapult,CLB,168,catapult_fpga_area
Throughput,1.836485,catapult,LUT,841,catapult_fpga_area
Throughput,1.836485,catapult,FF,264,catapult_fpga_area
Throughput,1.836485,catapult,DSP,1,catapult_fpga_area
Throughput,1.836485,catapult,BRAM,0,catapult_fpga_area
Throughput,1.987605,catapult,CLB,243,catapult_fpga_area
Throughput,1.987605,catapult,LUT,1014,catapult_fpga_area
Throughput,1.987605,catapult,FF,266,catapult_fpga_area
Throughput,1.987605,catapult,DSP,1,catapult_fpga_area
Throughput,1.987605,catapult,BRAM,0,catapult_fpga_area
Throughput,1.796901,catapult,CLB,349,catapult_fpga_area
Throughput,1.796901,catapult,LUT,1534,catapult_fpga_area
Throughput,1.796901,catapult,FF,273,catapult_fpga_area
Throughput,1.796901,catapult,DSP,1,catapult_fpga_area
Throughput,1.796901,catapult,BRAM,0,catapult_fpga_area
Throughput,1.921903,catapult,CLB,208,catapult_fpga_area
Throughput,1.921903,catapult,LUT,1127,catapult_fpga_area
Throughput,1.921903,catapult,FF,268,catapult_fpga_area
Throughput,1.921903,catapult,DSP,1,catapult_fpga_area
Throughput,1.921903,catapult,BRAM,0,catapult_fpga_area
Throughput,1.925861,catapult,CLB,260,catapult_fpga_area
Throughput,1.925861,catapult,LUT,1316,catapult_fpga_area
Throughput,1.925861,catapult,FF,276,catapult_fpga_area
Throughput,1.925861,catapult,DSP,1,catapult_fpga_area
Throughput,1.925861,catapult,BRAM,0,catapult_fpga_area
Throughput,1.979642,catapult,CLB,451,catapult_fpga_area
Throughput,1.979642,catapult,LUT,2033,catapult_fpga_area
Throughput,1.979642,catapult,FF,282,catapult_fpga_area
Throughput,1.979642,catapult,DSP,1,catapult_fpga_area
Throughput,1.979642,catapult,BRAM,0,catapult_fpga_area
Throughput,2.061449,catapult,CLB,377,catapult_fpga_area
Throughput,2.061449,catapult,LUT,1963,catapult_fpga_area
Throughput,2.061449,catapult,FF,284,catapult_fpga_area
Throughput,2.061449,catapult,DSP,1,catapult_fpga_area
Throughput,2.061449,catapult,BRAM,0,catapult_fpga_area
Throughput,2.139902,catapult,CLB,409,catapult_fpga_area
Throughput,2.139902,catapult,LUT,1935,catapult_fpga_area
Throughput,2.139902,catapult,FF,285,catapult_fpga_area
Throughput,2.139902,catapult,DSP,1,catapult_fpga_area
Throughput,2.139902,catapult,BRAM,0,catapult_fpga_area
Throughput,1.891039,catapult,CLB,598,catapult_fpga_area
Throughput,1.891039,catapult,LUT,3125,catapult_fpga_area
Throughput,1.891039,catapult,FF,298,catapult_fpga_area
Throughput,1.891039,catapult,DSP,1,catapult_fpga_area
Throughput,1.891039,catapult,BRAM,0,catapult_fpga_area
Throughput,2.022500,catapult,CLB,485,catapult_fpga_area
Throughput,2.022500,catapult,LUT,2583,catapult_fpga_area
Throughput,2.022500,catapult,FF,285,catapult_fpga_area
Throughput,2.022500,catapult,DSP,1,catapult_fpga_area
Throughput,2.022500,catapult,BRAM,0,catapult_fpga_area
Throughput,2.046245,catapult,CLB,661,catapult_fpga_area
Throughput,2.046245,catapult,LUT,3110,catapult_fpga_area
Throughput,2.046245,catapult,FF,289,catapult_fpga_area
Throughput,2.046245,catapult,DSP,1,catapult_fpga_area
Throughput,2.046245,catapult,BRAM,0,catapult_fpga_area
Throughput,1.995496,catapult,CLB,911,catapult_fpga_area
Throughput,1.995496,catapult,LUT,4633,catapult_fpga_area
Throughput,1.995496,catapult,FF,314,catapult_fpga_area
Throughput,1.995496,catapult,DSP,1,catapult_fpga_area
Throughput,1.995496,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939171,catapult,CLB,281,catapult_fpga_area
Throughput,1.939171,catapult,LUT,1410,catapult_fpga_area
Throughput,1.939171,catapult,FF,272,catapult_fpga_area
Throughput,1.939171,catapult,DSP,1,catapult_fpga_area
Throughput,1.939171,catapult,BRAM,0,catapult_fpga_area
Throughput,1.975030,catapult,CLB,279,catapult_fpga_area
Throughput,1.975030,catapult,LUT,1460,catapult_fpga_area
Throughput,1.975030,catapult,FF,275,catapult_fpga_area
Throughput,1.975030,catapult,DSP,1,catapult_fpga_area
Throughput,1.975030,catapult,BRAM,0,catapult_fpga_area
Throughput,2.007862,catapult,CLB,420,catapult_fpga_area
Throughput,2.007862,catapult,LUT,2022,catapult_fpga_area
Throughput,2.007862,catapult,FF,282,catapult_fpga_area
Throughput,2.007862,catapult,DSP,1,catapult_fpga_area
Throughput,2.007862,catapult,BRAM,0,catapult_fpga_area
Throughput,2.052280,catapult,CLB,354,catapult_fpga_area
Throughput,2.052280,catapult,LUT,1916,catapult_fpga_area
Throughput,2.052280,catapult,FF,282,catapult_fpga_area
Throughput,2.052280,catapult,DSP,1,catapult_fpga_area
Throughput,2.052280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.919341,catapult,CLB,538,catapult_fpga_area
Throughput,1.919341,catapult,LUT,2440,catapult_fpga_area
Throughput,1.919341,catapult,FF,286,catapult_fpga_area
Throughput,1.919341,catapult,DSP,1,catapult_fpga_area
Throughput,1.919341,catapult,BRAM,0,catapult_fpga_area
Throughput,2.030628,catapult,CLB,671,catapult_fpga_area
Throughput,2.030628,catapult,LUT,3122,catapult_fpga_area
Throughput,2.030628,catapult,FF,293,catapult_fpga_area
Throughput,2.030628,catapult,DSP,1,catapult_fpga_area
Throughput,2.030628,catapult,BRAM,0,catapult_fpga_area
Throughput,2.006739,catapult,CLB,553,catapult_fpga_area
Throughput,2.006739,catapult,LUT,2857,catapult_fpga_area
Throughput,2.006739,catapult,FF,300,catapult_fpga_area
Throughput,2.006739,catapult,DSP,1,catapult_fpga_area
Throughput,2.006739,catapult,BRAM,0,catapult_fpga_area
Throughput,2.086823,catapult,CLB,660,catapult_fpga_area
Throughput,2.086823,catapult,LUT,3706,catapult_fpga_area
Throughput,2.086823,catapult,FF,301,catapult_fpga_area
Throughput,2.086823,catapult,DSP,1,catapult_fpga_area
Throughput,2.086823,catapult,BRAM,0,catapult_fpga_area
Throughput,2.053998,catapult,CLB,907,catapult_fpga_area
Throughput,2.053998,catapult,LUT,4840,catapult_fpga_area
Throughput,2.053998,catapult,FF,312,catapult_fpga_area
Throughput,2.053998,catapult,DSP,1,catapult_fpga_area
Throughput,2.053998,catapult,BRAM,0,catapult_fpga_area
Throughput,2.201359,catapult,CLB,356,catapult_fpga_area
Throughput,2.201359,catapult,LUT,1917,catapult_fpga_area
Throughput,2.201359,catapult,FF,283,catapult_fpga_area
Throughput,2.201359,catapult,DSP,1,catapult_fpga_area
Throughput,2.201359,catapult,BRAM,0,catapult_fpga_area
Throughput,1.986439,catapult,CLB,467,catapult_fpga_area
Throughput,1.986439,catapult,LUT,2291,catapult_fpga_area
Throughput,1.986439,catapult,FF,283,catapult_fpga_area
Throughput,1.986439,catapult,DSP,1,catapult_fpga_area
Throughput,1.986439,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,691,catapult_fpga_area
Throughput,2.019503,catapult,LUT,3365,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,1,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,2.019503,catapult,CLB,0,catapult_fpga_area
Throughput,2.019503,catapult,LUT,0,catapult_fpga_area
Throughput,2.019503,catapult,FF,298,catapult_fpga_area
Throughput,2.019503,catapult,DSP,0,catapult_fpga_area
Throughput,2.019503,catapult,BRAM,0,catapult_fpga_area
Throughput,1.924917,catapult,CLB,147,catapult_fpga_area
Throughput,1.924917,catapult,LUT,736,catapult_fpga_area
Throughput,1.924917,catapult,FF,263,catapult_fpga_area
Throughput,1.924917,catapult,DSP,1,catapult_fpga_area
Throughput,1.924917,catapult,BRAM,0,catapult_fpga_area
Throughput,1.775049,catapult,CLB,218,catapult_fpga_area
Throughput,1.775049,catapult,LUT,1125,catapult_fpga_area
Throughput,1.775049,catapult,FF,265,catapult_fpga_area
Throughput,1.775049,catapult,DSP,1,catapult_fpga_area
Throughput,1.775049,catapult,BRAM,0,catapult_fpga_area
Throughput,1.963309,catapult,CLB,384,catapult_fpga_area
Throughput,1.963309,catapult,LUT,1665,catapult_fpga_area
Throughput,1.963309,catapult,FF,272,catapult_fpga_area
Throughput,1.963309,catapult,DSP,1,catapult_fpga_area
Throughput,1.963309,catapult,BRAM,0,catapult_fpga_area
Throughput,1.972280,catapult,CLB,195,catapult_fpga_area
Throughput,1.972280,catapult,LUT,1032,catapult_fpga_area
Throughput,1.972280,catapult,FF,264,catapult_fpga_area
Throughput,1.972280,catapult,DSP,1,catapult_fpga_area
Throughput,1.972280,catapult,BRAM,0,catapult_fpga_area
Throughput,1.885564,catapult,CLB,258,catapult_fpga_area
Throughput,1.885564,catapult,LUT,1456,catapult_fpga_area
Throughput,1.885564,catapult,FF,268,catapult_fpga_area
Throughput,1.885564,catapult,DSP,1,catapult_fpga_area
Throughput,1.885564,catapult,BRAM,0,catapult_fpga_area
Throughput,1.911232,catapult,CLB,521,catapult_fpga_area
Throughput,1.911232,catapult,LUT,2398,catapult_fpga_area
Throughput,1.911232,catapult,FF,276,catapult_fpga_area
Throughput,1.911232,catapult,DSP,1,catapult_fpga_area
Throughput,1.911232,catapult,BRAM,0,catapult_fpga_area
Throughput,2.078968,catapult,CLB,294,catapult_fpga_area
Throughput,2.078968,catapult,LUT,1623,catapult_fpga_area
Throughput,2.078968,catapult,FF,265,catapult_fpga_area
Throughput,2.078968,catapult,DSP,1,catapult_fpga_area
Throughput,2.078968,catapult,BRAM,0,catapult_fpga_area
Throughput,2.082436,catapult,CLB,460,catapult_fpga_area
Throughput,2.082436,catapult,LUT,2378,catapult_fpga_area
Throughput,2.082436,catapult,FF,270,catapult_fpga_area
Throughput,2.082436,catapult,DSP,1,catapult_fpga_area
Throughput,2.082436,catapult,BRAM,0,catapult_fpga_area
Throughput,1.996349,catapult,CLB,380,catapult_fpga_area
Throughput,1.996349,catapult,LUT,2088,catapult_fpga_area
Throughput,1.996349,catapult,FF,266,catapult_fpga_area
Throughput,1.996349,catapult,DSP,1,catapult_fpga_area
Throughput,1.996349,catapult,BRAM,0,catapult_fpga_area
Throughput,2.027603,catapult,CLB,277,catapult_fpga_area
Throughput,2.027603,catapult,LUT,1316,catapult_fpga_area
Throughput,2.027603,catapult,FF,264,catapult_fpga_area
Throughput,2.027603,catapult,DSP,1,catapult_fpga_area
Throughput,2.027603,catapult,BRAM,0,catapult_fpga_area
Throughput,2.045411,catapult,CLB,386,catapult_fpga_area
Throughput,2.045411,catapult,LUT,1914,catapult_fpga_area
Throughput,2.045411,catapult,FF,269,catapult_fpga_area
Throughput,2.045411,catapult,DSP,1,catapult_fpga_area
Throughput,2.045411,catapult,BRAM,0,catapult_fpga_area
Throughput,2.087735,catapult,CLB,545,catapult_fpga_area
Throughput,2.087735,catapult,LUT,2710,catapult_fpga_area
Throughput,2.087735,catapult,FF,283,catapult_fpga_area
Throughput,2.087735,catapult,DSP,1,catapult_fpga_area
Throughput,2.087735,catapult,BRAM,0,catapult_fpga_area
Throughput,2.187336,catapult,CLB,348,catapult_fpga_area
Throughput,2.187336,catapult,LUT,1859,catapult_fpga_area
Throughput,2.187336,catapult,FF,265,catapult_fpga_area
Throughput,2.187336,catapult,DSP,1,catapult_fpga_area
Throughput,2.187336,catapult,BRAM,0,catapult_fpga_area
Throughput,2.035640,catapult,CLB,513,catapult_fpga_area
Throughput,2.035640,catapult,LUT,2511,catapult_fpga_area
Throughput,2.035640,catapult,FF,268,catapult_fpga_area
Throughput,2.035640,catapult,DSP,1,catapult_fpga_area
Throughput,2.035640,catapult,BRAM,0,catapult_fpga_area
Throughput,1.939768,catapult,CLB,555,catapult_fpga_area
Throughput,1.939768,catapult,LUT,2971,catapult_fpga_area
Throughput,1.939768,catapult,FF,269,catapult_fpga_area
Throughput,1.939768,catapult,DSP,1,catapult_fpga_area
Throughput,1.939768,catapult,BRAM,0,catapult_fpga_area
Throughput,2.032228,catapult,CLB,364,catapult_fpga_area
Throughput,2.032228,catapult,LUT,1961,catapult_fpga_area
Throughput,2.032228,catapult,FF,265,catapult_fpga_area
Throughput,2.032228,catapult,DSP,1,catapult_fpga_area
Throughput,2.032228,catapult,BRAM,0,catapult_fpga_area
Throughput,2.049573,catapult,CLB,552,catapult_fpga_area
Throughput,2.049573,catapult,LUT,2761,catapult_fpga_area
Throughput,2.049573,catapult,FF,274,catapult_fpga_area
Throughput,2.049573,catapult,DSP,1,catapult_fpga_area
Throughput,2.049573,catapult,BRAM,0,catapult_fpga_area
Throughput,2.054139,catapult,CLB,622,catapult_fpga_area
Throughput,2.054139,catapult,LUT,3378,catapult_fpga_area
Throughput,2.054139,catapult,FF,268,catapult_fpga_area
Throughput,2.054139,catapult,DSP,1,catapult_fpga_area
Throughput,2.054139,catapult,BRAM,0,catapult_fpga_area
