Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Mon Apr  1 18:32:17 2019
| Host         : tensaZangetsu running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file S_box_wrapper_timing_summary_routed.rpt -warn_on_violation -rpx S_box_wrapper_timing_summary_routed.rpx
| Design       : S_box_wrapper
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 128 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.277        0.000                      0                 4481        0.215        0.000                      0                 4481        1.163        0.000                       0                  1026  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.293}        4.586           218.055         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.277        0.000                      0                 4481        0.215        0.000                      0                 4481        1.163        0.000                       0                  1026  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[9].i/mem_i/temp_mem_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.993ns  (logic 1.043ns (26.118%)  route 2.950ns (73.882%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.431 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.240     5.826    genblk1[9].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.107     5.933 r  genblk1[9].i/lower_bits_inferred_i_4__8/O
                         net (fo=32, routed)          1.227     7.161    genblk1[9].i/mem_i/mem_reg_0_255_3_3/A0
    SLICE_X80Y129        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.274     7.435 r  genblk1[9].i/mem_i/mem_reg_0_255_3_3/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.435    genblk1[9].i/mem_i/mem_reg_0_255_3_3/OD
    SLICE_X80Y129        MUXF7 (Prop_muxf7_I0_O)      0.201     7.636 r  genblk1[9].i/mem_i/mem_reg_0_255_3_3/F7.B/O
                         net (fo=1, routed)           0.000     7.636    genblk1[9].i/mem_i/mem_reg_0_255_3_3/O0
    SLICE_X80Y129        MUXF8 (Prop_muxf8_I0_O)      0.082     7.718 r  genblk1[9].i/mem_i/mem_reg_0_255_3_3/F8/O
                         net (fo=1, routed)           0.483     8.200    genblk1[9].i/mem_i/temp_mem_out0[3]
    SLICE_X81Y129        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.268     8.431    genblk1[9].i/mem_i/clk_IBUF_BUFG
    SLICE_X81Y129        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[3]/C
                         clock pessimism              0.295     8.726    
                         clock uncertainty           -0.035     8.690    
    SLICE_X81Y129        FDRE (Setup_fdre_C_D)       -0.213     8.477    genblk1[9].i/mem_i/temp_mem_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.477    
                         arrival time                          -8.200    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[9].i/mem_i/temp_mem_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.922ns  (logic 1.193ns (30.426%)  route 2.729ns (69.574%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 8.429 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.240     5.826    genblk1[9].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.107     5.933 r  genblk1[9].i/lower_bits_inferred_i_4__8/O
                         net (fo=32, routed)          1.109     7.042    genblk1[9].i/mem_i/mem_reg_0_255_1_1/A0
    SLICE_X80Y128        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.455     7.497 r  genblk1[9].i/mem_i/mem_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.497    genblk1[9].i/mem_i/mem_reg_0_255_1_1/OA
    SLICE_X80Y128        MUXF7 (Prop_muxf7_I1_O)      0.178     7.675 r  genblk1[9].i/mem_i/mem_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000     7.675    genblk1[9].i/mem_i/mem_reg_0_255_1_1/O1
    SLICE_X80Y128        MUXF8 (Prop_muxf8_I1_O)      0.074     7.749 r  genblk1[9].i/mem_i/mem_reg_0_255_1_1/F8/O
                         net (fo=1, routed)           0.380     8.129    genblk1[9].i/mem_i/temp_mem_out0[1]
    SLICE_X81Y128        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.266     8.429    genblk1[9].i/mem_i/clk_IBUF_BUFG
    SLICE_X81Y128        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[1]/C
                         clock pessimism              0.295     8.724    
                         clock uncertainty           -0.035     8.688    
    SLICE_X81Y128        FDRE (Setup_fdre_C_D)       -0.201     8.487    genblk1[9].i/mem_i/temp_mem_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[0].i/mem_i/temp_mem_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.904ns (23.308%)  route 2.975ns (76.692%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.431 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.240     5.826    genblk1[0].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.105     5.931 r  genblk1[0].i/lower_bits_inferred_i_4/O
                         net (fo=32, routed)          0.922     6.853    genblk1[0].i/mem_i/mem_reg_0_255_7_7/A0
    SLICE_X74Y125        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.168     7.021 r  genblk1[0].i/mem_i/mem_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.021    genblk1[0].i/mem_i/mem_reg_0_255_7_7/OA
    SLICE_X74Y125        MUXF7 (Prop_muxf7_I1_O)      0.178     7.199 r  genblk1[0].i/mem_i/mem_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     7.199    genblk1[0].i/mem_i/mem_reg_0_255_7_7/O1
    SLICE_X74Y125        MUXF8 (Prop_muxf8_I1_O)      0.074     7.273 r  genblk1[0].i/mem_i/mem_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.813     8.086    genblk1[0].i/mem_i/temp_mem_out0[7]
    SLICE_X84Y121        FDRE                                         r  genblk1[0].i/mem_i/temp_mem_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.268     8.431    genblk1[0].i/mem_i/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  genblk1[0].i/mem_i/temp_mem_out_reg[7]/C
                         clock pessimism              0.235     8.666    
                         clock uncertainty           -0.035     8.630    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)       -0.181     8.449    genblk1[0].i/mem_i/temp_mem_out_reg[7]
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -8.086    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[9].i/mem_i/temp_mem_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.915ns  (logic 1.043ns (26.640%)  route 2.872ns (73.360%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.847ns = ( 8.433 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.240     5.826    genblk1[9].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.107     5.933 r  genblk1[9].i/lower_bits_inferred_i_4__8/O
                         net (fo=32, routed)          1.252     7.185    genblk1[9].i/mem_i/mem_reg_0_255_4_4/A0
    SLICE_X80Y131        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.274     7.459 r  genblk1[9].i/mem_i/mem_reg_0_255_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.459    genblk1[9].i/mem_i/mem_reg_0_255_4_4/OD
    SLICE_X80Y131        MUXF7 (Prop_muxf7_I0_O)      0.201     7.660 r  genblk1[9].i/mem_i/mem_reg_0_255_4_4/F7.B/O
                         net (fo=1, routed)           0.000     7.660    genblk1[9].i/mem_i/mem_reg_0_255_4_4/O0
    SLICE_X80Y131        MUXF8 (Prop_muxf8_I0_O)      0.082     7.742 r  genblk1[9].i/mem_i/mem_reg_0_255_4_4/F8/O
                         net (fo=1, routed)           0.380     8.122    genblk1[9].i/mem_i/temp_mem_out0[4]
    SLICE_X81Y131        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.270     8.433    genblk1[9].i/mem_i/clk_IBUF_BUFG
    SLICE_X81Y131        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[4]/C
                         clock pessimism              0.295     8.728    
                         clock uncertainty           -0.035     8.692    
    SLICE_X81Y131        FDRE (Setup_fdre_C_D)       -0.201     8.491    genblk1[9].i/mem_i/temp_mem_out_reg[4]
  -------------------------------------------------------------------
                         required time                          8.491    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[9].i/mem_i/temp_mem_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.914ns  (logic 1.155ns (29.499%)  route 2.759ns (70.501%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.848ns = ( 8.434 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.240     5.826    genblk1[9].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.107     5.933 r  genblk1[9].i/lower_bits_inferred_i_4__8/O
                         net (fo=32, routed)          1.139     7.072    genblk1[9].i/mem_i/mem_reg_0_255_7_7/A0
    SLICE_X80Y132        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.417     7.488 r  genblk1[9].i/mem_i/mem_reg_0_255_7_7/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.488    genblk1[9].i/mem_i/mem_reg_0_255_7_7/OA
    SLICE_X80Y132        MUXF7 (Prop_muxf7_I1_O)      0.178     7.666 r  genblk1[9].i/mem_i/mem_reg_0_255_7_7/F7.A/O
                         net (fo=1, routed)           0.000     7.666    genblk1[9].i/mem_i/mem_reg_0_255_7_7/O1
    SLICE_X80Y132        MUXF8 (Prop_muxf8_I1_O)      0.074     7.740 r  genblk1[9].i/mem_i/mem_reg_0_255_7_7/F8/O
                         net (fo=1, routed)           0.380     8.120    genblk1[9].i/mem_i/temp_mem_out0[7]
    SLICE_X81Y132        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.271     8.434    genblk1[9].i/mem_i/clk_IBUF_BUFG
    SLICE_X81Y132        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[7]/C
                         clock pessimism              0.295     8.729    
                         clock uncertainty           -0.035     8.693    
    SLICE_X81Y132        FDRE (Setup_fdre_C_D)       -0.201     8.492    genblk1[9].i/mem_i/temp_mem_out_reg[7]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -8.120    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[8].i/mem_i/temp_mem_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 0.872ns (22.361%)  route 3.028ns (77.639%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.843ns = ( 8.429 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         0.860     5.446    genblk1[8].i/lower_bits_inferred_i_5
    SLICE_X73Y129        LUT2 (Prop_lut2_I1_O)        0.105     5.551 r  genblk1[8].i/lower_bits_inferred_i_3__7/O
                         net (fo=32, routed)          1.197     6.748    genblk1[8].i/mem_i/mem_reg_0_255_2_2/A1
    SLICE_X70Y125        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.105     6.853 r  genblk1[8].i/mem_i/mem_reg_0_255_2_2/RAMS64E_D/O
                         net (fo=1, routed)           0.000     6.853    genblk1[8].i/mem_i/mem_reg_0_255_2_2/OD
    SLICE_X70Y125        MUXF7 (Prop_muxf7_I0_O)      0.201     7.054 r  genblk1[8].i/mem_i/mem_reg_0_255_2_2/F7.B/O
                         net (fo=1, routed)           0.000     7.054    genblk1[8].i/mem_i/mem_reg_0_255_2_2/O0
    SLICE_X70Y125        MUXF8 (Prop_muxf8_I0_O)      0.082     7.136 r  genblk1[8].i/mem_i/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.971     8.106    genblk1[8].i/mem_i/temp_mem_out0[2]
    SLICE_X83Y117        FDRE                                         r  genblk1[8].i/mem_i/temp_mem_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.266     8.429    genblk1[8].i/mem_i/clk_IBUF_BUFG
    SLICE_X83Y117        FDRE                                         r  genblk1[8].i/mem_i/temp_mem_out_reg[2]/C
                         clock pessimism              0.295     8.724    
                         clock uncertainty           -0.035     8.688    
    SLICE_X83Y117        FDRE (Setup_fdre_C_D)       -0.196     8.492    genblk1[8].i/mem_i/temp_mem_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.492    
                         arrival time                          -8.106    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.416ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[0].i/mem_i/temp_mem_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.839ns  (logic 0.923ns (24.038%)  route 2.916ns (75.962%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.431 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.241     5.827    genblk1[0].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.105     5.932 r  genblk1[0].i/lower_bits_inferred_i_3/O
                         net (fo=32, routed)          0.916     6.848    genblk1[0].i/mem_i/mem_reg_0_255_5_5/A1
    SLICE_X76Y125        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.187     7.035 r  genblk1[0].i/mem_i/mem_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.035    genblk1[0].i/mem_i/mem_reg_0_255_5_5/OA
    SLICE_X76Y125        MUXF7 (Prop_muxf7_I1_O)      0.178     7.213 r  genblk1[0].i/mem_i/mem_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     7.213    genblk1[0].i/mem_i/mem_reg_0_255_5_5/O1
    SLICE_X76Y125        MUXF8 (Prop_muxf8_I1_O)      0.074     7.287 r  genblk1[0].i/mem_i/mem_reg_0_255_5_5/F8/O
                         net (fo=1, routed)           0.759     8.046    genblk1[0].i/mem_i/temp_mem_out0[5]
    SLICE_X84Y121        FDRE                                         r  genblk1[0].i/mem_i/temp_mem_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.268     8.431    genblk1[0].i/mem_i/clk_IBUF_BUFG
    SLICE_X84Y121        FDRE                                         r  genblk1[0].i/mem_i/temp_mem_out_reg[5]/C
                         clock pessimism              0.235     8.666    
                         clock uncertainty           -0.035     8.630    
    SLICE_X84Y121        FDRE (Setup_fdre_C_D)       -0.169     8.461    genblk1[0].i/mem_i/temp_mem_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.461    
                         arrival time                          -8.046    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[9].i/mem_i/temp_mem_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 1.115ns (28.854%)  route 2.750ns (71.146%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.845ns = ( 8.431 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.240     5.826    genblk1[9].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.107     5.933 r  genblk1[9].i/lower_bits_inferred_i_4__8/O
                         net (fo=32, routed)          1.142     7.075    genblk1[9].i/mem_i/mem_reg_0_255_2_2/A0
    SLICE_X80Y130        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.377     7.453 r  genblk1[9].i/mem_i/mem_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     7.453    genblk1[9].i/mem_i/mem_reg_0_255_2_2/OA
    SLICE_X80Y130        MUXF7 (Prop_muxf7_I1_O)      0.178     7.631 r  genblk1[9].i/mem_i/mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     7.631    genblk1[9].i/mem_i/mem_reg_0_255_2_2/O1
    SLICE_X80Y130        MUXF8 (Prop_muxf8_I1_O)      0.074     7.705 r  genblk1[9].i/mem_i/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.368     8.072    genblk1[9].i/mem_i/temp_mem_out0[2]
    SLICE_X81Y129        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.268     8.431    genblk1[9].i/mem_i/clk_IBUF_BUFG
    SLICE_X81Y129        FDRE                                         r  genblk1[9].i/mem_i/temp_mem_out_reg[2]/C
                         clock pessimism              0.295     8.726    
                         clock uncertainty           -0.035     8.690    
    SLICE_X81Y129        FDRE (Setup_fdre_C_D)       -0.201     8.489    genblk1[9].i/mem_i/temp_mem_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.489    
                         arrival time                          -8.072    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[12].i/mem_i/temp_mem_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.823ns  (logic 1.300ns (33.997%)  route 2.524ns (66.003%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 8.424 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         0.640     5.226    genblk1[12].i/lower_bits_inferred_i_5
    SLICE_X75Y142        LUT2 (Prop_lut2_I1_O)        0.105     5.331 r  genblk1[12].i/lower_bits_inferred_i_4__11/O
                         net (fo=32, routed)          0.902     6.233    genblk1[12].i/mem_i/mem_reg_0_255_2_2/A0
    SLICE_X74Y136        RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.564     6.796 r  genblk1[12].i/mem_i/mem_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     6.796    genblk1[12].i/mem_i/mem_reg_0_255_2_2/OA
    SLICE_X74Y136        MUXF7 (Prop_muxf7_I1_O)      0.178     6.974 r  genblk1[12].i/mem_i/mem_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     6.974    genblk1[12].i/mem_i/mem_reg_0_255_2_2/O1
    SLICE_X74Y136        MUXF8 (Prop_muxf8_I1_O)      0.074     7.048 r  genblk1[12].i/mem_i/mem_reg_0_255_2_2/F8/O
                         net (fo=1, routed)           0.982     8.030    genblk1[12].i/mem_i/temp_mem_out0[2]
    SLICE_X83Y122        FDRE                                         r  genblk1[12].i/mem_i/temp_mem_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.261     8.424    genblk1[12].i/mem_i/clk_IBUF_BUFG
    SLICE_X83Y122        FDRE                                         r  genblk1[12].i/mem_i/temp_mem_out_reg[2]/C
                         clock pessimism              0.295     8.719    
                         clock uncertainty           -0.035     8.683    
    SLICE_X83Y122        FDRE (Setup_fdre_C_D)       -0.193     8.490    genblk1[12].i/mem_i/temp_mem_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.490    
                         arrival time                          -8.030    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 lower_bits_inferred_i_5/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[0].i/mem_i/temp_mem_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.586ns  (clk rise@4.586ns - clk rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 0.872ns (22.982%)  route 2.922ns (77.018%))
  Logic Levels:           4  (LUT2=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.838ns = ( 8.424 - 4.586 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.897     0.897 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.724    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     2.805 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.402     4.207    clk_IBUF_BUFG
    SLICE_X73Y140        FDRE                                         r  lower_bits_inferred_i_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y140        FDRE (Prop_fdre_C_Q)         0.379     4.586 r  lower_bits_inferred_i_5/Q
                         net (fo=129, routed)         1.241     5.827    genblk1[0].i/lower_bits_inferred_i_5
    SLICE_X75Y125        LUT2 (Prop_lut2_I1_O)        0.105     5.932 r  genblk1[0].i/lower_bits_inferred_i_3/O
                         net (fo=32, routed)          0.994     6.927    genblk1[0].i/mem_i/mem_reg_0_255_6_6/A1
    SLICE_X76Y126        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.105     7.032 r  genblk1[0].i/mem_i/mem_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.032    genblk1[0].i/mem_i/mem_reg_0_255_6_6/OD
    SLICE_X76Y126        MUXF7 (Prop_muxf7_I0_O)      0.201     7.233 r  genblk1[0].i/mem_i/mem_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     7.233    genblk1[0].i/mem_i/mem_reg_0_255_6_6/O0
    SLICE_X76Y126        MUXF8 (Prop_muxf8_I0_O)      0.082     7.315 r  genblk1[0].i/mem_i/mem_reg_0_255_6_6/F8/O
                         net (fo=1, routed)           0.686     8.001    genblk1[0].i/mem_i/temp_mem_out0[6]
    SLICE_X83Y122        FDRE                                         r  genblk1[0].i/mem_i/temp_mem_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.586     4.586 r  
    G20                                               0.000     4.586 r  clk (IN)
                         net (fo=0)                   0.000     4.586    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.766     5.352 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.734     7.086    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     7.163 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        1.261     8.424    genblk1[0].i/mem_i/clk_IBUF_BUFG
    SLICE_X83Y122        FDRE                                         r  genblk1[0].i/mem_i/temp_mem_out_reg[6]/C
                         clock pessimism              0.295     8.719    
                         clock uncertainty           -0.035     8.683    
    SLICE_X83Y122        FDRE (Setup_fdre_C_D)       -0.201     8.482    genblk1[0].i/mem_i/temp_mem_out_reg[6]
  -------------------------------------------------------------------
                         required time                          8.482    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  0.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1[7].i/lower_bits_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.525%)  route 0.297ns (61.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.567     1.477    genblk1[7].i/clk_IBUF_BUFG
    SLICE_X67Y125        FDRE                                         r  genblk1[7].i/lower_bits_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  genblk1[7].i/lower_bits_retimed_reg[2]/Q
                         net (fo=1, routed)           0.079     1.697    genblk1[7].i/lower_bits_retimed_reg_n_0_[2]
    SLICE_X66Y125        LUT2 (Prop_lut2_I0_O)        0.045     1.742 r  genblk1[7].i/lower_bits_inferred_i_2__6/O
                         net (fo=32, routed)          0.217     1.959    genblk1[7].i/mem_i/mem_reg_0_255_4_4/A2
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.836     1.997    genblk1[7].i/mem_i/mem_reg_0_255_4_4/WCLK
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.506     1.491    
    SLICE_X68Y126        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.745    genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1[7].i/lower_bits_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.525%)  route 0.297ns (61.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.567     1.477    genblk1[7].i/clk_IBUF_BUFG
    SLICE_X67Y125        FDRE                                         r  genblk1[7].i/lower_bits_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  genblk1[7].i/lower_bits_retimed_reg[2]/Q
                         net (fo=1, routed)           0.079     1.697    genblk1[7].i/lower_bits_retimed_reg_n_0_[2]
    SLICE_X66Y125        LUT2 (Prop_lut2_I0_O)        0.045     1.742 r  genblk1[7].i/lower_bits_inferred_i_2__6/O
                         net (fo=32, routed)          0.217     1.959    genblk1[7].i/mem_i/mem_reg_0_255_4_4/A2
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.836     1.997    genblk1[7].i/mem_i/mem_reg_0_255_4_4/WCLK
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.506     1.491    
    SLICE_X68Y126        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.745    genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1[7].i/lower_bits_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.525%)  route 0.297ns (61.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.567     1.477    genblk1[7].i/clk_IBUF_BUFG
    SLICE_X67Y125        FDRE                                         r  genblk1[7].i/lower_bits_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  genblk1[7].i/lower_bits_retimed_reg[2]/Q
                         net (fo=1, routed)           0.079     1.697    genblk1[7].i/lower_bits_retimed_reg_n_0_[2]
    SLICE_X66Y125        LUT2 (Prop_lut2_I0_O)        0.045     1.742 r  genblk1[7].i/lower_bits_inferred_i_2__6/O
                         net (fo=32, routed)          0.217     1.959    genblk1[7].i/mem_i/mem_reg_0_255_4_4/A2
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.836     1.997    genblk1[7].i/mem_i/mem_reg_0_255_4_4/WCLK
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_C/CLK
                         clock pessimism             -0.506     1.491    
    SLICE_X68Y126        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.745    genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 genblk1[7].i/lower_bits_retimed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.525%)  route 0.297ns (61.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.567     1.477    genblk1[7].i/clk_IBUF_BUFG
    SLICE_X67Y125        FDRE                                         r  genblk1[7].i/lower_bits_retimed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y125        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  genblk1[7].i/lower_bits_retimed_reg[2]/Q
                         net (fo=1, routed)           0.079     1.697    genblk1[7].i/lower_bits_retimed_reg_n_0_[2]
    SLICE_X66Y125        LUT2 (Prop_lut2_I0_O)        0.045     1.742 r  genblk1[7].i/lower_bits_inferred_i_2__6/O
                         net (fo=32, routed)          0.217     1.959    genblk1[7].i/mem_i/mem_reg_0_255_4_4/A2
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.836     1.997    genblk1[7].i/mem_i/mem_reg_0_255_4_4/WCLK
    SLICE_X68Y126        RAMS64E                                      r  genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_D/CLK
                         clock pessimism             -0.506     1.491    
    SLICE_X68Y126        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254     1.745    genblk1[7].i/mem_i/mem_reg_0_255_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 genblk1[15].i/lower_bits_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.819%)  route 0.364ns (66.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.581     1.491    genblk1[15].i/clk_IBUF_BUFG
    SLICE_X67Y147        FDRE                                         r  genblk1[15].i/lower_bits_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  genblk1[15].i/lower_bits_retimed_reg[0]/Q
                         net (fo=1, routed)           0.086     1.718    genblk1[15].i/lower_bits_retimed_reg_n_0_[0]
    SLICE_X66Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  genblk1[15].i/lower_bits_inferred_i_4__14/O
                         net (fo=32, routed)          0.278     2.041    genblk1[15].i/mem_i/mem_reg_0_255_6_6/A0
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.851     2.012    genblk1[15].i/mem_i/mem_reg_0_255_6_6/WCLK
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_A/CLK
                         clock pessimism             -0.506     1.506    
    SLICE_X68Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.816    genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 genblk1[15].i/lower_bits_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.819%)  route 0.364ns (66.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.581     1.491    genblk1[15].i/clk_IBUF_BUFG
    SLICE_X67Y147        FDRE                                         r  genblk1[15].i/lower_bits_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  genblk1[15].i/lower_bits_retimed_reg[0]/Q
                         net (fo=1, routed)           0.086     1.718    genblk1[15].i/lower_bits_retimed_reg_n_0_[0]
    SLICE_X66Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  genblk1[15].i/lower_bits_inferred_i_4__14/O
                         net (fo=32, routed)          0.278     2.041    genblk1[15].i/mem_i/mem_reg_0_255_6_6/A0
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.851     2.012    genblk1[15].i/mem_i/mem_reg_0_255_6_6/WCLK
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_B/CLK
                         clock pessimism             -0.506     1.506    
    SLICE_X68Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.816    genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 genblk1[15].i/lower_bits_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.819%)  route 0.364ns (66.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.581     1.491    genblk1[15].i/clk_IBUF_BUFG
    SLICE_X67Y147        FDRE                                         r  genblk1[15].i/lower_bits_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  genblk1[15].i/lower_bits_retimed_reg[0]/Q
                         net (fo=1, routed)           0.086     1.718    genblk1[15].i/lower_bits_retimed_reg_n_0_[0]
    SLICE_X66Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  genblk1[15].i/lower_bits_inferred_i_4__14/O
                         net (fo=32, routed)          0.278     2.041    genblk1[15].i/mem_i/mem_reg_0_255_6_6/A0
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.851     2.012    genblk1[15].i/mem_i/mem_reg_0_255_6_6/WCLK
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_C/CLK
                         clock pessimism             -0.506     1.506    
    SLICE_X68Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.816    genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 genblk1[15].i/lower_bits_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.819%)  route 0.364ns (66.181%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.581     1.491    genblk1[15].i/clk_IBUF_BUFG
    SLICE_X67Y147        FDRE                                         r  genblk1[15].i/lower_bits_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  genblk1[15].i/lower_bits_retimed_reg[0]/Q
                         net (fo=1, routed)           0.086     1.718    genblk1[15].i/lower_bits_retimed_reg_n_0_[0]
    SLICE_X66Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  genblk1[15].i/lower_bits_inferred_i_4__14/O
                         net (fo=32, routed)          0.278     2.041    genblk1[15].i/mem_i/mem_reg_0_255_6_6/A0
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.851     2.012    genblk1[15].i/mem_i/mem_reg_0_255_6_6/WCLK
    SLICE_X68Y146        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_D/CLK
                         clock pessimism             -0.506     1.506    
    SLICE_X68Y146        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.816    genblk1[15].i/mem_i/mem_reg_0_255_6_6/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 genblk1[15].i/lower_bits_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.841%)  route 0.398ns (68.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.581     1.491    genblk1[15].i/clk_IBUF_BUFG
    SLICE_X67Y147        FDRE                                         r  genblk1[15].i/lower_bits_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  genblk1[15].i/lower_bits_retimed_reg[0]/Q
                         net (fo=1, routed)           0.086     1.718    genblk1[15].i/lower_bits_retimed_reg_n_0_[0]
    SLICE_X66Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  genblk1[15].i/lower_bits_inferred_i_4__14/O
                         net (fo=32, routed)          0.312     2.075    genblk1[15].i/mem_i/mem_reg_0_255_4_4/A0
    SLICE_X70Y147        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.851     2.012    genblk1[15].i/mem_i/mem_reg_0_255_4_4/WCLK
    SLICE_X70Y147        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A/CLK
                         clock pessimism             -0.485     1.527    
    SLICE_X70Y147        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.837    genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 genblk1[15].i/lower_bits_retimed_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Destination:            genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@2.293ns period=4.586ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.186ns (31.841%)  route 0.398ns (68.159%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.884    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.581     1.491    genblk1[15].i/clk_IBUF_BUFG
    SLICE_X67Y147        FDRE                                         r  genblk1[15].i/lower_bits_retimed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y147        FDRE (Prop_fdre_C_Q)         0.141     1.632 r  genblk1[15].i/lower_bits_retimed_reg[0]/Q
                         net (fo=1, routed)           0.086     1.718    genblk1[15].i/lower_bits_retimed_reg_n_0_[0]
    SLICE_X66Y147        LUT2 (Prop_lut2_I0_O)        0.045     1.763 r  genblk1[15].i/lower_bits_inferred_i_4__14/O
                         net (fo=32, routed)          0.312     2.075    genblk1[15].i/mem_i/mem_reg_0_255_4_4/A0
    SLICE_X70Y147        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    G20                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    G20                  IBUF (Prop_ibuf_I_O)         0.383     0.383 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.132    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.161 r  clk_IBUF_BUFG_inst/O
                         net (fo=1025, routed)        0.851     2.012    genblk1[15].i/mem_i/mem_reg_0_255_4_4/WCLK
    SLICE_X70Y147        RAMS64E                                      r  genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B/CLK
                         clock pessimism             -0.485     1.527    
    SLICE_X70Y147        RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.837    genblk1[15].i/mem_i/mem_reg_0_255_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.293 }
Period(ns):         4.586
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            1.592         4.586       2.994      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X118Y140  genblk1[0].i/mem_i/mem_out_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X118Y140  genblk1[0].i/mem_i/mem_out_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X120Y142  genblk1[0].i/mem_i/mem_out_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X120Y142  genblk1[0].i/mem_i/mem_out_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X118Y113  genblk1[0].i/mem_i/mem_out_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X120Y114  genblk1[0].i/mem_i/mem_out_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X118Y113  genblk1[0].i/mem_i/mem_out_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X83Y141   genblk1[4].i/mem_i/temp_mem_out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         4.586       3.586      SLICE_X71Y140   genblk1[4].i/mem_i/temp_mem_out_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y130   genblk1[0].i/mem_i/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y130   genblk1[0].i/mem_i/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y130   genblk1[0].i/mem_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X70Y128   genblk1[2].i/mem_i/mem_reg_0_255_5_5/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X70Y128   genblk1[2].i/mem_i/mem_reg_0_255_5_5/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X72Y126   genblk1[8].i/mem_i/mem_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X72Y126   genblk1[8].i/mem_i/mem_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y130   genblk1[0].i/mem_i/mem_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X72Y126   genblk1[8].i/mem_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X72Y126   genblk1[8].i/mem_i/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y139   genblk1[10].i/mem_i/mem_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y139   genblk1[10].i/mem_i/mem_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y139   genblk1[10].i/mem_i/mem_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X72Y145   genblk1[11].i/mem_i/mem_reg_0_255_2_2/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X74Y132   genblk1[13].i/mem_i/mem_reg_0_255_2_2/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X74Y132   genblk1[13].i/mem_i/mem_reg_0_255_2_2/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y133   genblk1[13].i/mem_i/mem_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y133   genblk1[13].i/mem_i/mem_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y133   genblk1[13].i/mem_i/mem_reg_0_255_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.130         2.293       1.163      SLICE_X76Y133   genblk1[13].i/mem_i/mem_reg_0_255_3_3/RAMS64E_D/CLK



