//! PIO state machine primitive.
//!
//! # Field-level invariants
//!
//! `StateMachine` fields are `pub(crate)` intentionally — several carry
//! invariants that must not be bypassed by external writes. Do **not**
//! promote these to `pub` without understanding each invariant:
//!
//! - `pc` is masked `& 0x1F` on every advance; external writes that skip
//!   the mask can read past `instr_mem[31]` and fetch garbage.
//! - `isr_count` / `osr_count` are clamped `.min(32)` after every IN/OUT;
//!   unclamped values desync autopush/autopull threshold checks.
//! - `stalled` and `stall_kind` are paired; clearing one without the other
//!   breaks `check_stall` re-evaluation.
//! - `pc`, `stalled`, `stall_kind`, `delay_count`, and `pending_exec` form
//!   the SM's control-flow state and must transition together (see
//!   `force_execute` for the guarded path).
//!
//! Expose chip-side read access via small accessor methods (e.g.
//! [`StateMachine::enabled`]). Writes from outside the crate are not
//! supported — reprogram via the PIO register bus instead.

use super::decode::{DecodedInsn, PioOp, decode};
use super::fifo::PioFifo;

/// One PIO state machine.
pub struct StateMachine {
    // Program state
    pub(crate) pc: u8,
    pub(crate) x: u32,
    pub(crate) y: u32,
    pub(crate) isr: u32,
    pub(crate) osr: u32,
    pub(crate) isr_count: u8,
    pub(crate) osr_count: u8,

    // Execution state
    pub(crate) delay_count: u8,
    pub(crate) stalled: bool,
    pub(crate) enabled: bool,
    pub(crate) last_insn: u16,
    pub(crate) pending_exec: Option<u16>,
    pub(crate) sm_id: u8,

    // Stall context (for re-evaluating stall conditions)
    pub(crate) stall_kind: StallKind,

    // Clock divider (16.8 fractional)
    pub(crate) clkdiv_int: u16,
    pub(crate) clkdiv_frac: u8,
    pub(crate) clkdiv_acc: u32,

    // Configuration registers
    pub(crate) execctrl: u32,
    pub(crate) shiftctrl: u32,
    pub(crate) pinctrl: u32,

    // FIFOs
    pub(crate) tx_fifo: PioFifo,
    pub(crate) rx_fifo: PioFifo,

    // Side-set is genuinely per-SM (each SM has its own sideset_base /
    // sideset_count and these latches carry across the delay cycles). The
    // non-side-set pad value / direction latches are shared at the block
    // level — see `PioBlock::shared_pin_values` / `shared_pin_dirs`.
    pub(crate) sideset_pins: u32,
    pub(crate) sideset_dirs: u32,

    /// Diagnostic counter — number of times this SM has successfully
    /// autopushed `isr` into `rx_fifo` (i.e. autopush enabled, threshold
    /// reached, and FIFO had room). Used by the PicoGUS bring-up harness
    /// to confirm the IN PINS → autopush → RX FIFO chain reaches the
    /// firmware. Pure observation — never read by execution logic.
    pub autopush_count: u64,

    /// Diagnostic mirror of the ISR word at the moment of the most
    /// recent successful autopush. Updated in the autopush branch only
    /// (paired with `autopush_count`); explicit `PUSH` instructions do
    /// not touch this field. Used by the PicoGUS capture-coverage
    /// diagnostic to decode the pushed `(addr, data)` against the fired
    /// event and attribute captured vs misattributed. Pure observation.
    pub last_autopush_word: u32,

    /// Diagnostic per-PC execution counters (one entry per 5-bit PC
    /// value). Incremented when an instruction fetched from
    /// `instr_mem[pc]` actually executes without stalling. Forced
    /// executions via `SMn_INSTR` (`pending_exec`) are excluded — they
    /// don't correspond to PC-driven control flow. Used by the PicoGUS
    /// PSRAM SPI debug to confirm the wrap loop visits each slot. Pure
    /// observation.
    pub pc_visits: [u64; 32],

    /// Diagnostic — count of PIO clock cycles where this SM was stalled
    /// (any `StallKind`), i.e. the `check_stall` → `still_stalled`
    /// early-return path in `execute_cycle`. Pure observation. Useful
    /// when paired with `pc_visits` to distinguish "SM made no progress
    /// because it was stalled" from "SM never reached that PC".
    pub stall_cycles: u64,

    /// Diagnostic — subset of `stall_cycles` where the stalled PC equals
    /// 0x19 (the PicoGUS PSRAM SPI `OUT PINS,1` slot). Pure observation.
    pub cycles_stalled_at_pc_0x19: u64,
}

/// Tracks what kind of stall we're in, so re-evaluation knows what to check.
pub(crate) enum StallKind {
    None,
    WaitGpio { polarity: bool, index: u8 },
    WaitPin { polarity: bool, index: u8 },
    WaitIrq { polarity: bool, index: u8 },
    Pull,
    Push,
    IrqWait { index: u8 },
}

impl Default for StateMachine {
    fn default() -> Self {
        Self::new()
    }
}

impl StateMachine {
    pub fn new() -> Self {
        Self {
            pc: 0,
            x: 0,
            y: 0,
            isr: 0,
            osr: 0,
            isr_count: 0,
            // OSR "empty" at reset = all 32 bits have been shifted out
            // (matches epio and real RP2350: autopull fires on the first
            // OUT so OSR gets a fresh value instead of outputting zeros).
            osr_count: 32,
            delay_count: 0,
            stalled: false,
            enabled: false,
            last_insn: 0,
            pending_exec: None,
            sm_id: 0,
            stall_kind: StallKind::None,
            clkdiv_int: 1,
            clkdiv_frac: 0,
            clkdiv_acc: 0,
            execctrl: 0x0001_F000,
            shiftctrl: 0x000C_0000,
            pinctrl: 0x1400_0000,
            tx_fifo: PioFifo::new(4),
            rx_fifo: PioFifo::new(4),
            // Sideset latch takes the pullup-reset convention (matches
            // epio and weakly-pulled-up RP2350 pad defaults): a side-set
            // pin whose value has never been written reads high.
            sideset_pins: u32::MAX,
            sideset_dirs: 0,
            autopush_count: 0,
            last_autopush_word: 0,
            pc_visits: [0; 32],
            stall_cycles: 0,
            cycles_stalled_at_pc_0x19: 0,
        }
    }

    /// Reset to power-on defaults.
    pub fn reset(&mut self) {
        let id = self.sm_id;
        *self = Self::new();
        self.sm_id = id;
    }

    /// Returns whether this SM is currently enabled (CTRL.SM_ENABLE bit).
    ///
    /// Chip-side code (bus tests, debug UIs) only needs a read view; writes
    /// happen through the PIO CTRL register. See module docs for the full
    /// invariant set.
    pub fn enabled(&self) -> bool {
        self.enabled
    }

    /// True iff this SM's TX FIFO is full (no room for another word).
    /// Used by `PioBlock::tx_dreq` to surface DMA DREQ status without
    /// exposing the FIFO itself.
    pub fn tx_fifo_full(&self) -> bool {
        self.tx_fifo.is_full()
    }

    /// Read-only view of the SM's program counter (5-bit, 0..=31).
    /// Diagnostic — chip-side observers (PicoGUS bring-up harness) need
    /// to track PC advances per system clock without going through MMIO.
    pub fn pc(&self) -> u8 {
        self.pc
    }

    /// Diagnostic: current ISR contents (32-bit). For tests that need
    /// to inspect the input shift register without popping it through
    /// the FIFO. Pure observation.
    pub fn isr_value(&self) -> u32 {
        self.isr
    }

    /// Diagnostic: current ISR shift count (0..=32).
    pub fn isr_shift_count(&self) -> u8 {
        self.isr_count
    }

    /// True iff this SM's RX FIFO is empty (nothing to drain). Used by
    /// `PioBlock::rx_dreq`.
    pub fn rx_fifo_empty(&self) -> bool {
        self.rx_fifo.is_empty()
    }

    /// Diagnostic: number of words currently in this SM's RX FIFO (0..4
    /// for unmerged, 0..8 for merged). Used by the PicoGUS harness to
    /// apply bus-cycle backpressure when the PIO's ISA-IOW capture
    /// FIFO is approaching full — real hardware asserts IOCHRDY low at
    /// that point; the harness doesn't model IOCHRDY feedback, so it
    /// polls this instead.
    pub fn rx_fifo_level(&self) -> u8 {
        self.rx_fifo.level()
    }

    /// Cumulative count of `push` calls that found the RX FIFO full and
    /// dropped the value. Non-zero means the PIO autopushed faster than
    /// the CPU could drain — in the PicoGUS context this is the ISA
    /// bus-cycle "IOCHRDY should have been asserted" moment.
    pub fn rx_fifo_drops(&self) -> u64 {
        self.rx_fifo.push_drop
    }

    /// Diagnostic: number of successful TX FIFO pushes (FIFO had room).
    /// Pure observation; never read by execution. Surfaced by the
    /// PicoGUS DMA-dispatch diagnostic to confirm DMA→TXF actually
    /// landed bytes vs hit a full FIFO.
    pub fn tx_push_success(&self) -> u64 {
        self.tx_fifo.push_success
    }

    /// Diagnostic: number of MMIO TXFn writes that hit a full TX FIFO
    /// and silently dropped the value (the only external path to
    /// `tx_fifo.push`). Non-zero means the SM didn't drain fast enough
    /// OR DREQ throttling failed upstream.
    pub fn tx_push_drop(&self) -> u64 {
        self.tx_fifo.push_drop
    }

    /// Diagnostic: number of successful RX FIFO pushes (autopush /
    /// explicit PUSH that found room). Mirrors `tx_push_success` for
    /// the RX direction. Catches autopush dropping on a full RX FIFO.
    pub fn rx_push_success(&self) -> u64 {
        self.rx_fifo.push_success
    }

    /// Diagnostic: number of explicit non-blocking `PUSH` instructions
    /// that hit a full RX FIFO and silently dropped the word. Autopush
    /// does NOT bump this counter — it gates on non-full and stalls
    /// otherwise, so use `autopush_count` staying low as the
    /// autopush-loss diagnostic instead.
    pub fn rx_push_drop(&self) -> u64 {
        self.rx_fifo.push_drop
    }

    /// Diagnostic: per-PC execution counter snapshot. Element `i` is the
    /// number of times a fetched-from-`instr_mem[i]` instruction has
    /// executed without stalling. Pure observation.
    pub fn pc_visits(&self) -> &[u64; 32] {
        &self.pc_visits
    }

    /// Diagnostic: total number of PIO clock cycles this SM spent
    /// stalled (any `StallKind`). Pure observation.
    pub fn stall_cycles(&self) -> u64 {
        self.stall_cycles
    }

    /// Diagnostic: number of stalled PIO clock cycles observed at
    /// PC=0x19 specifically. Pure observation.
    pub fn cycles_stalled_at_pc_0x19(&self) -> u64 {
        self.cycles_stalled_at_pc_0x19
    }

    /// Read the CLKDIV register value (int[31:16], frac[15:8]).
    pub fn read_clkdiv(&self) -> u32 {
        ((self.clkdiv_int as u32) << 16) | ((self.clkdiv_frac as u32) << 8)
    }

    /// Write the CLKDIV register value.
    pub fn write_clkdiv(&mut self, val: u32) {
        self.clkdiv_int = (val >> 16) as u16;
        self.clkdiv_frac = (val >> 8) as u8;
    }

    /// Returns true if this SM should execute a PIO cycle this system clock.
    pub fn clock_tick(&mut self) -> bool {
        if !self.enabled {
            return false;
        }

        let threshold = if self.clkdiv_int == 0 {
            256u32
        } else {
            (self.clkdiv_int as u32) * 256 + self.clkdiv_frac as u32
        };

        self.clkdiv_acc += 256;
        if self.clkdiv_acc >= threshold {
            self.clkdiv_acc -= threshold;
            true
        } else {
            false
        }
    }

    /// Execute one PIO cycle. Called when clock_tick() returns true.
    pub fn execute_cycle(
        &mut self,
        instr_mem: &[u16; 32],
        irq_flags: &mut u8,
        gpio_in: u32,
        shared_pin_values: &mut u32,
        shared_pin_dirs: &mut u32,
    ) {
        // Handle delay countdown
        if self.delay_count > 0 {
            self.delay_count -= 1;
            return;
        }

        // Re-evaluate stall condition
        if self.stalled {
            let still_stalled = self.check_stall(irq_flags, gpio_in);
            if still_stalled {
                // Diagnostic: bump stall-cycle counters. Pure observation.
                self.stall_cycles = self.stall_cycles.wrapping_add(1);
                if self.pc == 0x19 {
                    self.cycles_stalled_at_pc_0x19 = self.cycles_stalled_at_pc_0x19.wrapping_add(1);
                }
                return;
            }
            self.stalled = false;
            self.stall_kind = StallKind::None;
            // Fall through to re-execute the stalled instruction.
            // PC hasn't advanced, so fetch from instr_mem[pc] gets the same
            // instruction — this time the stall condition is resolved (e.g. FIFO
            // now has data), so execution completes normally.
        }

        // Fetch instruction: pending_exec overrides normal fetch
        let (insn, is_forced) = if let Some(forced) = self.pending_exec.take() {
            (forced, true)
        } else {
            (instr_mem[self.pc as usize], false)
        };

        // Snapshot the fetched-from PC before execute_insn mutates
        // self.pc (JMP / OUT PC / MOV PC set it directly). Used by the
        // pc_visits diagnostic below.
        let fetched_pc = self.pc;

        // Decode
        let decoded = decode(insn, self.pinctrl, self.execctrl);

        // Apply side-set ALWAYS (even if instruction will stall)
        self.apply_sideset(&decoded);

        // Execute — returns true if instruction set PC directly (JMP, OUT PC, MOV PC)
        let pc_set = self.execute_insn(
            &decoded,
            irq_flags,
            gpio_in,
            shared_pin_values,
            shared_pin_dirs,
        );

        // If not stalled, set delay and advance PC
        if !self.stalled {
            self.delay_count = decoded.delay;
            if !is_forced && !pc_set {
                self.advance_pc();
            }
            // Diagnostic: this instruction actually ran to completion
            // at `fetched_pc`. Exclude forced execs (no PC fetch) and
            // cycles that stalled mid-execute (e.g. OUT stalling on a
            // just-emptied TX FIFO under autopull). Pure observation.
            if !is_forced {
                self.pc_visits[(fetched_pc as usize) & 0x1F] =
                    self.pc_visits[(fetched_pc as usize) & 0x1F].wrapping_add(1);
            }
        } else {
            // Instruction freshly stalled this cycle (e.g. WAIT with
            // condition unmet, PULL on empty TX FIFO). Count the cycle
            // against stall_cycles so the "cycles at PC=0x19 stalled"
            // counter includes both re-stalls and first-stalls.
            self.stall_cycles = self.stall_cycles.wrapping_add(1);
            if fetched_pc == 0x19 {
                self.cycles_stalled_at_pc_0x19 = self.cycles_stalled_at_pc_0x19.wrapping_add(1);
            }
        }

        self.last_insn = insn;
    }

    /// Force-execute an instruction written to SMn_INSTR.
    pub fn force_execute(
        &mut self,
        insn: u16,
        instr_mem: &[u16; 32],
        irq_flags: &mut u8,
        gpio_in: u32,
        shared_pin_values: &mut u32,
        shared_pin_dirs: &mut u32,
    ) {
        // Clear any existing stall/delay
        self.stalled = false;
        self.stall_kind = StallKind::None;
        self.delay_count = 0;
        self.pending_exec = Some(insn);
        self.execute_cycle(
            instr_mem,
            irq_flags,
            gpio_in,
            shared_pin_values,
            shared_pin_dirs,
        );
    }

    /// Check if the current stall condition is still active.
    fn check_stall(&self, irq_flags: &mut u8, gpio_in: u32) -> bool {
        match self.stall_kind {
            StallKind::None => false,
            StallKind::Pull => self.tx_fifo.is_empty(),
            StallKind::Push => self.rx_fifo.is_full(),
            StallKind::WaitGpio { polarity, index } => {
                let pin_val = (gpio_in >> (index & 31)) & 1 != 0;
                pin_val != polarity
            }
            StallKind::WaitPin { polarity, index } => {
                let in_base = (self.pinctrl >> 15) & 0x1F;
                let pin = (in_base + index as u32) & 31;
                let pin_val = (gpio_in >> pin) & 1 != 0;
                pin_val != polarity
            }
            StallKind::WaitIrq { polarity, index } => {
                // BUGFIX: do NOT clear the flag here. check_stall only
                // reports whether the stall persists; clearing it here and
                // then re-executing exec_wait (which sees it cleared) makes
                // the wait re-stall forever. Let exec_wait own the single
                // clear-and-complete on re-execute.
                let flag_set = (*irq_flags >> (index & 7)) & 1 != 0;
                flag_set != polarity
            }
            StallKind::IrqWait { index } => {
                // Wait until the flag we set is cleared by someone else

                (*irq_flags >> (index & 7)) & 1 != 0
            }
        }
    }

    /// Advance PC with wrap check.
    fn advance_pc(&mut self) {
        let wrap_top = ((self.execctrl >> 12) & 0x1F) as u8;
        let wrap_bottom = ((self.execctrl >> 7) & 0x1F) as u8;
        if self.pc == wrap_top {
            self.pc = wrap_bottom;
        } else {
            self.pc = (self.pc + 1) & 0x1F;
        }
    }

    /// Apply side-set values to pins.
    fn apply_sideset(&mut self, decoded: &DecodedInsn) {
        if let Some(ss_val) = decoded.sideset {
            let sideset_count = ((self.pinctrl >> 29) & 7) as u8;
            let side_en = (self.execctrl >> 30) & 1 != 0;
            let actual_pins = if side_en {
                sideset_count.saturating_sub(1)
            } else {
                sideset_count
            };
            if actual_pins == 0 {
                return;
            }
            let sideset_base = ((self.pinctrl >> 10) & 0x1F) as u8;
            let side_pindir = (self.execctrl >> 29) & 1 != 0;
            if side_pindir {
                let mut pd = self.sideset_dirs;
                Self::write_pin_field(&mut pd, ss_val as u32, sideset_base, actual_pins);
                self.sideset_dirs = pd;
            } else {
                let mut sp = self.sideset_pins;
                Self::write_pin_field(&mut sp, ss_val as u32, sideset_base, actual_pins);
                self.sideset_pins = sp;
            }
        }
    }

    /// Write `count` bits of `value` to a pin field starting at `base`, wrapping mod 32.
    fn write_pin_field(field: &mut u32, value: u32, base: u8, count: u8) {
        if count == 0 {
            return;
        }
        let mask = if count >= 32 {
            u32::MAX
        } else {
            (1u32 << count) - 1
        };
        let positioned_val = (value & mask).rotate_left(base as u32);
        let positioned_mask = mask.rotate_left(base as u32);
        *field = (*field & !positioned_mask) | positioned_val;
    }

    /// Read input pins relative to IN_BASE.
    fn read_pins(&self, gpio_in: u32) -> u32 {
        let in_base = (self.pinctrl >> 15) & 0x1F;
        gpio_in.rotate_right(in_base)
    }

    /// Get the pull threshold from SHIFTCTRL. 0 means 32.
    fn pull_threshold(&self) -> u8 {
        let t = ((self.shiftctrl >> 25) & 0x1F) as u8;
        if t == 0 { 32 } else { t }
    }

    /// Check if autopull is enabled (SHIFTCTRL bit 17).
    fn is_autopull_enabled(&self) -> bool {
        (self.shiftctrl >> 17) & 1 != 0
    }

    /// Check if autopush is enabled (SHIFTCTRL bit 16).
    fn is_autopush_enabled(&self) -> bool {
        (self.shiftctrl >> 16) & 1 != 0
    }

    /// Get the push threshold from SHIFTCTRL. 0 means 32.
    fn push_threshold(&self) -> u8 {
        let t = ((self.shiftctrl >> 20) & 0x1F) as u8;
        if t == 0 { 32 } else { t }
    }

    /// Execute a single decoded instruction. Returns true if the instruction
    /// set the PC directly (JMP taken, OUT PC, MOV PC), meaning advance_pc
    /// should NOT be called.
    fn execute_insn(
        &mut self,
        decoded: &DecodedInsn,
        irq_flags: &mut u8,
        gpio_in: u32,
        shared_pin_values: &mut u32,
        shared_pin_dirs: &mut u32,
    ) -> bool {
        match &decoded.op {
            PioOp::Jmp { condition, address } => self.exec_jmp(*condition, *address, gpio_in),
            PioOp::Wait {
                polarity,
                source,
                index,
            } => {
                self.exec_wait(*polarity, *source, *index, irq_flags, gpio_in);
                false
            }
            PioOp::In { source, bit_count } => {
                self.exec_in(*source, *bit_count, gpio_in);
                false
            }
            PioOp::Out {
                destination,
                bit_count,
            } => self.exec_out(*destination, *bit_count, shared_pin_values, shared_pin_dirs),
            PioOp::Push { if_full, block } => {
                self.exec_push(*if_full, *block);
                false
            }
            PioOp::Pull { if_empty, block } => {
                self.exec_pull(*if_empty, *block);
                false
            }
            PioOp::Mov {
                destination,
                op,
                source,
            } => self.exec_mov(
                *destination,
                *op,
                *source,
                gpio_in,
                shared_pin_values,
                shared_pin_dirs,
            ),
            PioOp::Irq { clear, wait, index } => {
                self.exec_irq(*clear, *wait, *index, irq_flags);
                false
            }
            PioOp::Set { destination, data } => {
                self.exec_set(*destination, *data, shared_pin_values, shared_pin_dirs);
                false
            }
        }
    }

    /// JMP instruction. Returns true if the jump was taken (PC was set).
    fn exec_jmp(&mut self, condition: u8, address: u8, gpio_in: u32) -> bool {
        let take_jump = match condition {
            0 => true,        // Always
            1 => self.x == 0, // !X
            2 => {
                // X-- (jump+decrement iff X != 0)
                // Datasheet §3.4.4: if X is already 0, the branch is
                // not taken AND X remains 0. The decrement is part of
                // the taken-jump action, not a mandatory side effect —
                // otherwise X=0 wraps to 0xFFFFFFFF and the loop never
                // terminates (observed as the PicoGUS PSRAM slot 0x1A
                // running 1.1M iterations without reaching slot 0x1B).
                let was_nonzero = self.x != 0;
                if was_nonzero {
                    self.x = self.x.wrapping_sub(1);
                }
                was_nonzero
            }
            3 => self.y == 0, // !Y
            4 => {
                // Y-- (jump+decrement iff Y != 0)
                let was_nonzero = self.y != 0;
                if was_nonzero {
                    self.y = self.y.wrapping_sub(1);
                }
                was_nonzero
            }
            5 => self.x != self.y, // X!=Y
            6 => {
                // PIN (JMP_PIN from EXECCTRL[28:24])
                let jmp_pin = (self.execctrl >> 24) & 0x1F;
                (gpio_in >> jmp_pin) & 1 != 0
            }
            7 => {
                // !OSRE (osr_count < pull_threshold)
                self.osr_count < self.pull_threshold()
            }
            _ => false,
        };

        if take_jump {
            self.pc = address & 0x1F;
            true
        } else {
            false
        }
    }

    /// WAIT instruction.
    fn exec_wait(
        &mut self,
        polarity: bool,
        source: u8,
        index: u8,
        irq_flags: &mut u8,
        gpio_in: u32,
    ) {
        match source {
            // GPIO (absolute pin)
            0 => {
                let pin_val = (gpio_in >> (index & 31)) & 1 != 0;
                if pin_val != polarity {
                    self.stalled = true;
                    self.stall_kind = StallKind::WaitGpio { polarity, index };
                }
            }
            // PIN (in_base-relative)
            1 => {
                let in_base = (self.pinctrl >> 15) & 0x1F;
                let pin = (in_base + index as u32) & 31;
                let pin_val = (gpio_in >> pin) & 1 != 0;
                if pin_val != polarity {
                    self.stalled = true;
                    self.stall_kind = StallKind::WaitPin { polarity, index };
                }
            }
            // IRQ (auto-clear on match)
            2 => {
                let irq_idx = self.resolve_irq_index(index);
                let flag_set = (*irq_flags >> (irq_idx & 7)) & 1 != 0;
                if flag_set == polarity {
                    // Condition met — auto-clear the flag
                    *irq_flags &= !(1 << (irq_idx & 7));
                } else {
                    self.stalled = true;
                    self.stall_kind = StallKind::WaitIrq {
                        polarity,
                        index: irq_idx,
                    };
                }
            }
            // JMPPIN stub (RP2350 extension) — treat as NOP
            _ => {}
        }
    }

    /// IN instruction.
    ///
    /// Per RP2040 datasheet §3.5.4: an IN instruction with autopush
    /// enabled must STALL before shifting when there is a pending
    /// autopush (`isr_count >= threshold`) and the RX FIFO is full.
    /// Shifting while stalled would destroy the per-byte alignment the
    /// consumer (DMA, blocking CPU reads) depends on, silently dropping
    /// data. Earlier revisions retained ISR without stalling — good for
    /// one-shot tests, fatal for the rp2040-psram SPI driver which
    /// starves its `dma_channel_wait_for_finish_blocking` because DMA
    /// only ever gets one 32-bit word instead of N discrete bytes.
    fn exec_in(&mut self, source: u8, bit_count: u8, gpio_in: u32) {
        // Pending autopush check BEFORE shifting: if the ISR already
        // holds >= threshold bits, flush it to RX now. A full RX FIFO
        // stalls this instruction (real-HW back-pressure); the stall
        // resolves when a consumer drains RX.
        if self.is_autopush_enabled() {
            let threshold = self.push_threshold();
            if self.isr_count >= threshold {
                if self.rx_fifo.is_full() {
                    self.stalled = true;
                    self.stall_kind = StallKind::Push;
                    return;
                }
                self.rx_fifo.push(self.isr);
                self.last_autopush_word = self.isr;
                self.isr = 0;
                self.isr_count = 0;
                self.autopush_count = self.autopush_count.wrapping_add(1);
            }
        }

        let in_shiftdir_right = (self.shiftctrl >> 18) & 1 != 0;

        let src_val = match source {
            0 => self.read_pins(gpio_in), // PINS
            1 => self.x,                  // X
            2 => self.y,                  // Y
            3 => 0,                       // NULL
            6 => self.isr,                // ISR
            7 => self.osr,                // OSR
            _ => 0,                       // Reserved
        };

        let bc = bit_count as u32;
        let data = if bc >= 32 {
            src_val
        } else {
            src_val & ((1u32 << bc) - 1)
        };

        if in_shiftdir_right {
            // Shift right: new data goes into MSB side
            if bc >= 32 {
                self.isr = 0;
            } else {
                self.isr >>= bc;
            }
            if bc < 32 {
                self.isr |= data << (32 - bc);
            } else {
                self.isr = data;
            }
        } else {
            // Shift left: new data goes into LSB side
            if bc >= 32 {
                self.isr = 0;
            } else {
                self.isr <<= bc;
            }
            self.isr |= data;
        }

        self.isr_count = (self.isr_count + bit_count).min(32);

        // Post-shift autopush: if this IN just pushed the ISR over the
        // threshold AND the RX FIFO has room, push immediately.
        // (The pre-shift pending-autopush check handles the
        // threshold-already-reached case — this arm handles threshold
        // freshly reached on this instruction.)
        if self.is_autopush_enabled() {
            let threshold = self.push_threshold();
            if self.isr_count >= threshold && !self.rx_fifo.is_full() {
                self.rx_fifo.push(self.isr);
                self.last_autopush_word = self.isr;
                self.isr = 0;
                self.isr_count = 0;
                self.autopush_count = self.autopush_count.wrapping_add(1);
            }
        }
    }

    /// OUT instruction. Returns true if destination is PC (PC was set).
    fn exec_out(
        &mut self,
        destination: u8,
        bit_count: u8,
        shared_pin_values: &mut u32,
        shared_pin_dirs: &mut u32,
    ) -> bool {
        // Autopull: refill OSR from TX FIFO before OUT reads it
        if self.is_autopull_enabled() {
            let threshold = self.pull_threshold();
            if self.osr_count >= threshold {
                if let Some(val) = self.tx_fifo.pop() {
                    self.osr = val;
                    self.osr_count = 0;
                } else {
                    // TX FIFO empty — stall (same as blocking PULL)
                    self.stalled = true;
                    self.stall_kind = StallKind::Pull;
                    return false;
                }
            }
        }

        let out_shiftdir_right = (self.shiftctrl >> 19) & 1 != 0;
        let bc = bit_count as u32;

        // Extract data from OSR
        let data = if out_shiftdir_right {
            // Shift right: data comes from LSB side
            let d = if bc >= 32 {
                self.osr
            } else {
                self.osr & ((1u32 << bc) - 1)
            };
            if bc >= 32 {
                self.osr = 0;
            } else {
                self.osr >>= bc;
            }
            d
        } else {
            // Shift left: data comes from MSB side
            let d = if bc >= 32 {
                self.osr
            } else {
                self.osr >> (32 - bc)
            };
            if bc >= 32 {
                self.osr = 0;
            } else {
                self.osr <<= bc;
            }
            d
        };

        self.osr_count = (self.osr_count + bit_count).min(32);

        // Write data to destination
        let pc_set = destination == 5;
        match destination {
            0 => {
                // PINS (out_base-relative) — writes shared output latch
                let out_base = (self.pinctrl & 0x1F) as u8;
                let out_count = ((self.pinctrl >> 20) & 0x3F) as u8;
                let count = out_count.min(bit_count);
                Self::write_pin_field(shared_pin_values, data, out_base, count);
            }
            1 => self.x = data, // X
            2 => self.y = data, // Y
            3 => {}             // NULL (discard)
            4 => {
                // PINDIRS — writes shared direction latch
                let out_base = (self.pinctrl & 0x1F) as u8;
                let out_count = ((self.pinctrl >> 20) & 0x3F) as u8;
                let count = out_count.min(bit_count);
                Self::write_pin_field(shared_pin_dirs, data, out_base, count);
            }
            5 => {
                // PC — set directly
                self.pc = (data & 0x1F) as u8;
            }
            6 => {
                // ISR
                self.isr = data;
            }
            7 => {
                // EXEC — store shifted value as instruction to execute next cycle
                self.pending_exec = Some(data as u16);
            }
            _ => {}
        }
        pc_set
    }

    /// PUSH instruction.
    fn exec_push(&mut self, if_full: bool, block: bool) {
        if self.rx_fifo.is_full() {
            if if_full {
                // If-full and FIFO is full: no-op
                return;
            }
            if block {
                // Block and FIFO is full: stall
                self.stalled = true;
                self.stall_kind = StallKind::Push;
                return;
            }
            // Non-blocking, non-if_full, full FIFO: push drops (FIFO handles)
        }
        self.rx_fifo.push(self.isr);
        self.isr = 0;
        self.isr_count = 0;
    }

    /// PULL instruction.
    fn exec_pull(&mut self, if_empty: bool, block: bool) {
        if self.tx_fifo.is_empty() {
            if if_empty {
                // If-empty and FIFO is empty: copy X to OSR
                self.osr = self.x;
                self.osr_count = 0;
                return;
            }
            if block {
                // Block and FIFO is empty: stall
                self.stalled = true;
                self.stall_kind = StallKind::Pull;
                return;
            }
            // Non-blocking, empty FIFO: copy X into OSR (RP2040 datasheet behaviour)
            self.osr = self.x;
            self.osr_count = 0;
            return;
        }
        self.osr = self.tx_fifo.pop().unwrap();
        self.osr_count = 0;
    }

    /// MOV instruction. Returns true if destination is PC (PC was set).
    fn exec_mov(
        &mut self,
        destination: u8,
        op: u8,
        source: u8,
        gpio_in: u32,
        shared_pin_values: &mut u32,
        shared_pin_dirs: &mut u32,
    ) -> bool {
        // Read source
        let mut val = match source {
            0 => {
                // PINS — RP2350 masks by IN_COUNT
                let raw = self.read_pins(gpio_in);
                let in_count = self.shiftctrl & 0x1F;
                if in_count == 0 || in_count >= 32 {
                    raw
                } else {
                    raw & ((1u32 << in_count) - 1)
                }
            }
            1 => self.x, // X
            2 => self.y, // Y
            3 => 0,      // NULL
            5 => {
                // STATUS
                let status_sel = (self.execctrl >> 4) & 1 != 0;
                let status_n = (self.execctrl & 0xF) as u8;
                let level = if status_sel {
                    self.rx_fifo.level()
                } else {
                    self.tx_fifo.level()
                };
                if level < status_n { u32::MAX } else { 0 }
            }
            6 => self.isr, // ISR
            7 => self.osr, // OSR
            _ => 0,        // Reserved
        };

        // Apply operation
        val = match op {
            0 => val,                // None
            1 => !val,               // Invert
            2 => val.reverse_bits(), // Bit-reverse
            _ => val,                // Reserved
        };

        // Write destination
        let pc_set = destination == 5;
        match destination {
            0 => {
                // PINS (out_base-relative) — writes shared output latch
                let out_base = (self.pinctrl & 0x1F) as u8;
                let out_count = ((self.pinctrl >> 20) & 0x3F) as u8;
                Self::write_pin_field(shared_pin_values, val, out_base, out_count);
            }
            1 => self.x = val,
            2 => self.y = val,
            3 => {
                // PINDIRS (RP2350 extension) — OUT-pin-range direction latch.
                let out_base = (self.pinctrl & 0x1F) as u8;
                let out_count = ((self.pinctrl >> 20) & 0x3F) as u8;
                Self::write_pin_field(shared_pin_dirs, val, out_base, out_count);
            }
            4 => {
                // EXEC — execute val as instruction next cycle
                self.pending_exec = Some(val as u16);
            }
            5 => {
                // PC — set directly
                self.pc = (val & 0x1F) as u8;
            }
            6 => self.isr = val,
            7 => self.osr = val,
            _ => {}
        }
        pc_set
    }

    /// IRQ instruction.
    fn exec_irq(&mut self, clear: bool, wait: bool, index: u8, irq_flags: &mut u8) {
        let irq_num = self.resolve_irq_index(index);

        if clear {
            *irq_flags &= !(1 << (irq_num & 7));
        } else {
            *irq_flags |= 1 << (irq_num & 7);
            if wait {
                // Stall until the flag is cleared by someone else
                self.stalled = true;
                self.stall_kind = StallKind::IrqWait { index: irq_num };
            }
        }
    }

    /// SET instruction.
    fn exec_set(
        &mut self,
        destination: u8,
        data: u8,
        shared_pin_values: &mut u32,
        shared_pin_dirs: &mut u32,
    ) {
        match destination {
            0 => {
                // PINS (set_base-relative, up to SET_COUNT) — writes shared output latch
                let set_base = ((self.pinctrl >> 5) & 0x1F) as u8;
                let set_count = ((self.pinctrl >> 26) & 0x7) as u8;
                Self::write_pin_field(shared_pin_values, data as u32, set_base, set_count);
            }
            1 => self.x = data as u32, // X (zero-extend)
            2 => self.y = data as u32, // Y (zero-extend)
            4 => {
                // PINDIRS (set_base-relative, up to SET_COUNT) — writes shared direction latch
                let set_base = ((self.pinctrl >> 5) & 0x1F) as u8;
                let set_count = ((self.pinctrl >> 26) & 0x7) as u8;
                Self::write_pin_field(shared_pin_dirs, data as u32, set_base, set_count);
            }
            _ => {}
        }
    }

    /// Resolve IRQ index with relative flag.
    fn resolve_irq_index(&self, index: u8) -> u8 {
        if index & 0x10 != 0 {
            // Relative: offset lower 2 bits by SM id, preserve bit 2
            (((index & 3) + self.sm_id) % 4) | (index & 4)
        } else {
            index & 7
        }
    }
}

#[cfg(test)]
mod tests {
    //! Unit tests for `last_autopush_word` — the diagnostic mirror
    //! paired with `autopush_count`.

    use super::*;

    /// Build an SM with autopush enabled at an 8-bit threshold, shifting
    /// left (so an 8-bit IN of `value` lands as `value` in ISR bits 7..0).
    fn autopush_sm() -> StateMachine {
        let mut sm = StateMachine::new();
        // SHIFTCTRL: AUTOPUSH (bit 16) + PUSH_THRESH = 8 (bits 24..20)
        // + IN_SHIFTDIR = left (bit 18 = 0). Leave OUT_SHIFTDIR at its
        // reset value (bit 19 still cleared here — the tests don't OUT).
        sm.shiftctrl = (1u32 << 16) | (8u32 << 20);
        sm
    }

    #[test]
    fn last_autopush_word_tracks_last_autopushed_isr() {
        let mut sm = autopush_sm();
        sm.x = 0xAB;
        // IN X, 8 — shift 8 bits of X into ISR. With IN_SHIFTDIR=left,
        // ISR becomes 0xAB; isr_count reaches 8 == push threshold and
        // autopush fires into the empty RX FIFO.
        sm.exec_in(1, 8, 0);
        assert_eq!(sm.autopush_count, 1);
        assert_eq!(sm.last_autopush_word, 0xAB);
        // A second IN with a distinct value updates the mirror.
        sm.x = 0xCD;
        sm.exec_in(1, 8, 0);
        assert_eq!(sm.autopush_count, 2);
        assert_eq!(sm.last_autopush_word, 0xCD);
    }

    #[test]
    fn last_autopush_word_unchanged_when_fifo_full() {
        let mut sm = autopush_sm();
        // Fill the 4-entry RX FIFO directly so the next autopush finds
        // it full (matches the existing `autopush_count` semantics: no
        // bump when the FIFO has no room).
        for v in 0..4u32 {
            assert!(sm.rx_fifo.push(v));
        }
        assert!(sm.rx_fifo.is_full());
        let before_word = sm.last_autopush_word;
        let before_cnt = sm.autopush_count;
        sm.x = 0x5A;
        sm.exec_in(1, 8, 0);
        // autopush must not fire — ISR retains its value.
        assert_eq!(sm.autopush_count, before_cnt);
        assert_eq!(sm.last_autopush_word, before_word);
        assert_eq!(sm.isr, 0x5A);
        assert_eq!(sm.isr_count, 8);
    }

    /// pc_visits counter bumps once per completed non-stalling fetch at
    /// the corresponding slot. Program: slot 0 = `MOV Y, Y` (no-op that
    /// never stalls), slot 1 = `JMP 0` (unconditional, never stalls).
    /// Executing 10 cycles with a fresh SM should visit each slot five
    /// times (slot 0 → advance_pc → slot 1 → JMP 0 → slot 0 …).
    #[test]
    fn pc_visits_counter_splits_two_slot_loop() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        // Reset wrap top to 0x01 so advance_pc at slot 0 goes to slot 1
        // (default wrap_top=0x1F, wrap_bottom=0 would also work since
        // we JMP 0 from slot 1 — advance_pc after slot 0 just increments).
        // Leave execctrl at default (wrap_top=0x1F, wrap_bottom=0).
        let mut instr_mem = [0u16; 32];
        // MOV Y, Y: opcode 101_00000_010_00010 = 0xA042
        //   bits [15:13]=101 (MOV), [12:8]=00000 (delay/sideset=0),
        //   [7:5]=010 (dst=Y), [4:3]=00 (op=none), [2:0]=010 (src=Y).
        instr_mem[0] = 0xA042;
        // JMP 0 (unconditional): 000_00000_000_00000 = 0x0000
        instr_mem[1] = 0x0000;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        for _ in 0..10 {
            sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        }
        // Ten cycles split evenly across slots 0 and 1.
        assert_eq!(sm.pc_visits[0], 5, "slot 0 visited 5 times");
        assert_eq!(sm.pc_visits[1], 5, "slot 1 visited 5 times");
        // No other slots touched.
        let other_visits: u64 = (2..32).map(|i| sm.pc_visits[i]).sum();
        assert_eq!(other_visits, 0, "only slots 0 and 1 are visited");
        // Neither instruction stalls, so stall_cycles should be zero.
        assert_eq!(sm.stall_cycles, 0);
        assert_eq!(sm.cycles_stalled_at_pc_0x19, 0);
    }

    /// JMP X-- termination: with X=3 the loop body (slot 0) + back-edge
    /// (slot 1 = JMP X-- 0) must run exactly X+1 = 4 iterations, then
    /// fall through to the exit sentinel at slot 2. Datasheet §3.4.4:
    /// X-- evaluates `X != 0`; on true it jumps and decrements X, on
    /// false it falls through without decrement. Regression guard for
    /// the PicoGUS PSRAM SPI bring-up symptom where slot 0x19/0x1A
    /// looped 1,146,584 times and slot 0x1B never executed.
    #[test]
    fn jmp_x_minus_minus_exits_after_x_plus_one_iterations() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        sm.x = 3;
        let mut instr_mem = [0u16; 32];
        // Slot 0: MOV Y, Y (no-op body) = 0xA042.
        instr_mem[0] = 0xA042;
        // Slot 1: JMP X-- 0 = opcode 000, cond=010 (X--), addr=00000 = 0x0040.
        instr_mem[1] = 0x0040;
        // Slot 2: SET PINS, 0xF (exit sentinel) = 0xE00F.
        instr_mem[2] = 0xE00F;
        // Slot 3: WAIT 1 IRQ 0 = 0x20C0 — stalls forever so the counters
        // beyond the exit don't keep churning and perturb the asserts.
        instr_mem[3] = 0x20C0;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        for _ in 0..50 {
            sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        }
        assert_eq!(sm.x, 0, "X must be 0 after termination");
        assert_eq!(sm.pc_visits[0], 4, "slot 0 runs X+1 = 4 times");
        assert_eq!(sm.pc_visits[1], 4, "slot 1 runs X+1 = 4 times");
        assert!(
            sm.pc_visits[2] >= 1,
            "slot 2 (exit sentinel) must execute at least once, got {}",
            sm.pc_visits[2]
        );
    }

    /// JMP Y-- termination: analogous to the X-- test with Y=2 → 3
    /// iterations. Separate test because Y is a distinct condition
    /// code (4 vs 2) on a different register path in `exec_jmp`.
    #[test]
    fn jmp_y_minus_minus_exits_after_y_plus_one_iterations() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        sm.y = 2;
        let mut instr_mem = [0u16; 32];
        // Slot 0: MOV Y, Y (no-op body) = 0xA042.
        instr_mem[0] = 0xA042;
        // Slot 1: JMP Y-- 0 = opcode 000, cond=100 (Y--), addr=00000 = 0x0080.
        instr_mem[1] = 0x0080;
        // Slot 2: SET PINS, 0xF (exit sentinel) = 0xE00F.
        instr_mem[2] = 0xE00F;
        // Slot 3: WAIT 1 IRQ 0 = 0x20C0 (park after exit).
        instr_mem[3] = 0x20C0;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        for _ in 0..50 {
            sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        }
        assert_eq!(sm.y, 0, "Y must be 0 after termination");
        assert_eq!(sm.pc_visits[0], 3, "slot 0 runs Y+1 = 3 times");
        assert_eq!(sm.pc_visits[1], 3, "slot 1 runs Y+1 = 3 times");
        assert!(
            sm.pc_visits[2] >= 1,
            "slot 2 (exit sentinel) must execute at least once, got {}",
            sm.pc_visits[2]
        );
    }

    /// JMP X-- with X=0 falls through without decrementing. Datasheet
    /// §3.4.4: the condition is `X != 0`; a zero X must neither jump
    /// nor wrap around to 0xFFFFFFFF.
    #[test]
    fn jmp_x_minus_minus_with_x_zero_falls_through_without_decrement() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        // X is 0 from reset; spell it out for the reader.
        assert_eq!(sm.x, 0);
        let mut instr_mem = [0u16; 32];
        // Slot 0: JMP X-- 5 = opcode 000, cond=010, addr=00101 = 0x0045.
        instr_mem[0] = 0x0045;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert_eq!(sm.x, 0, "X must stay 0 (no wrap to 0xFFFFFFFF)");
        assert_eq!(sm.pc, 1, "PC must advance past the JMP, not jump to 5");
        assert_eq!(sm.pc_visits[0], 1);
        assert_eq!(
            sm.pc_visits[5], 0,
            "target slot 5 must not have been visited"
        );
    }

    // ====================================================================
    // Branch-coverage top-up: tests targeting each of the uncovered arms
    // listed in `2026.04.23 - CC - Coverage Improvement Plan.md` Stage 4.
    // ====================================================================

    /// Covers `clock_tick` with `clkdiv_int == 0` (threshold=256): this is
    /// the documented "divide-by-256" fast-path used by firmware that
    /// programs a zero integer divisor.
    #[test]
    fn clock_tick_treats_int_zero_as_256() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        sm.clkdiv_int = 0;
        sm.clkdiv_frac = 0;
        // With threshold=256 and +256 per tick, every call returns true.
        for _ in 0..4 {
            assert!(sm.clock_tick());
        }
    }

    /// Covers the `enabled = false` short-circuit in `clock_tick`.
    #[test]
    fn clock_tick_returns_false_when_disabled() {
        let mut sm = StateMachine::new();
        assert!(!sm.enabled);
        assert!(!sm.clock_tick());
    }

    /// Covers `clock_tick` with `clkdiv_acc < threshold` (false arm
    /// returning false without advance).
    #[test]
    fn clock_tick_below_threshold_returns_false() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        sm.clkdiv_int = 2;
        sm.clkdiv_frac = 0;
        // First tick: acc goes 0→256 < 512, returns false.
        assert!(!sm.clock_tick());
        // Second tick: acc 256→512 >= 512, returns true.
        assert!(sm.clock_tick());
    }

    /// Covers the `fetched_pc == 0x19` arm in the stalled-cycle counter
    /// (line 327). Freshly stalled at pc=0x19 must bump
    /// `cycles_stalled_at_pc_0x19`.
    #[test]
    fn stall_at_pc_0x19_bumps_dedicated_counter() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        sm.pc = 0x19;
        let mut instr_mem = [0u16; 32];
        // PULL block (0x80A0) at slot 0x19; TX FIFO empty → stall.
        instr_mem[0x19] = 0x80A0;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // First cycle: execute, stall kind set, counter bumps for
        // "freshly-stalled-this-cycle" branch (line 388).
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled);
        assert_eq!(sm.cycles_stalled_at_pc_0x19, 1);
        assert_eq!(sm.stall_cycles, 1);
        // Second cycle: `check_stall` path re-evaluates and stays stalled
        // — bumps via line 327 branch.
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert_eq!(sm.cycles_stalled_at_pc_0x19, 2);
        assert_eq!(sm.stall_cycles, 2);
    }

    /// JMP Y-- with Y!=0 must jump AND decrement (line 612 `was_nonzero`
    /// branch). Mirror of the X-- test but exercising the Y arm's
    /// decrement path directly.
    #[test]
    fn jmp_y_minus_minus_with_y_nonzero_decrements_and_takes_jump() {
        let mut sm = StateMachine::new();
        sm.y = 5;
        // cond=4 (Y--), address=3 → take and decrement
        let taken = sm.exec_jmp(4, 3, 0);
        assert!(taken);
        assert_eq!(sm.y, 4);
        assert_eq!(sm.pc, 3);
    }

    /// `apply_sideset` with SIDE_EN=1 and SIDESET_COUNT=1 collapses to
    /// `actual_pins == 0` (one bit is the enable, zero left for value).
    /// Covers lines 471 (`side_en` true arm) and 476 (early-return).
    #[test]
    fn sideset_side_en_one_count_one_is_enable_only() {
        let mut sm = StateMachine::new();
        // PINCTRL: SIDESET_COUNT=1 at bits[31:29].
        sm.pinctrl = 1u32 << 29;
        // EXECCTRL: SIDE_EN=1 at bit 30.
        sm.execctrl = 1u32 << 30;
        let mut instr_mem = [0u16; 32];
        // NOP (MOV Y,Y = 0xA042) with delay/sideset field high bit=1
        // enabling the side-set. With count=1 and enable=1 there is
        // zero value-bit side-set → apply_sideset hits the early return.
        // delay_bits=5-1=4, field = [1 0000] = 0x10.
        instr_mem[0] = 0xA042 | 0x1000; // insert 0x10 into [12:8]
        let before_pins = sm.sideset_pins;
        let before_dirs = sm.sideset_dirs;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.enabled = true;
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        // actual_pins=0 → the early-return path touches nothing.
        assert_eq!(sm.sideset_pins, before_pins);
        assert_eq!(sm.sideset_dirs, before_dirs);
    }

    /// Side-set with SIDE_PINDIR=1 writes to `sideset_dirs` (line 481).
    #[test]
    fn sideset_with_side_pindir_updates_sideset_dirs() {
        let mut sm = StateMachine::new();
        // PINCTRL: SIDESET_COUNT=1, SIDESET_BASE=4.
        sm.pinctrl = (1u32 << 29) | (4u32 << 10);
        // EXECCTRL: SIDE_PINDIR=1 (bit 29).
        sm.execctrl = 1u32 << 29;
        let decoded = crate::pio::decode::decode(
            // MOV Y,Y + side=1, no delay. delay_bits=4, field=[1 0000]=0x10.
            0xA042 | 0x1000,
            sm.pinctrl,
            sm.execctrl,
        );
        sm.apply_sideset(&decoded);
        assert_ne!(sm.sideset_dirs & (1 << 4), 0, "sideset_dirs bit 4 set");
        assert_eq!(sm.sideset_pins, u32::MAX, "sideset_pins untouched");
    }

    /// `write_pin_field` with count==0 early-returns (line 495).
    /// Also exercises the count==32 branch (line 498 `u32::MAX`) via the
    /// public OUT/MOV PINS paths below in `out_mov_pins_count_ge_32`.
    #[test]
    fn write_pin_field_count_zero_is_noop() {
        let mut sm = StateMachine::new();
        // PINCTRL: SET_COUNT=0 → SET PINS writes nothing.
        sm.pinctrl = 0;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // SET PINS, 0x1F with SET_COUNT=0: the inner write_pin_field
        // takes the count==0 early-return.
        sm.exec_set(0, 0x1F, &mut pins, &mut dirs);
        assert_eq!(pins, 0);
        assert_eq!(dirs, 0);
    }

    /// `pull_threshold` returning 32 for stored-value=0 (line 517 true
    /// arm), and the same for `push_threshold` (line 533 true arm).
    #[test]
    fn pull_and_push_thresholds_treat_zero_as_32() {
        // Default shiftctrl is 0x000C_0000 → pull_threshold/push_threshold
        // fields are both zero which must mean 32.
        let sm = StateMachine::new();
        assert_eq!(sm.pull_threshold(), 32);
        assert_eq!(sm.push_threshold(), 32);
    }

    /// `pull_threshold` and `push_threshold` return the stored value
    /// when non-zero (line 517/533 false arm).
    #[test]
    fn pull_and_push_thresholds_pass_through_nonzero_value() {
        let mut sm = StateMachine::new();
        // pull_threshold field is bits [29:25]; push_threshold is [24:20].
        sm.shiftctrl = (7u32 << 25) | (11u32 << 20);
        assert_eq!(sm.pull_threshold(), 7);
        assert_eq!(sm.push_threshold(), 11);
    }

    /// WAIT PIN (source=1) with pin low stalls (line 659 if-block).
    #[test]
    fn wait_pin_source_one_stalls_when_pin_low() {
        let mut sm = StateMachine::new();
        // IN_BASE at bits[19:15] in PINCTRL; keep at 0 so pin index is
        // absolute.
        sm.pinctrl = 0;
        let mut irq = 0u8;
        // Wait polarity=1, source=PIN (1), index=3 with gpio_in=0 → stall.
        sm.exec_wait(true, 1, 3, &mut irq, 0);
        assert!(sm.stalled);
        match sm.stall_kind {
            StallKind::WaitPin { polarity, index } => {
                assert!(polarity);
                assert_eq!(index, 3);
            }
            _ => panic!("expected WaitPin"),
        }
        // Now unstall by providing pin high and re-evaluating.
        sm.stalled = false;
        sm.stall_kind = StallKind::None;
        sm.exec_wait(true, 1, 3, &mut irq, 1 << 3);
        assert!(!sm.stalled);
    }

    /// WAIT IRQ (source=2) with flag mismatch stalls (line 668 else arm).
    #[test]
    fn wait_irq_source_two_stalls_when_condition_unmet() {
        let mut sm = StateMachine::new();
        let mut irq = 0u8;
        // Waiting for IRQ 3 to be SET while it is clear → stall.
        sm.exec_wait(true, 2, 3, &mut irq, 0);
        assert!(sm.stalled);
        match sm.stall_kind {
            StallKind::WaitIrq { polarity, index } => {
                assert!(polarity);
                assert_eq!(index, 3);
            }
            _ => panic!("expected WaitIrq"),
        }
        // IRQ flag reset so we can confirm the matching path auto-clears
        // the flag without stalling.
        sm.stalled = false;
        sm.stall_kind = StallKind::None;
        irq = 1 << 3;
        sm.exec_wait(true, 2, 3, &mut irq, 0);
        assert!(!sm.stalled);
        assert_eq!(irq & (1 << 3), 0, "match arm auto-clears IRQ");
    }

    /// WAIT source 3 (JMPPIN stub on RP2350) is a NOP (covers the
    /// wildcard `_` arm of `exec_wait`).
    #[test]
    fn wait_source_three_is_nop() {
        let mut sm = StateMachine::new();
        let mut irq = 0u8;
        sm.exec_wait(true, 3, 0, &mut irq, 0);
        assert!(!sm.stalled);
    }

    /// IN with autopush enabled, ISR already at threshold, RX FIFO full →
    /// stall before shift (covers lines 700/702/703 pre-shift autopush).
    #[test]
    fn in_with_pending_autopush_and_full_fifo_stalls() {
        let mut sm = StateMachine::new();
        // Autopush on, threshold=8.
        sm.shiftctrl = (1u32 << 16) | (8u32 << 20);
        sm.isr = 0xFF;
        sm.isr_count = 8; // already at threshold
        // Fill RX FIFO.
        for v in 0..4u32 {
            assert!(sm.rx_fifo.push(v));
        }
        sm.exec_in(1, 4, 0);
        assert!(sm.stalled, "must stall on pending autopush + full FIFO");
        match sm.stall_kind {
            StallKind::Push => {}
            _ => panic!("expected Push stall"),
        }
        // ISR untouched (stall happens BEFORE shifting).
        assert_eq!(sm.isr, 0xFF);
        assert_eq!(sm.isr_count, 8);
    }

    /// IN with bit_count >= 32 shift-right path: ISR replaced entirely
    /// (covers line 729 `bc >= 32` data path, 733 shift-right bc>=32,
    /// 734 post-write bc<32 branch via a second cycle at bc=16).
    #[test]
    fn in_shift_right_bit_count_32_replaces_isr() {
        let mut sm = StateMachine::new();
        // IN_SHIFTDIR=right (bit 18 set).
        sm.shiftctrl = 1u32 << 18;
        sm.x = 0xDEAD_BEEF;
        // IN X, 32 — src=1, bc=32.
        sm.exec_in(1, 32, 0);
        assert_eq!(sm.isr, 0xDEAD_BEEF, "shift-right with bc=32 replaces ISR");
        assert_eq!(sm.isr_count, 32);
    }

    /// IN shift-left with bit_count==32 clears then ORs full value
    /// (covers line 741 `bc >= 32` left-shift branch).
    #[test]
    fn in_shift_left_bit_count_32_replaces_isr() {
        let mut sm = StateMachine::new();
        // IN_SHIFTDIR=left (bit 18 clear — default).
        sm.shiftctrl = 0;
        sm.x = 0x1234_5678;
        sm.exec_in(1, 32, 0);
        assert_eq!(sm.isr, 0x1234_5678);
        assert_eq!(sm.isr_count, 32);
    }

    /// IN with fresh post-shift autopush on a non-full FIFO (covers
    /// lines 752/754 post-shift autopush arms).
    #[test]
    fn in_post_shift_autopush_fires_when_threshold_reached() {
        let mut sm = StateMachine::new();
        // Autopush on, threshold=8, shift-left.
        sm.shiftctrl = (1u32 << 16) | (8u32 << 20);
        sm.x = 0xAA;
        sm.exec_in(1, 8, 0);
        assert_eq!(sm.isr_count, 0, "cleared after autopush");
        assert_eq!(sm.autopush_count, 1);
        assert_eq!(sm.last_autopush_word, 0xAA);
    }

    /// OUT with autopull + empty TX FIFO stalls (covers line 775 empty
    /// arm and line 782 stall).
    #[test]
    fn out_autopull_empty_fifo_stalls() {
        let mut sm = StateMachine::new();
        // Autopull on (bit 17).
        sm.shiftctrl = 1u32 << 17;
        sm.osr_count = 32; // exhausted
        let mut pins = 0u32;
        let mut dirs = 0u32;
        let pc_set = sm.exec_out(3, 8, &mut pins, &mut dirs); // OUT NULL, 8
        assert!(!pc_set);
        assert!(sm.stalled);
        match sm.stall_kind {
            StallKind::Pull => {}
            _ => panic!("expected Pull stall"),
        }
    }

    /// OUT bit_count=32 shift-right (line 794 bc>=32 data path, line 795
    /// OSR cleared).
    #[test]
    fn out_shift_right_bit_count_32_clears_osr() {
        let mut sm = StateMachine::new();
        // Shift-right (bit 19 set).
        sm.shiftctrl = 1u32 << 19;
        sm.osr = 0xF00D_D00D;
        sm.osr_count = 0;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // OUT NULL, 32 → src=3, bc=32.
        sm.exec_out(3, 32, &mut pins, &mut dirs);
        assert_eq!(sm.osr, 0);
        assert_eq!(sm.osr_count, 32);
    }

    /// OUT bit_count=32 shift-left (line 799 bc>=32 data path, line 800
    /// OSR cleared).
    #[test]
    fn out_shift_left_bit_count_32_clears_osr() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 0; // shift-left
        sm.osr = 0xF00D_D00D;
        sm.osr_count = 0;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_out(3, 32, &mut pins, &mut dirs);
        assert_eq!(sm.osr, 0);
        assert_eq!(sm.osr_count, 32);
    }

    /// OUT PC (destination=5) sets PC directly and returns true (covers
    /// `pc_set = destination == 5` return plus the `5 => self.pc = …` arm).
    #[test]
    fn out_pc_sets_pc_and_signals_pc_set() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 1u32 << 19; // shift-right
        sm.osr = 0x0000_0007;
        sm.osr_count = 0;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        let pc_set = sm.exec_out(5, 8, &mut pins, &mut dirs);
        assert!(pc_set);
        assert_eq!(sm.pc, 7);
    }

    /// OUT EXEC (destination=7) latches `pending_exec`.
    #[test]
    fn out_exec_latches_pending_exec() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 1u32 << 19;
        sm.osr = 0x0000_ABCD;
        sm.osr_count = 0;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_out(7, 16, &mut pins, &mut dirs);
        assert_eq!(sm.pending_exec, Some(0xABCD));
    }

    /// PUSH into a full RX FIFO with `if_full=true` is a no-op (line 845
    /// if_full=true arm after the FIFO-full check).
    #[test]
    fn push_if_full_on_full_fifo_is_noop() {
        let mut sm = StateMachine::new();
        for v in 0..4u32 {
            assert!(sm.rx_fifo.push(v));
        }
        sm.isr = 0x9999;
        sm.isr_count = 32;
        sm.exec_push(true, true); // if_full=true, block=true
        assert!(!sm.stalled);
        assert_eq!(sm.isr, 0x9999, "ISR untouched on if_full no-op");
        assert_eq!(sm.isr_count, 32);
    }

    /// PUSH blocking into a full RX FIFO stalls (line 850 block arm).
    #[test]
    fn push_block_on_full_fifo_stalls() {
        let mut sm = StateMachine::new();
        for v in 0..4u32 {
            assert!(sm.rx_fifo.push(v));
        }
        sm.isr = 0x1;
        sm.isr_count = 32;
        sm.exec_push(false, true); // if_full=false, block=true
        assert!(sm.stalled);
        match sm.stall_kind {
            StallKind::Push => {}
            _ => panic!("expected Push stall"),
        }
    }

    /// PUSH non-blocking non-if_full into a full FIFO silently drops
    /// (covers the fall-through after lines 845/850).
    #[test]
    fn push_nonblock_not_if_full_drops_on_full_fifo() {
        let mut sm = StateMachine::new();
        for v in 0..4u32 {
            assert!(sm.rx_fifo.push(v));
        }
        sm.isr = 0xDEAD;
        sm.isr_count = 32;
        sm.exec_push(false, false); // nonblocking, not if_full → drop
        assert!(!sm.stalled, "non-blocking push must not stall");
        // FIFO drop counter bumped; ISR still cleared (PUSH always clears).
        assert_eq!(sm.rx_fifo.push_drop, 1);
        assert_eq!(sm.isr, 0);
    }

    /// PULL on empty TX FIFO with `if_empty=true` copies X into OSR
    /// (line 865 → 866 if_empty arm).
    #[test]
    fn pull_if_empty_copies_x_to_osr() {
        let mut sm = StateMachine::new();
        sm.x = 0xFEED_FACE;
        sm.exec_pull(true, true); // if_empty=true, block=true
        assert_eq!(sm.osr, 0xFEED_FACE);
        assert_eq!(sm.osr_count, 0);
        assert!(!sm.stalled);
    }

    /// PULL blocking on empty FIFO stalls (line 872 block arm).
    #[test]
    fn pull_block_on_empty_fifo_stalls() {
        let mut sm = StateMachine::new();
        sm.exec_pull(false, true); // not if_empty, blocking, empty FIFO
        assert!(sm.stalled);
        match sm.stall_kind {
            StallKind::Pull => {}
            _ => panic!("expected Pull stall"),
        }
    }

    /// MOV src=PINS with IN_COUNT == 0 (line 902 true arm — count zero
    /// means "use full 32-bit read").
    #[test]
    fn mov_src_pins_in_count_zero_passes_full_32_bits() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 0; // IN_COUNT at bits[4:0] = 0 → full width
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // MOV Y, PINS (dst=Y=2, op=none=0, src=PINS=0) — value from gpio_in.
        sm.exec_mov(2, 0, 0, 0xFFFF_FFFF, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0xFFFF_FFFF);
    }

    /// MOV src=PINS with IN_COUNT >= 32 (line 902 or-arm — 32 also
    /// passes full width).
    #[test]
    fn mov_src_pins_in_count_32_passes_full_width() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 32; // IN_COUNT = 32 hits the `in_count >= 32` arm
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(2, 0, 0, 0xFFFF_FFFF, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0xFFFF_FFFF);
    }

    /// MOV src=PINS with 0 < IN_COUNT < 32 (the `else` arm — masks).
    #[test]
    fn mov_src_pins_in_count_masks_to_bit_width() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 4; // IN_COUNT=4 → mask to low 4 bits
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(2, 0, 0, 0xFFFF_FFFF, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0xF);
    }

    /// MOV src=STATUS — both RX and TX level paths (line 914 status_sel
    /// true/false arms), and level-below vs at/above threshold (line 919).
    #[test]
    fn mov_src_status_rx_tx_and_level_compare() {
        let mut sm = StateMachine::new();
        // STATUS_SEL=0 (TX level), STATUS_N=1.
        sm.execctrl = 1; // STATUS_N=1, STATUS_SEL=0 (bit 4 clear)
        // TX FIFO empty (level=0), level < 1 → STATUS = 0xFFFFFFFF.
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(2, 0, 5, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, u32::MAX, "TX empty: level<N → all-ones");
        // Fill TX FIFO so level >= N → STATUS = 0.
        sm.tx_fifo.push(0);
        sm.exec_mov(2, 0, 5, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0, "TX level>=N → zero");
        // STATUS_SEL=1 (RX level).
        sm.execctrl = (1u32 << 4) | 1; // STATUS_SEL=1, STATUS_N=1
        // RX empty.
        sm.exec_mov(2, 0, 5, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, u32::MAX, "RX empty: level<N → all-ones");
        sm.rx_fifo.push(0);
        sm.exec_mov(2, 0, 5, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0, "RX level>=N → zero");
    }

    /// MOV destination = EXEC (dst=4) latches pending_exec.
    #[test]
    fn mov_dst_exec_latches_pending_exec() {
        let mut sm = StateMachine::new();
        sm.x = 0xCAFE;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(4, 0, 1, 0, &mut pins, &mut dirs);
        assert_eq!(sm.pending_exec, Some(0xCAFE));
    }

    /// MOV destination = PC sets PC directly (covers `destination == 5`
    /// arm in the MOV dispatch).
    #[test]
    fn mov_dst_pc_sets_pc_directly() {
        let mut sm = StateMachine::new();
        sm.x = 0x17; // 0x17 & 0x1F = 0x17
        let mut pins = 0u32;
        let mut dirs = 0u32;
        let pc_set = sm.exec_mov(5, 0, 1, 0, &mut pins, &mut dirs);
        assert!(pc_set);
        assert_eq!(sm.pc, 0x17);
    }

    /// MOV destination=PINDIRS (3) writes shared_pin_dirs.
    #[test]
    fn mov_dst_pindirs_writes_shared_pin_dirs() {
        let mut sm = StateMachine::new();
        // OUT_BASE=2, OUT_COUNT=4 (bits[25:20]=4, [4:0]=2).
        sm.pinctrl = (4u32 << 20) | 2;
        sm.x = 0xF;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(3, 0, 1, 0, &mut pins, &mut dirs);
        // 4 bits of value 0xF rotated into base 2 → bits[5:2] set.
        assert_eq!(dirs & (0xF << 2), 0xF << 2);
    }

    /// IRQ clear bit (line 970 `clear=true` arm).
    #[test]
    fn irq_clear_drops_flag() {
        let mut sm = StateMachine::new();
        let mut irq = 0b0000_1111u8;
        sm.exec_irq(true, false, 2, &mut irq);
        assert_eq!(irq, 0b0000_1011, "bit 2 cleared");
    }

    /// IRQ set with wait=true stalls (line 974).
    #[test]
    fn irq_set_with_wait_stalls() {
        let mut sm = StateMachine::new();
        let mut irq = 0u8;
        sm.exec_irq(false, true, 4, &mut irq);
        assert_eq!(irq & (1 << 4), 1 << 4);
        assert!(sm.stalled);
        match sm.stall_kind {
            StallKind::IrqWait { index } => assert_eq!(index, 4),
            _ => panic!("expected IrqWait"),
        }
    }

    /// `resolve_irq_index` with relative bit set maps through sm_id
    /// (line 1011 relative arm).
    #[test]
    fn resolve_irq_index_relative() {
        let mut sm = StateMachine::new();
        sm.sm_id = 2;
        // index = 0x10 (rel flag), lower 2 bits=0, preserve bit 2=0.
        // (0 + 2) % 4 = 2 → resolved index is 2.
        assert_eq!(sm.resolve_irq_index(0x10), 2);
        // index = 0x14 (rel flag with bit 2 set).
        // Lower 2 bits=0 → (0 + 2) % 4 = 2; OR with (0x14 & 4)=4 → 6.
        assert_eq!(sm.resolve_irq_index(0x14), 6);
    }

    /// SET destination=PINDIRS routes through write_pin_field with SET_BASE
    /// and SET_COUNT. Covers the PINDIRS arm (destination=4) alongside the
    /// PINS arm exercised by existing tests.
    #[test]
    fn set_pindirs_writes_shared_pin_dirs() {
        let mut sm = StateMachine::new();
        // SET_BASE=1 (bits[9:5]), SET_COUNT=3 (bits[28:26]).
        sm.pinctrl = (3u32 << 26) | (1u32 << 5);
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_set(4, 0b111, &mut pins, &mut dirs);
        assert_eq!(dirs & (0b111 << 1), 0b111 << 1);
    }

    /// SET with unknown destination (wildcard) is a no-op.
    #[test]
    fn set_unknown_destination_is_noop() {
        let mut sm = StateMachine::new();
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // Dest=3 (not mapped on SET) — NOP.
        sm.exec_set(3, 0xFF, &mut pins, &mut dirs);
        assert_eq!(pins, 0);
        assert_eq!(dirs, 0);
    }

    /// Force-execute clears any prior stall and runs the supplied insn.
    /// Covers `force_execute`'s stall-clear path (stalled=true → false).
    #[test]
    fn force_execute_clears_stall_and_runs() {
        let mut sm = StateMachine::new();
        sm.stalled = true;
        sm.stall_kind = StallKind::Pull;
        sm.delay_count = 7;
        let instr_mem = [0u16; 32];
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // Force SET X, 1 = 0xE021.
        sm.force_execute(0xE021, &instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(!sm.stalled);
        assert_eq!(sm.delay_count, 0);
        assert_eq!(sm.x, 1);
    }

    /// `reset` preserves sm_id but zeroes everything else.
    #[test]
    fn reset_preserves_sm_id() {
        let mut sm = StateMachine::new();
        sm.sm_id = 3;
        sm.x = 0xDEAD;
        sm.pc = 15;
        sm.reset();
        assert_eq!(sm.sm_id, 3);
        assert_eq!(sm.x, 0);
        assert_eq!(sm.pc, 0);
    }

    /// Delay-countdown path in `execute_cycle` (`delay_count > 0` early
    /// return), paired with the post-delay resumption.
    #[test]
    fn delay_countdown_decrements_and_resumes() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        sm.delay_count = 2;
        let instr_mem = [0u16; 32]; // all zeros = JMP 0 always
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert_eq!(sm.delay_count, 1);
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert_eq!(sm.delay_count, 0);
    }

    /// read_clkdiv / write_clkdiv roundtrip exercises both accessors.
    #[test]
    fn clkdiv_register_roundtrip_at_sm_level() {
        let mut sm = StateMachine::new();
        sm.write_clkdiv(0x1234_5600);
        assert_eq!(sm.read_clkdiv(), 0x1234_5600);
        assert_eq!(sm.clkdiv_int, 0x1234);
        assert_eq!(sm.clkdiv_frac, 0x56);
    }

    /// `check_stall` WaitIrq re-evaluation: the condition-not-met arm
    /// (line 439 false branch). Induce a genuine stall via `exec_wait`,
    /// then call `execute_cycle` while the flag is still unset so the
    /// re-check runs and stays stalled.
    #[test]
    fn check_stall_wait_irq_stays_stalled_when_flag_still_mismatched() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        // WAIT 1 IRQ 3 at slot 0 = opcode 001, polarity=1, source=2, index=3.
        // operand = 0b1_10_00011 = 0xC3 → insn = 0b001_00000_11000011 = 0x20C3.
        let mut instr_mem = [0u16; 32];
        instr_mem[0] = 0x20C3;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled);
        // Re-evaluate: IRQ flag 3 is still clear → stays stalled.
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled, "check_stall mismatch arm keeps SM stalled");
        assert_eq!(sm.stall_cycles, 2);
    }

    /// REGRESSION (bug demo): a `WAIT 1 IRQ n` that stalls first, then
    /// has its flag set, must COMPLETE and advance PC.
    ///
    /// FAILS ON PRE-FIX CODE: the old `check_stall` WaitIrq arm cleared the
    /// flag when reporting "resolved", and `execute_cycle` then fell through
    /// and re-ran `exec_wait`, which saw the (now-cleared) flag and re-stalled
    /// forever. With the buggy arm this test hangs at `stalled == true` /
    /// `pc == 0` no matter how many cycles run. With the fix, `check_stall`
    /// does NOT clear, the re-executed `exec_wait` performs the single
    /// clear-and-complete, and the SM advances.
    #[test]
    fn wait_irq_completes_after_stall_then_flag_set() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        // slot0: WAIT 1 IRQ 3 = 0x20C3 ; slot1: NOP (MOV Y,Y = 0xA042)
        let mut instr_mem = [0u16; 32];
        instr_mem[0] = 0x20C3;
        instr_mem[1] = 0xA042;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // Cycle 1: flag clear → stall.
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled);
        assert_eq!(sm.pc, 0, "PC parked on the WAIT while stalled");
        // Cycle 2: still clear → still stalled.
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled);
        // Now an external setter raises IRQ 3.
        irq |= 1 << 3;
        // Cycle 3: stall resolves; on the buggy code the flag would be cleared
        // by check_stall and exec_wait would re-stall. With the fix the WAIT
        // retires: PC advances and the flag is consumed exactly once.
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(!sm.stalled, "WAIT must complete once flag is set post-stall");
        assert_eq!(sm.pc, 1, "PC advanced past the WAIT");
        assert_eq!(irq & (1 << 3), 0, "satisfied WAIT 1 IRQ clears the flag");
    }

    /// FIX CORRECTNESS: on a satisfied (post-stall) `WAIT 1 IRQ n`, the flag
    /// is cleared exactly ONCE, and re-arming the same flag lets a fresh WAIT
    /// stall and complete again. Guards against double-clear or stuck state.
    #[test]
    fn wait_irq_clears_flag_exactly_once_and_rearms() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        // slot0: WAIT 1 IRQ 3 ; slot1: WAIT 1 IRQ 3 (a second waiter on
        // the same flag, reached after the first completes).
        let mut instr_mem = [0u16; 32];
        instr_mem[0] = 0x20C3;
        instr_mem[1] = 0x20C3;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // First WAIT stalls (flag clear).
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled);
        // Set the flag and resolve: the first WAIT consumes it once.
        irq |= 1 << 3;
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(!sm.stalled);
        assert_eq!(sm.pc, 1);
        assert_eq!(irq & (1 << 3), 0, "flag cleared exactly once (not double)");
        // The second WAIT at slot1 now executes with the flag clear → must
        // stall (proves the flag wasn't left set / not double-consumed and
        // the SM re-arms cleanly).
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled, "second WAIT stalls again on the cleared flag");
        assert_eq!(sm.pc, 1, "second WAIT parks at slot1");
        // Re-arm: set the flag once more and confirm the second WAIT also
        // completes and consumes it exactly once.
        irq |= 1 << 3;
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(!sm.stalled, "re-armed WAIT completes");
        assert_eq!(sm.pc, 2, "PC advanced past the second WAIT");
        assert_eq!(irq & (1 << 3), 0, "re-armed flag also cleared exactly once");
    }

    /// OUT PINS with bit_count=32 and OUT_COUNT=32 drives `write_pin_field`
    /// with count=32, exercising the `count >= 32` mask arm (line 498).
    #[test]
    fn out_pins_count_32_hits_write_pin_field_mask_all_ones() {
        let mut sm = StateMachine::new();
        // PINCTRL: OUT_COUNT=32 at bits[25:20]=0b100000=32.
        sm.pinctrl = 32u32 << 20;
        // shiftctrl shift-right (bit 19 set).
        sm.shiftctrl = 1u32 << 19;
        sm.osr = 0xDEAD_BEEF;
        sm.osr_count = 0;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_out(0, 32, &mut pins, &mut dirs);
        // With count=32 the mask is u32::MAX and the value (0xDEAD_BEEF)
        // lands unshifted in shared_pin_values.
        assert_eq!(pins, 0xDEAD_BEEF, "32-wide OUT lands full word in pad_out");
    }

    /// Post-shift autopush when ISR is freshly at threshold and RX FIFO
    /// has room (line 703 false arm of `is_full`).
    #[test]
    fn autopush_post_shift_with_room_pushes() {
        // Covered via `in_post_shift_autopush_fires_when_threshold_reached`
        // already — re-assert here to name the branch: pre-shift hits
        // `isr_count >= threshold` FALSE (isr_count=0 initially),
        // post-shift the threshold is reached and RX FIFO has room.
        let mut sm = StateMachine::new();
        sm.shiftctrl = (1u32 << 16) | (8u32 << 20); // autopush, threshold=8
        sm.x = 0xCC;
        sm.exec_in(1, 8, 0);
        assert_eq!(sm.autopush_count, 1, "RX FIFO had room → autopush fires");
        assert!(!sm.rx_fifo.is_empty());
    }

    /// IN shift-right with bit_count < 32 takes the `isr >>= bc` path
    /// (line 733/734 false arm of `bc >= 32`).
    #[test]
    fn in_shift_right_bit_count_less_than_32() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 1u32 << 18; // IN_SHIFTDIR=right
        sm.x = 0x0F;
        // Pre-seed ISR so we can observe the shift-right behaviour.
        sm.isr = 0x0000_00F0;
        sm.isr_count = 8;
        sm.exec_in(1, 4, 0);
        // ISR shifted right by 4: 0x0000_000F; then data (0x0F) placed
        // at MSB side (0xF << 28 = 0xF000_0000) → combined 0xF000_000F.
        assert_eq!(sm.isr, 0xF000_000F);
        assert_eq!(sm.isr_count, 12);
    }

    /// OUT autopull with osr_count < threshold: the autopull guard
    /// (line 775) takes its FALSE arm — OUT shifts from the existing OSR
    /// without a refill.
    #[test]
    fn out_autopull_below_threshold_does_not_refill() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 1u32 << 17; // AUTOPULL on, threshold=32 (default)
        sm.osr = 0x0000_00FF;
        sm.osr_count = 16; // below threshold
        sm.tx_fifo.push(0xBEEF_CAFE); // a value we expect NOT to be loaded
        let mut pins = 0u32;
        let mut dirs = 0u32;
        let pc_set = sm.exec_out(3, 8, &mut pins, &mut dirs); // OUT NULL, 8
        assert!(!pc_set);
        assert!(
            !sm.stalled,
            "osr_count below threshold — no autopull refill"
        );
        // OSR must still hold its pre-OUT value shifted, not 0xBEEF_CAFE.
        // Default shift-direction (right, bit 19 unaltered from above):
        // we set shiftctrl=1<<17 only, so bit 19 is 0 → shift LEFT here;
        // with bc=8 and bc<32, osr <<= 8 → 0x0000_FF00.
        assert_eq!(sm.osr, 0x0000_FF00);
        assert_eq!(sm.tx_fifo.level(), 1, "TX FIFO untouched");
    }

    /// OUT shift-left with bit_count < 32 (lines 799/800 false arms of
    /// `bc >= 32`).
    #[test]
    fn out_shift_left_bit_count_less_than_32() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 0; // shift-left
        sm.osr = 0xAABB_CCDD;
        sm.osr_count = 0;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_out(3, 8, &mut pins, &mut dirs); // OUT NULL, 8
        // Shift-left with bc=8: data = osr >> 24 = 0xAA; osr <<= 8 = 0xBBCC_DD00.
        assert_eq!(sm.osr, 0xBBCC_DD00);
    }

    /// MOV src=PINS with in_count=1 (not 0 and not >= 32) takes the
    /// masked `else` arm of line 902. Complements
    /// `mov_src_pins_in_count_masks_to_bit_width` (in_count=4) by
    /// hitting the 0 < in_count < 32 boundary at in_count=1.
    #[test]
    fn mov_src_pins_in_count_one_masks_to_single_bit() {
        let mut sm = StateMachine::new();
        sm.shiftctrl = 1;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(2, 0, 0, 0xFFFF_FFFF, &mut pins, &mut dirs);
        assert_eq!(sm.y, 1, "in_count=1 masks to single bit");
    }

    /// Accessors `enabled`, `pc`, `isr_value`, `isr_shift_count`,
    /// `tx_fifo_full`, `rx_fifo_empty`, `rx_fifo_level`, `rx_fifo_drops`,
    /// `tx_push_success`, `tx_push_drop`, `rx_push_success`, `rx_push_drop`,
    /// `pc_visits`, `stall_cycles`, `cycles_stalled_at_pc_0x19` are
    /// read-only surfaces exercised here for completeness.
    #[test]
    fn diagnostic_accessors_round_trip_internal_state() {
        let mut sm = StateMachine::new();
        assert!(!sm.enabled());
        assert_eq!(sm.pc(), 0);
        sm.isr = 0x55;
        sm.isr_count = 5;
        assert_eq!(sm.isr_value(), 0x55);
        assert_eq!(sm.isr_shift_count(), 5);
        assert!(!sm.tx_fifo_full());
        assert!(sm.rx_fifo_empty());
        assert_eq!(sm.rx_fifo_level(), 0);
        assert_eq!(sm.rx_fifo_drops(), 0);
        assert_eq!(sm.tx_push_success(), 0);
        assert_eq!(sm.tx_push_drop(), 0);
        assert_eq!(sm.rx_push_success(), 0);
        assert_eq!(sm.rx_push_drop(), 0);
        assert_eq!(sm.pc_visits().iter().sum::<u64>(), 0);
        assert_eq!(sm.stall_cycles(), 0);
        assert_eq!(sm.cycles_stalled_at_pc_0x19(), 0);
    }

    // ====================================================================
    // Coverage top-up: targeting the three missed branches at 97.5%.
    // Likely candidates per the coverage plan:
    //   - SET PINDIRS overflow (data > SET_COUNT mask)
    //   - MOV EXEC / wildcard MOV op corner cases
    //   - WAIT-stall preserved while side-set fires
    // ====================================================================

    /// SET PINDIRS with `data` exceeding the SET_COUNT mask: the high
    /// bits of `data` are masked off by `write_pin_field`, leaving only
    /// the low SET_COUNT bits in shared_pin_dirs. Targets the
    /// `value & mask` step inside `write_pin_field` for the PINDIRS
    /// destination of `exec_set`.
    #[test]
    fn set_pindirs_overflows_data_masked_to_set_count() {
        let mut sm = StateMachine::new();
        // SET_BASE=0, SET_COUNT=2 — only low two bits of data may stick.
        sm.pinctrl = 2u32 << 26;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // data = 0b11111 → write_pin_field masks to 0b11.
        sm.exec_set(4, 0b11111, &mut pins, &mut dirs);
        assert_eq!(dirs & 0b11, 0b11, "low 2 bits of data set in dirs");
        assert_eq!(dirs & !0b11, 0, "bits above SET_COUNT must not leak");
    }

    /// SET destination=Y (dest=2) writes the (zero-extended) 5-bit data
    /// to Y. Existing tests cover dest=0 (PINS), 1 (X) implicitly via
    /// programs and dest=4 (PINDIRS) directly; this fills the dest=Y
    /// arm of the `exec_set` dispatch.
    #[test]
    fn set_destination_y_zero_extends_into_y() {
        let mut sm = StateMachine::new();
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_set(2, 0x1F, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0x1F);
        assert_eq!(sm.x, 0, "X untouched by SET Y");
    }

    /// SET destination=X (dest=1) — symmetric companion to the Y test
    /// above. Direct call to `exec_set` ensures the arm is visited
    /// without going through the full execute_cycle decode path.
    #[test]
    fn set_destination_x_zero_extends_into_x() {
        let mut sm = StateMachine::new();
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_set(1, 0x07, &mut pins, &mut dirs);
        assert_eq!(sm.x, 0x07);
    }

    /// MOV with op=invert (op=1): existing tests exercise op=none (0)
    /// and bit-reverse (2) via end-to-end programs; this hits the
    /// invert arm of `exec_mov` directly.
    #[test]
    fn mov_op_invert_complements_value() {
        let mut sm = StateMachine::new();
        sm.x = 0x0000_00FF;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // MOV Y, ~X (dst=2, op=1, src=1).
        sm.exec_mov(2, 1, 1, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0xFFFF_FF00);
    }

    /// MOV with op=bit-reverse (op=2): direct call into `exec_mov`.
    #[test]
    fn mov_op_bit_reverse_reverses_value() {
        let mut sm = StateMachine::new();
        sm.x = 0x0000_0001;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(2, 2, 1, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0x8000_0000);
    }

    /// MOV with op wildcard (op=3 — reserved). The arm falls through to
    /// passthrough `val`; this targets the `_ => val` reserved arm.
    #[test]
    fn mov_op_reserved_passes_value_through() {
        let mut sm = StateMachine::new();
        sm.x = 0xDEAD_BEEF;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(2, 3, 1, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0xDEAD_BEEF, "reserved op acts as passthrough");
    }

    /// MOV src=NULL (src=3) returns 0; covers the NULL source arm in
    /// `exec_mov`.
    #[test]
    fn mov_src_null_returns_zero() {
        let mut sm = StateMachine::new();
        sm.y = 0xFFFF_FFFF;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // MOV Y, NULL: dst=2, op=0, src=3.
        sm.exec_mov(2, 0, 3, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0);
    }

    /// MOV src=reserved (src=4) is not mapped explicitly, so the
    /// wildcard `_ => 0` arm covers it.
    #[test]
    fn mov_src_reserved_returns_zero() {
        let mut sm = StateMachine::new();
        sm.y = 0xFFFF_FFFF;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(2, 0, 4, 0, &mut pins, &mut dirs);
        assert_eq!(sm.y, 0);
    }

    /// JMP condition=1 (!X). With X=0 the jump is taken; with X!=0 it's
    /// not. Covers the cond=1 arm.
    #[test]
    fn jmp_not_x_takes_when_x_zero_and_falls_through_when_nonzero() {
        let mut sm = StateMachine::new();
        sm.x = 0;
        assert!(sm.exec_jmp(1, 7, 0), "X=0 → !X true → jump");
        assert_eq!(sm.pc, 7);
        sm.x = 1;
        sm.pc = 0;
        assert!(!sm.exec_jmp(1, 5, 0), "X!=0 → !X false → fall through");
        assert_eq!(sm.pc, 0);
    }

    /// JMP condition=3 (!Y) symmetric to !X above.
    #[test]
    fn jmp_not_y_takes_when_y_zero() {
        let mut sm = StateMachine::new();
        sm.y = 0;
        assert!(sm.exec_jmp(3, 9, 0));
        assert_eq!(sm.pc, 9);
    }

    /// JMP condition=5 (X != Y).
    #[test]
    fn jmp_x_ne_y_takes_when_different() {
        let mut sm = StateMachine::new();
        sm.x = 1;
        sm.y = 2;
        assert!(sm.exec_jmp(5, 4, 0), "1 != 2 → jump");
        sm.pc = 0;
        sm.y = 1;
        assert!(!sm.exec_jmp(5, 4, 0), "1 == 1 → fall through");
    }

    /// JMP condition=6 (PIN). Uses execctrl JMP_PIN field [28:24].
    #[test]
    fn jmp_pin_consults_execctrl_jmp_pin_field() {
        let mut sm = StateMachine::new();
        // JMP_PIN = 5 (bits[28:24]=5).
        sm.execctrl = 5u32 << 24;
        // gpio_in pin 5 high → take.
        assert!(sm.exec_jmp(6, 11, 1 << 5));
        assert_eq!(sm.pc, 11);
        sm.pc = 0;
        // pin 5 low → fall through.
        assert!(!sm.exec_jmp(6, 11, 0));
    }

    /// JMP condition=7 (!OSRE — OSR not empty). True when osr_count <
    /// pull_threshold.
    #[test]
    fn jmp_not_osre_takes_when_osr_below_threshold() {
        let mut sm = StateMachine::new();
        // pull_threshold = 32 (default). osr_count = 0 < 32 → !OSRE true.
        sm.osr_count = 0;
        assert!(sm.exec_jmp(7, 13, 0));
        assert_eq!(sm.pc, 13);
        // osr_count = 32 == threshold → OSR empty → !OSRE false.
        sm.osr_count = 32;
        sm.pc = 0;
        assert!(!sm.exec_jmp(7, 13, 0));
    }

    /// WAIT-stall while the same instruction's side-set fires: side-set
    /// must apply even though the WAIT condition stalls the SM. Mirrors
    /// the block-level `test_sideset_on_stall` test but at the SM unit
    /// level so the side-set + stall_kind interaction is exercised
    /// directly.
    #[test]
    fn wait_stall_preserves_side_set_application() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        // PINCTRL: SIDESET_COUNT=1 (bits[31:29]=001), SIDESET_BASE=2.
        sm.pinctrl = (1u32 << 29) | (2u32 << 10);
        // EXECCTRL default — SIDE_EN=0, SIDE_PINDIR=0 (value-drive).
        // WAIT 1 GPIO 5 with side-set=1, no delay:
        // delay/sideset field [12:8] = 0b10000 = 0x10 (top bit = ss=1).
        // Operand: pol=1, src=00(GPIO), idx=00101 → 0b1_00_00101 = 0x85.
        // Opcode WAIT = 001 → insn = 0b001_10000_10000101 = 0x3085.
        let mut instr_mem = [0u16; 32];
        instr_mem[0] = 0x3085;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // gpio_in=0 → pin 5 low → WAIT stalls.
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled, "WAIT must stall on pin low");
        match sm.stall_kind {
            StallKind::WaitGpio { polarity, index } => {
                assert!(polarity);
                assert_eq!(index, 5);
            }
            _ => panic!("expected WaitGpio stall_kind"),
        }
        // Side-set still applied: bit 2 of sideset_pins set.
        assert_ne!(
            sm.sideset_pins & (1 << 2),
            1 << 2 ^ u32::MAX,
            "sideset_pins is updated even though SM stalled"
        );
    }

    /// `check_stall` re-evaluation under WaitGpio: polarity match clears
    /// the stall, mismatch keeps it. Covers the WaitGpio arm of
    /// `check_stall` (line 432 / 433).
    #[test]
    fn check_stall_wait_gpio_clears_on_polarity_match() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        let mut instr_mem = [0u16; 32];
        // WAIT 1 GPIO 3 = pol=1, src=00, idx=00011, ss=0, delay=0.
        // Operand = 0b1_00_00011 = 0x83. Opcode 001 → 0b001_00000_10000011 = 0x2083.
        instr_mem[0] = 0x2083;
        let mut irq = 0u8;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // First cycle stalls (pin 3 low).
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled);
        // Second cycle still stalled (still low) — exercises check_stall
        // WaitGpio arm with mismatch.
        sm.execute_cycle(&instr_mem, &mut irq, 0, &mut pins, &mut dirs);
        assert!(sm.stalled);
        // Third cycle: pin 3 high → check_stall returns false → re-execute,
        // WAIT resolves, PC advances.
        sm.execute_cycle(&instr_mem, &mut irq, 1 << 3, &mut pins, &mut dirs);
        assert!(!sm.stalled, "polarity match must clear WaitGpio stall");
        assert_eq!(sm.pc, 1, "PC advanced after stall resolved");
    }

    /// `check_stall` IrqWait arm: while the flag is set, stall persists;
    /// when the flag clears, stall resolves. Covers the IrqWait stall
    /// kind in `check_stall` and the IRQ wait re-evaluation path.
    #[test]
    fn check_stall_irq_wait_unstalls_when_flag_cleared() {
        let mut sm = StateMachine::new();
        sm.enabled = true;
        // IRQ 0 wait — set then wait. exec_irq(clear=false, wait=true,
        // index=0) sets the flag and stalls.
        let mut irq = 0u8;
        sm.exec_irq(false, true, 0, &mut irq);
        assert!(sm.stalled);
        match sm.stall_kind {
            StallKind::IrqWait { index } => assert_eq!(index, 0),
            _ => panic!("expected IrqWait"),
        }
        // While flag set, check_stall returns true (stalled).
        assert!(sm.check_stall(&mut irq, 0));
        // Clear the flag externally; check_stall returns false.
        irq = 0;
        assert!(!sm.check_stall(&mut irq, 0));
    }

    /// MOV destination=PINS (dest=0) writes shared_pin_values via
    /// `write_pin_field` honouring out_count.
    #[test]
    fn mov_destination_pins_writes_shared_pin_values() {
        let mut sm = StateMachine::new();
        // OUT_BASE=4, OUT_COUNT=4.
        sm.pinctrl = (4u32 << 20) | 4;
        sm.x = 0xF;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        // MOV PINS, X (dst=0, op=0, src=1).
        sm.exec_mov(0, 0, 1, 0, &mut pins, &mut dirs);
        assert_eq!(pins & (0xF << 4), 0xF << 4);
    }

    /// MOV destination=ISR (dest=6) sets ISR.
    #[test]
    fn mov_destination_isr_writes_isr() {
        let mut sm = StateMachine::new();
        sm.x = 0x1234_5678;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(6, 0, 1, 0, &mut pins, &mut dirs);
        assert_eq!(sm.isr, 0x1234_5678);
    }

    /// MOV destination=OSR (dest=7) sets OSR.
    #[test]
    fn mov_destination_osr_writes_osr() {
        let mut sm = StateMachine::new();
        sm.x = 0xABCD_EF01;
        let mut pins = 0u32;
        let mut dirs = 0u32;
        sm.exec_mov(7, 0, 1, 0, &mut pins, &mut dirs);
        assert_eq!(sm.osr, 0xABCD_EF01);
    }
}
