<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2152' type='void llvm::TargetLoweringBase::computeRegisterProperties(const llvm::TargetRegisterInfo * TRI)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='2150'>/// Once all of the register classes are added, this allows us to compute
  /// derived properties we expose.</doc>
<def f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1264' ll='1489' type='void llvm::TargetLoweringBase::computeRegisterProperties(const llvm::TargetRegisterInfo * TRI)'/>
<doc f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='1262'>/// computeRegisterProperties - Once all of the register classes are added,
/// this allows us to compute derived properties we expose.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='350' u='c' c='_ZN4llvm21AArch64TargetLoweringC1ERKNS_13TargetMachineERKNS_16AArch64SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/R600ISelLowering.cpp' l='41' u='c' c='_ZN4llvm18R600TargetLoweringC1ERKNS_13TargetMachineERKNS_13R600SubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='128' u='c' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='1058' u='c' c='_ZN4llvm17ARMTargetLoweringC1ERKNS_13TargetMachineERKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='43' u='c' c='_ZN4llvm17AVRTargetLoweringC1ERKNS_16AVRTargetMachineERKNS_12AVRSubtargetE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='66' u='c' c='_ZN4llvm17BPFTargetLoweringC1ERKNS_13TargetMachineERKNS_12BPFSubtargetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1779' u='c' c='_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='81' u='c' c='_ZN4llvm19LanaiTargetLoweringC1ERKNS_13TargetMachineERKNS_14LanaiSubtargetE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='53' u='c' c='_ZN4llvm20MSP430TargetLoweringC1ERKNS_13TargetMachineERKNS_15MSP430SubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16ISelLowering.cpp' l='149' u='c' c='_ZN4llvm20Mips16TargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEISelLowering.cpp' l='299' u='c' c='_ZN4llvm20MipsSETargetLoweringC1ERKNS_17MipsTargetMachineERKNS_13MipsSubtargetE'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXISelLowering.cpp' l='573' u='c' c='_ZN4llvm19NVPTXTargetLoweringC1ERKNS_18NVPTXTargetMachineERKNS_14NVPTXSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1382' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='154' u='c' c='_ZN4llvm19RISCVTargetLoweringC1ERKNS_13TargetMachineERKNS_14RISCVSubtargetE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1819' u='c' c='_ZN4llvm19SparcTargetLoweringC1ERKNS_13TargetMachineERKNS_14SparcSubtargetE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='115' u='c' c='_ZN4llvm21SystemZTargetLoweringC1ERKNS_13TargetMachineERKNS_16SystemZSubtargetE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='70' u='c' c='_ZN4llvm25WebAssemblyTargetLoweringC1ERKNS_13TargetMachineERKNS_20WebAssemblySubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2051' u='c' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='80' u='c' c='_ZN4llvm19XCoreTargetLoweringC1ERKNS_13TargetMachineERKNS_14XCoreSubtargetE'/>
