<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F103xG HAL User Manual: stm32f1xx_ll_cortex.h File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F103xG HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_e98f162a138eafaa2fd403f595a52afa.html">Inc</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_ll_cortex.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of CORTEX LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__ll__cortex_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CLKSOURCE__HCLK.html#gab13c4588c1b1a8b867541a4ad928d205">LL_SYSTICK_CLKSOURCE_HCLK_DIV8</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CLKSOURCE__HCLK.html#gaa92530d2f2cd8ce785297e4aed960ff0">LL_SYSTICK_CLKSOURCE_HCLK</a>&#160;&#160;&#160;SysTick_CTRL_CLKSOURCE_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__FAULT.html#gadbac946ab3d6ddf6e039f892f15777d9">LL_HANDLER_FAULT_USG</a>&#160;&#160;&#160;SCB_SHCSR_USGFAULTENA_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__FAULT.html#ga115d536ac8df55563b54b89397fdf465">LL_HANDLER_FAULT_BUS</a>&#160;&#160;&#160;SCB_SHCSR_BUSFAULTENA_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__FAULT.html#ga6d126af175425807712344e17d75152b">LL_HANDLER_FAULT_MEM</a>&#160;&#160;&#160;SCB_SHCSR_MEMFAULTENA_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CTRL__HFNMI__PRIVDEF.html#gabf9e0f2c503ecaee0b051d74e75f5f59">LL_MPU_CTRL_HFNMI_PRIVDEF_NONE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CTRL__HFNMI__PRIVDEF.html#ga48bd5107eae8a13c929b84a6cbc6cc9f">LL_MPU_CTRL_HARDFAULT_NMI</a>&#160;&#160;&#160;MPU_CTRL_HFNMIENA_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CTRL__HFNMI__PRIVDEF.html#gaddd6ba621c4fc3a90ad56852480e0056">LL_MPU_CTRL_PRIVILEGED_DEFAULT</a>&#160;&#160;&#160;MPU_CTRL_PRIVDEFENA_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CTRL__HFNMI__PRIVDEF.html#gaf2961c14d9078dbd94267abe910828b5">LL_MPU_CTRL_HFNMI_PRIVDEF</a>&#160;&#160;&#160;(MPU_CTRL_HFNMIENA_Msk | MPU_CTRL_PRIVDEFENA_Msk)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#ga6954a6f1194b5d446f5a6c75160f1a3a">LL_MPU_REGION_NUMBER0</a>&#160;&#160;&#160;0x00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#ga2ae70fac295f33cf5f6cc595d8541c51">LL_MPU_REGION_NUMBER1</a>&#160;&#160;&#160;0x01U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#gac1f132018196e8f0e726b2ed6e496293">LL_MPU_REGION_NUMBER2</a>&#160;&#160;&#160;0x02U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#ga0468b1acdd7e6cca200c965f23823e29">LL_MPU_REGION_NUMBER3</a>&#160;&#160;&#160;0x03U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#ga75df53a6577095dad6b70b78267cf78e">LL_MPU_REGION_NUMBER4</a>&#160;&#160;&#160;0x04U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#gaf337d0e38705a7b09d0c3157c8277c44">LL_MPU_REGION_NUMBER5</a>&#160;&#160;&#160;0x05U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#ga4ba461586222bd8ae19a275ccd72383a">LL_MPU_REGION_NUMBER6</a>&#160;&#160;&#160;0x06U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION.html#ga7445143e7850152fe1ccdad051f36f45">LL_MPU_REGION_NUMBER7</a>&#160;&#160;&#160;0x07U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaceb7f388fb994a7d89f080394b48bed9">LL_MPU_REGION_SIZE_32B</a>&#160;&#160;&#160;(0x04U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga30ca6c785d5fb0f8cf07b00fe11d7aa2">LL_MPU_REGION_SIZE_64B</a>&#160;&#160;&#160;(0x05U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaa395f2a58a9d7245c6d6f20f9eae407e">LL_MPU_REGION_SIZE_128B</a>&#160;&#160;&#160;(0x06U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gae717839eba0bbb9971577d17d282f7ff">LL_MPU_REGION_SIZE_256B</a>&#160;&#160;&#160;(0x07U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga459aa3bccc9fda1bb459f0b172ec9430">LL_MPU_REGION_SIZE_512B</a>&#160;&#160;&#160;(0x08U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6350fbb7a08a1f56f5be48f274ddbc22">LL_MPU_REGION_SIZE_1KB</a>&#160;&#160;&#160;(0x09U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga60311ce3550d80ee9833c377bcf78f87">LL_MPU_REGION_SIZE_2KB</a>&#160;&#160;&#160;(0x0AU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf18559cb1fa46e942c98d226711c2c01">LL_MPU_REGION_SIZE_4KB</a>&#160;&#160;&#160;(0x0BU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gada0a7af16367da3259a3b3512e6fa3ff">LL_MPU_REGION_SIZE_8KB</a>&#160;&#160;&#160;(0x0CU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga27c3436069a56106ee06fd089f1b75f0">LL_MPU_REGION_SIZE_16KB</a>&#160;&#160;&#160;(0x0DU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5f49fe4c4cada3351515f8090a17da3c">LL_MPU_REGION_SIZE_32KB</a>&#160;&#160;&#160;(0x0EU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gae722afcff109cbc60fc64c72680aef70">LL_MPU_REGION_SIZE_64KB</a>&#160;&#160;&#160;(0x0FU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf46c560f7cf1cd6d791d492a3fd4bc85">LL_MPU_REGION_SIZE_128KB</a>&#160;&#160;&#160;(0x10U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6609ad7307a4f9be84742d8c7400d382">LL_MPU_REGION_SIZE_256KB</a>&#160;&#160;&#160;(0x11U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5a5950735fe26d09f7b0bde758932665">LL_MPU_REGION_SIZE_512KB</a>&#160;&#160;&#160;(0x12U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga4f93037e1daaaaf72fe74261b6327eda">LL_MPU_REGION_SIZE_1MB</a>&#160;&#160;&#160;(0x13U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga311b077a5c8f115658ee32fea8747f46">LL_MPU_REGION_SIZE_2MB</a>&#160;&#160;&#160;(0x14U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga6e7e7ec9d13bee87a916ba25f934508a">LL_MPU_REGION_SIZE_4MB</a>&#160;&#160;&#160;(0x15U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga27d42c47282f34431548683d770995b7">LL_MPU_REGION_SIZE_8MB</a>&#160;&#160;&#160;(0x16U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga5e03aab7a3ae5a5bce41ead433e3221c">LL_MPU_REGION_SIZE_16MB</a>&#160;&#160;&#160;(0x17U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga603fd5108ed2413a5399671324c80763">LL_MPU_REGION_SIZE_32MB</a>&#160;&#160;&#160;(0x18U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf4250694e547fb679ce565f8f677829f">LL_MPU_REGION_SIZE_64MB</a>&#160;&#160;&#160;(0x19U &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gac8a665be0a67f0196a6f59e887e4fea4">LL_MPU_REGION_SIZE_128MB</a>&#160;&#160;&#160;(0x1AU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga4f5947c55cef59d842272da83df0480b">LL_MPU_REGION_SIZE_256MB</a>&#160;&#160;&#160;(0x1BU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga434b44cf230d0acda4b940fee7db8551">LL_MPU_REGION_SIZE_512MB</a>&#160;&#160;&#160;(0x1CU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga01f4d0f156a39e3e9b975493d9c3a492">LL_MPU_REGION_SIZE_1GB</a>&#160;&#160;&#160;(0x1DU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#gaf96e455360b6ff1c6b4bfccc48271e5f">LL_MPU_REGION_SIZE_2GB</a>&#160;&#160;&#160;(0x1EU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__SIZE.html#ga2fb6af7ca837fee415021afe750b8318">LL_MPU_REGION_SIZE_4GB</a>&#160;&#160;&#160;(0x1FU &lt;&lt; MPU_RASR_SIZE_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__PRIVILEDGES.html#ga77b9662f30695c0061e5ec2e8af7d9d7">LL_MPU_REGION_NO_ACCESS</a>&#160;&#160;&#160;(0x00U &lt;&lt; MPU_RASR_AP_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__PRIVILEDGES.html#gaec08a1d24fb64eb7c5f1a6da4e955099">LL_MPU_REGION_PRIV_RW</a>&#160;&#160;&#160;(0x01U &lt;&lt; MPU_RASR_AP_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__PRIVILEDGES.html#ga2529f23cf4369ee4bead267c5277ca91">LL_MPU_REGION_PRIV_RW_URO</a>&#160;&#160;&#160;(0x02U &lt;&lt; MPU_RASR_AP_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__PRIVILEDGES.html#ga471013428b56e33fed6d2eb09d463500">LL_MPU_REGION_FULL_ACCESS</a>&#160;&#160;&#160;(0x03U &lt;&lt; MPU_RASR_AP_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__PRIVILEDGES.html#gae5a5ed6fb93b402c26963e065d471eda">LL_MPU_REGION_PRIV_RO</a>&#160;&#160;&#160;(0x05U &lt;&lt; MPU_RASR_AP_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__REGION__PRIVILEDGES.html#ga3bb068f7b9dec3e050b39562dac9fe9d">LL_MPU_REGION_PRIV_RO_URO</a>&#160;&#160;&#160;(0x06U &lt;&lt; MPU_RASR_AP_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__TEX.html#gaa012dd960af60b129bd6dadb5554edbe">LL_MPU_TEX_LEVEL0</a>&#160;&#160;&#160;(0x00U &lt;&lt; MPU_RASR_TEX_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__TEX.html#ga01866af64f751dbff9c394fe4adafe65">LL_MPU_TEX_LEVEL1</a>&#160;&#160;&#160;(0x01U &lt;&lt; MPU_RASR_TEX_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__TEX.html#ga1f1b4b1a4b8c2e48fe6b1bab76afe67a">LL_MPU_TEX_LEVEL2</a>&#160;&#160;&#160;(0x02U &lt;&lt; MPU_RASR_TEX_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__TEX.html#ga54a26e90c86baf9f0a1a2fc2602dde0d">LL_MPU_TEX_LEVEL4</a>&#160;&#160;&#160;(0x04U &lt;&lt; MPU_RASR_TEX_Pos)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__INSTRUCTION__ACCESS.html#gaaf34d5a4eb7e2db6ae0f0a44d9f689b3">LL_MPU_INSTRUCTION_ACCESS_ENABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__INSTRUCTION__ACCESS.html#ga9e29c024d17cdcebc402c8f16c3d4cdf">LL_MPU_INSTRUCTION_ACCESS_DISABLE</a>&#160;&#160;&#160;MPU_RASR_XN_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__SHAREABLE__ACCESS.html#gac5c3094015e011118a4c804d6214dfea">LL_MPU_ACCESS_SHAREABLE</a>&#160;&#160;&#160;MPU_RASR_S_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__SHAREABLE__ACCESS.html#ga01940850e6284a1c3a0f7fc05c6a61ce">LL_MPU_ACCESS_NOT_SHAREABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CACHEABLE__ACCESS.html#ga973d32654ca5a40ea6b57297b6082d5c">LL_MPU_ACCESS_CACHEABLE</a>&#160;&#160;&#160;MPU_RASR_C_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__CACHEABLE__ACCESS.html#ga8b0af0ed60dd2929f7a74481489d1f3a">LL_MPU_ACCESS_NOT_CACHEABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__BUFFERABLE__ACCESS.html#ga9699ff80bfa291bf446b2c1a787c41ae">LL_MPU_ACCESS_BUFFERABLE</a>&#160;&#160;&#160;MPU_RASR_B_Msk</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EC__BUFFERABLE__ACCESS.html#ga69468b672f245a8c1d943ce1af44309c">LL_MPU_ACCESS_NOT_BUFFERABLE</a>&#160;&#160;&#160;0x00U</td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__SYSTICK.html#gaf5dfb37d859552753594f9cc66431ba6">LL_SYSTICK_IsActiveCounterFlag</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This function checks if the Systick counter flag is active or not.  <a href="group/group__CORTEX__LL__EF__SYSTICK.html#gaf5dfb37d859552753594f9cc66431ba6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__SYSTICK.html#gaaf98ae8e0298b44c5d58a3ba9ef358f7">LL_SYSTICK_SetClkSource</a> (uint32_t Source)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the SysTick clock source.  <a href="group/group__CORTEX__LL__EF__SYSTICK.html#gaaf98ae8e0298b44c5d58a3ba9ef358f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__SYSTICK.html#ga2cfeb1396db13a9fbc208cc659064b19">LL_SYSTICK_GetClkSource</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SysTick clock source.  <a href="group/group__CORTEX__LL__EF__SYSTICK.html#ga2cfeb1396db13a9fbc208cc659064b19"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__SYSTICK.html#ga770fac4394ddde9a53e1a236c81538f0">LL_SYSTICK_EnableIT</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SysTick exception request.  <a href="group/group__CORTEX__LL__EF__SYSTICK.html#ga770fac4394ddde9a53e1a236c81538f0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__SYSTICK.html#ga11d0d066050805c9e8d24718d8a15e4d">LL_SYSTICK_DisableIT</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SysTick exception request.  <a href="group/group__CORTEX__LL__EF__SYSTICK.html#ga11d0d066050805c9e8d24718d8a15e4d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__SYSTICK.html#gab34484042fd5a82aa80ba94223b6fbde">LL_SYSTICK_IsEnabledIT</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks if the SYSTICK interrupt is enabled or disabled.  <a href="group/group__CORTEX__LL__EF__SYSTICK.html#gab34484042fd5a82aa80ba94223b6fbde"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gab55eabc37e5abe00df558c0ba1c37508">LL_LPM_EnableSleep</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor uses sleep as its low power mode.  <a href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gab55eabc37e5abe00df558c0ba1c37508"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#ga37d70238e98ca1214e3fe4113b119474">LL_LPM_EnableDeepSleep</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Processor uses deep sleep as its low power mode.  <a href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#ga37d70238e98ca1214e3fe4113b119474"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gabb2b2648dff19d88209af8761fc34c30">LL_LPM_EnableSleepOnExit</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures sleep-on-exit when returning from Handler mode to Thread mode.  <a href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gabb2b2648dff19d88209af8761fc34c30"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#ga88768c6c5f53de30a647123241451eb9">LL_LPM_DisableSleepOnExit</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Do not sleep when returning to Thread mode.  <a href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#ga88768c6c5f53de30a647123241451eb9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gaf1c01ae00b4a13c5b6531f82a9677b90">LL_LPM_EnableEventOnPend</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enabled events and all interrupts, including disabled interrupts, can wakeup the processor.  <a href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gaf1c01ae00b4a13c5b6531f82a9677b90"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gaf4ebb8351f09676067aa0ce1fe08321b">LL_LPM_DisableEventOnPend</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Only enabled interrupts or events can wakeup the processor, disabled interrupts are excluded.  <a href="group/group__CORTEX__LL__EF__LOW__POWER__MODE.html#gaf4ebb8351f09676067aa0ce1fe08321b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__HANDLER.html#ga904eb6ce46a723dd47b468241c6b0a2c">LL_HANDLER_EnableFault</a> (uint32_t Fault)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a fault in System handler control register (SHCSR)  <a href="group/group__CORTEX__LL__EF__HANDLER.html#ga904eb6ce46a723dd47b468241c6b0a2c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__HANDLER.html#ga8b6826c996c587651a651a6138c44e1e">LL_HANDLER_DisableFault</a> (uint32_t Fault)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a fault in System handler control register (SHCSR)  <a href="group/group__CORTEX__LL__EF__HANDLER.html#ga8b6826c996c587651a651a6138c44e1e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga648a5236b7fa08786086fcc4ce42b4b9">LL_CPUID_GetImplementer</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Implementer code.  <a href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga648a5236b7fa08786086fcc4ce42b4b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga1f843da5f8524bace7fcf8dcce7996cb">LL_CPUID_GetVariant</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Variant number (The r value in the rnpn product revision identifier)  <a href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga1f843da5f8524bace7fcf8dcce7996cb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga787f8b30eaa7a4c304fd5784daa98d6c">LL_CPUID_GetConstant</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Constant number.  <a href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga787f8b30eaa7a4c304fd5784daa98d6c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MCU__INFO.html#gac98fd56ad9162c3f372004bd07038bdb">LL_CPUID_GetParNo</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Part number.  <a href="group/group__CORTEX__LL__EF__MCU__INFO.html#gac98fd56ad9162c3f372004bd07038bdb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga7372821defd92c49ea4563da407acd01">LL_CPUID_GetRevision</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Revision number (The p value in the rnpn product revision identifier, indicates patch release)  <a href="group/group__CORTEX__LL__EF__MCU__INFO.html#ga7372821defd92c49ea4563da407acd01"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MPU.html#gadfc89bc970062fa1e0907e129fda1ea6">LL_MPU_Enable</a> (uint32_t Options)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable MPU with input options.  <a href="group/group__CORTEX__LL__EF__MPU.html#gadfc89bc970062fa1e0907e129fda1ea6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MPU.html#ga1aecfe8d358eeed0d8209dfeb30ca492">LL_MPU_Disable</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable MPU.  <a href="group/group__CORTEX__LL__EF__MPU.html#ga1aecfe8d358eeed0d8209dfeb30ca492"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MPU.html#ga96749c3a8af92f45d2087a72acfba977">LL_MPU_IsEnabled</a> (void)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if MPU is enabled or not.  <a href="group/group__CORTEX__LL__EF__MPU.html#ga96749c3a8af92f45d2087a72acfba977"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MPU.html#ga6a3f53f1d6e0b089ff4ea1e3ff7141d3">LL_MPU_EnableRegion</a> (uint32_t Region)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable a MPU region.  <a href="group/group__CORTEX__LL__EF__MPU.html#ga6a3f53f1d6e0b089ff4ea1e3ff7141d3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MPU.html#ga88a67b4888559c9725204040ce02165f">LL_MPU_ConfigRegion</a> (uint32_t Region, uint32_t SubRegionDisable, uint32_t Address, uint32_t Attributes)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure and enable a region.  <a href="group/group__CORTEX__LL__EF__MPU.html#ga88a67b4888559c9725204040ce02165f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__CORTEX__LL__EF__MPU.html#gaf7902670703d7dcd0637d09332c0a18b">LL_MPU_DisableRegion</a> (uint32_t Region)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable a region.  <a href="group/group__CORTEX__LL__EF__MPU.html#gaf7902670703d7dcd0637d09332c0a18b"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Header file of CORTEX LL module. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team <div class="fragment"><pre class="fragment">
  ==============================================================================
                     ##### How to use this driver #####
  ==============================================================================
    [..]
    The LL CORTEX driver contains a set of generic APIs that can be
    used by user:
      (+) SYSTICK configuration used by @ref LL_mDelay and @ref LL_Init1msTick
          functions
      (+) Low power mode configuration (SCB register of Cortex-MCU)
      (+) MPU API to configure and enable regions
          (MPU services provided only on some devices)
      (+) API to access to MCU info (CPUID register)
      (+) API to enable fault handler (SHCSR accesses)

  </pre></div></dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__ll__cortex_8h_source.html">stm32f1xx_ll_cortex.h</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:56:55 for STM32F103xG HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
