Fitter report for toplvl
Mon Jan 24 11:02:04 2005
Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Fitter Device Options
  5. Fitter Equations
  6. Floorplan View
  7. Fitter Resource Usage Summary
  8. Input Pins
  9. Output Pins
 10. I/O Bank Usage
 11. Output Pin Load For Reported TCO
 12. Fitter Resource Utilization by Entity
 13. Delay Chain Summary
 14. Pad To Core Delay Chain Fanout
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Fitter DSP Block Usage Summary
 19. DSP Block Details
 20. Interconnect Usage Summary
 21. LAB Logic Elements
 22. LAB-wide Signals
 23. LAB Signals Sourced
 24. LAB Signals Sourced Out
 25. LAB Distinct Inputs
 26. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2004 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.



+-------------------------------------------------------------------------+
; Fitter Summary                                                          ;
+--------------------------+----------------------------------------------+
; Fitter Status            ; Successful - Mon Jan 24 11:02:04 2005        ;
; Quartus II Version       ; 4.1 Build 208 09/10/2004 SP 2 SJ Web Edition ;
; Revision Name            ; toplvl                                       ;
; Top-level Entity Name    ; toplvl                                       ;
; Family                   ; Cyclone II                                   ;
; Device                   ; EP2C50F484C7                                 ;
; Timing Models            ; Preliminary                                  ;
; Total logic elements     ; 10 / 50,528 ( < 1 % )                        ;
; Total pins               ; 51 / 294 ( 17 % )                            ;
; Total memory bits        ; 0 / 594,432 ( 0 % )                          ;
; DSP block 9-bit elements ; 4 / 172 ( 2 % )                              ;
; Total PLLs               ; 0 / 4 ( 0 % )                                ;
+--------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                  ;
+------------------------------------------------+--------------------------------+--------------------------------+
; Option                                         ; Setting                        ; Default Value                  ;
+------------------------------------------------+--------------------------------+--------------------------------+
; Device                                         ; EP2C50F484C7                   ;                                ;
; Optimize Hold Timing                           ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Timing                                ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing     ; On                             ; On                             ;
; Limit to One Fitting Attempt                   ; Off                            ; Off                            ;
; Final Placement Optimizations                  ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                  ; 1                              ; 1                              ;
; PCI I/O                                        ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                          ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                      ; Off                            ; Off                            ;
; Auto Global Memory Control Signals             ; Off                            ; Off                            ;
; Auto Packed Registers -- Stratix II/Cyclone II ; Auto                           ; Auto                           ;
; Auto Delay Chains                              ; On                             ; On                             ;
; Auto Global Clock                              ; On                             ; On                             ;
; Auto Global Register Control Signals           ; On                             ; On                             ;
+------------------------------------------------+--------------------------------+--------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Auto-restart configuration after error       ; On                       ;
; Release clears before tri-states             ; Off                      ;
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Reserve nCEO pin after configuration         ; As output driving ground ;
; Reserve all unused pins                      ; As output driving ground ;
+----------------------------------------------+--------------------------+


+------------------+
; Fitter Equations ;
+------------------+
The equations can be found in F:/HD_SD_Gen/VHDL/temp/mult/toplvl.fit.eqn.


+----------------+
; Floorplan View ;
+----------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.


+--------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                      ;
+--------------------------------------------+-----------------------------------------------------------------------+
; Resource                                   ; Usage                                                                 ;
+--------------------------------------------+-----------------------------------------------------------------------+
; Total logic elements                       ; 10 / 50,528 ( < 1 % )                                                 ;
;     -- Combinational with no register      ; 0                                                                     ;
;     -- Register only                       ; 10                                                                    ;
;     -- Combinational with a register       ; 0                                                                     ;
;                                            ;                                                                       ;
; Logic element usage by number of inputs    ;                                                                       ;
;     -- 4 input functions                   ; 0                                                                     ;
;     -- 3 input functions                   ; 0                                                                     ;
;     -- <=2 input functions                 ; 0                                                                     ;
;     -- Register only                       ; 10                                                                    ;
;         -- Combinational cells for routing ; 9                                                                     ;
;                                            ;                                                                       ;
; Logic elements by mode                     ;                                                                       ;
;     -- normal mode                         ; 0                                                                     ;
;     -- arithmetic mode                     ; 0                                                                     ;
;                                            ;                                                                       ;
; Total LABs                                 ; 10 / 3,158 ( < 1 % )                                                  ;
; User inserted logic cells                  ; 0                                                                     ;
; Virtual pins                               ; 0                                                                     ;
; I/O pins                                   ; 51 / 294 ( 17 % )                                                     ;
;     -- Clock pins                          ; 2 / 8 ( 25 % )                                                        ;
; Global signals                             ; 1                                                                     ;
; M4Ks                                       ; 0 / 129 ( 0 % )                                                       ;
; Total memory bits                          ; 0 / 594,432 ( 0 % )                                                   ;
; Total RAM block bits                       ; 0 / 594,432 ( 0 % )                                                   ;
; DSP block 9-bit elements                   ; 4 / 172 ( 2 % )                                                       ;
; Global clocks                              ; 1 / 16 ( 6 % )                                                        ;
; Maximum fan-out node                       ; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[0] ;
; Maximum fan-out                            ; 20                                                                    ;
; Total fan-out                              ; 102                                                                   ;
; Average fan-out                            ; 1.31                                                                  ;
+--------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                        ;
+--------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name   ; Pin #      ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+--------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; clk    ; X0_Y22_N0  ; 2        ; 0            ; 22           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[0] ; X37_Y44_N0 ; 3        ; 37           ; 44           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[1] ; X70_Y44_N0 ; 4        ; 70           ; 44           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[2] ; X31_Y44_N1 ; 3        ; 31           ; 44           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[3] ; X80_Y39_N0 ; 5        ; 80           ; 39           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[4] ; X35_Y44_N0 ; 3        ; 35           ; 44           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[5] ; X80_Y39_N1 ; 5        ; 80           ; 39           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[6] ; X80_Y39_N2 ; 5        ; 80           ; 39           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[7] ; X63_Y44_N0 ; 4        ; 63           ; 44           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[8] ; X78_Y44_N3 ; 4        ; 78           ; 44           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op1[9] ; X80_Y41_N0 ; 5        ; 80           ; 41           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[0] ; X41_Y0_N1  ; 7        ; 41           ; 0            ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[1] ; X41_Y0_N0  ; 7        ; 41           ; 0            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[2] ; X41_Y44_N1 ; 4        ; 41           ; 44           ; 1           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[3] ; X61_Y44_N3 ; 4        ; 61           ; 44           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[4] ; X63_Y44_N2 ; 4        ; 63           ; 44           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[5] ; X80_Y42_N0 ; 5        ; 80           ; 42           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[6] ; X57_Y44_N0 ; 4        ; 57           ; 44           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[7] ; X33_Y44_N0 ; 3        ; 33           ; 44           ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[8] ; X65_Y44_N2 ; 4        ; 65           ; 44           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
; op2[9] ; X59_Y44_N2 ; 4        ; 59           ; 44           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
+--------+------------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                             ;
+----------+------------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; Name     ; Pin #      ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ;
+----------+------------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+
; res10[0] ; X80_Y42_N3 ; 5        ; 80           ; 42           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[1] ; X80_Y41_N1 ; 5        ; 80           ; 41           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[2] ; X78_Y44_N1 ; 4        ; 78           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[3] ; X35_Y44_N1 ; 3        ; 35           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[4] ; X80_Y42_N1 ; 5        ; 80           ; 42           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[5] ; X80_Y42_N2 ; 5        ; 80           ; 42           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[6] ; X52_Y44_N1 ; 4        ; 52           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[7] ; X80_Y40_N3 ; 5        ; 80           ; 40           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[8] ; X78_Y44_N0 ; 4        ; 78           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res10[9] ; X46_Y44_N2 ; 4        ; 46           ; 44           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[0]   ; X46_Y44_N1 ; 4        ; 46           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[10]  ; X57_Y44_N2 ; 4        ; 57           ; 44           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[11]  ; X70_Y44_N1 ; 4        ; 70           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[12]  ; X76_Y44_N3 ; 4        ; 76           ; 44           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[13]  ; X76_Y44_N2 ; 4        ; 76           ; 44           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[14]  ; X61_Y44_N2 ; 4        ; 61           ; 44           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[15]  ; X72_Y44_N1 ; 4        ; 72           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[16]  ; X54_Y44_N0 ; 4        ; 54           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[17]  ; X37_Y44_N1 ; 3        ; 37           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[18]  ; X33_Y44_N1 ; 3        ; 33           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[19]  ; X50_Y44_N0 ; 4        ; 50           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[1]   ; X31_Y44_N0 ; 3        ; 31           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[2]   ; X41_Y44_N0 ; 4        ; 41           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[3]   ; X76_Y44_N1 ; 4        ; 76           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[4]   ; X78_Y44_N2 ; 4        ; 78           ; 44           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[5]   ; X57_Y44_N1 ; 4        ; 57           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[6]   ; X52_Y44_N0 ; 4        ; 52           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[7]   ; X48_Y44_N0 ; 4        ; 48           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[8]   ; X76_Y44_N0 ; 4        ; 76           ; 44           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
; res[9]   ; X54_Y44_N1 ; 4        ; 54           ; 44           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; Fitter               ;
+----------+------------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 0 / 42 ( 0 % )   ; 3.3V          ; --           ;
; 2        ; 3 / 37 ( 8 % )   ; 3.3V          ; --           ;
; 3        ; 8 / 35 ( 22 % )  ; 3.3V          ; --           ;
; 4        ; 30 / 32 ( 93 % ) ; 3.3V          ; --           ;
; 5        ; 10 / 42 ( 23 % ) ; 3.3V          ; --           ;
; 6        ; 1 / 39 ( 2 % )   ; 3.3V          ; --           ;
; 7        ; 2 / 32 ( 6 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 35 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------+
; Output Pin Load For Reported TCO                                              ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; LVTTL                            ; 0 pF  ; Not Available                      ;
; LVCMOS                           ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm                             ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm                             ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm                             ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm                             ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm                             ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm                             ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential SSTL-2 Class II     ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL          ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm                            ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm                            ;
; RSDS                             ; 0 pF  ; 100 Ohm                            ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm                            ;
+----------------------------------+-------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                   ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+
; Compilation Hierarchy Node          ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                   ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+
; |toplvl                             ; 0 (0)             ; 10 (10)      ; 0           ; 4            ; 0       ; 2         ; 51   ; 0            ; |toplvl                                                               ;
;    |mult10:u2|                      ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult10:u2                                                     ;
;       |lpm_mult:lpm_mult_component| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult10:u2|lpm_mult:lpm_mult_component                         ;
;          |mult_b4s:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated ;
;    |mult:u1|                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult:u1                                                       ;
;       |lpm_mult:lpm_mult_component| ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult:u1|lpm_mult:lpm_mult_component                           ;
;          |mult_0ho:auto_generated|  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |toplvl|mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated   ;
+-------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; op2[0]   ; Input    ; 0             ; 6             ; --                    ; --  ;
; op2[1]   ; Input    ; 0             ; 6             ; --                    ; --  ;
; op2[2]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op2[3]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op2[4]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op2[5]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op2[6]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op2[7]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op2[8]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op2[9]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[0]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; clk      ; Input    ; 0             ; 0             ; --                    ; --  ;
; op1[1]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[2]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[3]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[4]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[5]   ; Input    ; 0             ; 6             ; --                    ; --  ;
; op1[6]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[7]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[8]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; op1[9]   ; Input    ; 6             ; 6             ; --                    ; --  ;
; res10[9] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[8] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[7] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[6] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[5] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[4] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[3] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[2] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[1] ; Output   ; --            ; --            ; --                    ; --  ;
; res10[0] ; Output   ; --            ; --            ; --                    ; --  ;
; res[19]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[18]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[17]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[16]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[15]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[14]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[13]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[12]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[11]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[10]  ; Output   ; --            ; --            ; --                    ; --  ;
; res[9]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[8]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[7]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[6]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[5]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[4]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[3]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[2]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; res[0]   ; Output   ; --            ; --            ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                               ;
+--------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                            ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------+-------------------+---------+
; op2[0]                                                                         ;                   ;         ;
; op2[1]                                                                         ;                   ;         ;
; op2[2]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op2[3]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op2[4]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op2[5]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op2[6]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op2[7]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op2[8]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op2[9]                                                                         ;                   ;         ;
;      - mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ; 0                 ; 6       ;
;      - mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ; 0                 ; 6       ;
; op1[0]                                                                         ;                   ;         ;
;      - op1_new[0]~feeder                                                       ; 0                 ; 6       ;
; clk                                                                            ;                   ;         ;
; op1[1]                                                                         ;                   ;         ;
;      - op1_new[1]~feeder                                                       ; 0                 ; 6       ;
; op1[2]                                                                         ;                   ;         ;
;      - op1_new[2]~feeder                                                       ; 0                 ; 6       ;
; op1[3]                                                                         ;                   ;         ;
;      - op1_new[3]~feeder                                                       ; 0                 ; 6       ;
; op1[4]                                                                         ;                   ;         ;
;      - op1_new[4]~feeder                                                       ; 0                 ; 6       ;
; op1[5]                                                                         ;                   ;         ;
;      - op1_new[5]                                                              ; 1                 ; 6       ;
; op1[6]                                                                         ;                   ;         ;
;      - op1_new[6]~feeder                                                       ; 0                 ; 6       ;
; op1[7]                                                                         ;                   ;         ;
;      - op1_new[7]~feeder                                                       ; 0                 ; 6       ;
; op1[8]                                                                         ;                   ;         ;
;      - op1_new[8]~feeder                                                       ; 0                 ; 6       ;
; op1[9]                                                                         ;                   ;         ;
;      - op1_new[9]~feeder                                                       ; 0                 ; 6       ;
+--------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                       ;
+------+---------------+---------+-------+--------+----------------------+------------------+---------------------------+
; Name ; Location      ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+---------------+---------+-------+--------+----------------------+------------------+---------------------------+
; clk  ; IOC_X0_Y22_N0 ; 10      ; Clock ; yes    ; Global clock         ; GCLK2            ; --                        ;
+------+---------------+---------+-------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                          ;
+------+---------------+---------+----------------------+------------------+---------------------------+
; Name ; Location      ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+---------------+---------+----------------------+------------------+---------------------------+
; clk  ; IOC_X0_Y22_N0 ; 10      ; Global clock         ; GCLK2            ; --                        ;
+------+---------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                    ;
+--------------------------------------------------------------------------+---------+
; Name                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------+---------+
; op2[9]                                                                   ; 2       ;
; op2[8]                                                                   ; 2       ;
; op2[7]                                                                   ; 2       ;
; op2[6]                                                                   ; 2       ;
; op2[5]                                                                   ; 2       ;
; op2[4]                                                                   ; 2       ;
; op2[3]                                                                   ; 2       ;
; op2[2]                                                                   ; 2       ;
; op2[1]                                                                   ; 2       ;
; op2[0]                                                                   ; 2       ;
; op1_new[9]                                                               ; 2       ;
; op1_new[8]                                                               ; 2       ;
; op1_new[7]                                                               ; 2       ;
; op1_new[6]                                                               ; 2       ;
; op1_new[5]                                                               ; 2       ;
; op1_new[4]                                                               ; 2       ;
; op1_new[3]                                                               ; 2       ;
; op1_new[2]                                                               ; 2       ;
; op1_new[1]                                                               ; 2       ;
; op1_new[0]                                                               ; 2       ;
; op1_new[9]~feeder                                                        ; 1       ;
; op1_new[8]~feeder                                                        ; 1       ;
; op1_new[7]~feeder                                                        ; 1       ;
; op1_new[6]~feeder                                                        ; 1       ;
; op1_new[4]~feeder                                                        ; 1       ;
; op1_new[3]~feeder                                                        ; 1       ;
; op1_new[2]~feeder                                                        ; 1       ;
; op1_new[1]~feeder                                                        ; 1       ;
; op1_new[0]~feeder                                                        ; 1       ;
; op1[9]                                                                   ; 1       ;
; op1[8]                                                                   ; 1       ;
; op1[7]                                                                   ; 1       ;
; op1[6]                                                                   ; 1       ;
; op1[5]                                                                   ; 1       ;
; op1[4]                                                                   ; 1       ;
; op1[3]                                                                   ; 1       ;
; op1[2]                                                                   ; 1       ;
; op1[1]                                                                   ; 1       ;
; op1[0]                                                                   ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~15 ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~14 ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~13 ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~12 ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~11 ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~10 ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~9  ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~8  ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~7  ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~6  ; 1       ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1~5  ; 1       ;
+--------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                      ;
+-----------------------------+-------------+---------------------+-------------------+
; Statistic                   ; Number Used ; Available per Block ; Maximum Available ;
+-----------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)  ; 0           ; 2                   ; 172               ;
; Simple Multipliers (18-bit) ; 2           ; 1                   ; 86                ;
; DSP Blocks                  ; 2           ; --                  ; 86                ;
; DSP Block 9-bit Elements    ; 4           ; 2                   ; 172               ;
+-----------------------------+-------------+---------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                            ;
+----------------------------------------------------------------------------+----------------------------+--------------------+
; Name                                                                       ; Mode                       ; Location           ;
+----------------------------------------------------------------------------+----------------------------+--------------------+
; mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X56_Y42_N2  ;
;    mult10:u2|lpm_mult:lpm_mult_component|mult_b4s:auto_generated|mac_mult1 ;                            ; DSPMULT_X56_Y42_N0 ;
; mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|result[0]      ; Simple Multiplier (18-bit) ; DSPOUT_X56_Y43_N2  ;
;    mult:u1|lpm_mult:lpm_mult_component|mult_0ho:auto_generated|mac_mult1   ;                            ; DSPMULT_X56_Y43_N0 ;
+----------------------------------------------------------------------------+----------------------------+--------------------+


+--------------------------------------------------------+
; Interconnect Usage Summary                             ;
+------------------------------+-------------------------+
; Interconnect Resource Type   ; Usage                   ;
+------------------------------+-------------------------+
; Block interconnects          ; 80 / 140,190 ( < 1 % )  ;
; C16 interconnects            ; 8 / 4,720 ( < 1 % )     ;
; C4 interconnects             ; 64 / 90,240 ( < 1 % )   ;
; Direct links                 ; 0 / 140,190 ( 0 % )     ;
; Global clocks                ; 1 / 16 ( 6 % )          ;
; Local interconnects          ; 0 / 50,528 ( 0 % )      ;
; R24 interconnects            ; 26 / 4,448 ( < 1 % )    ;
; R24/C16 interconnect drivers ; 30 / 13,648 ( < 1 % )   ;
; R4 interconnects             ; 118 / 121,992 ( < 1 % ) ;
+------------------------------+-------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 1.00) ; Number of LABs  (Total = 10) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 10                           ;
; 2                                          ; 0                            ;
; 3                                          ; 0                            ;
; 4                                          ; 0                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 0                            ;
; 10                                         ; 0                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 0                            ;
; 14                                         ; 0                            ;
; 15                                         ; 0                            ;
; 16                                         ; 0                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.00) ; Number of LABs  (Total = 10) ;
+------------------------------------+------------------------------+
; 1 Clock                            ; 10                           ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 1.90) ; Number of LABs  (Total = 10) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 1                            ;
; 2                                           ; 9                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 1.00) ; Number of LABs  (Total = 10) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 0                            ;
; 1                                               ; 10                           ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 2.00) ; Number of LABs  (Total = 10) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 0                            ;
; 2                                           ; 10                           ;
+---------------------------------------------+------------------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jan 24 11:01:43 2005
Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off toplvl -c toplvl
Info: Selected device EP2C50F484C7 for design toplvl
Info: Compilation Report contains advance information. Specifications for device EP2C50F484C7 are subject to change. Contact Altera for information on availability. No programming file will be generated.
Info: Fitter is performing an Auto Fit compilation -- Fitter effort may be decreased to reduce compilation time
Info: No exact pin location assignment(s) for 51 pins of 51 total pins
    Info: Pin res10[9] not assigned to an exact location on the device
    Info: Pin res10[8] not assigned to an exact location on the device
    Info: Pin res10[7] not assigned to an exact location on the device
    Info: Pin res10[6] not assigned to an exact location on the device
    Info: Pin res10[5] not assigned to an exact location on the device
    Info: Pin res10[4] not assigned to an exact location on the device
    Info: Pin res10[3] not assigned to an exact location on the device
    Info: Pin res10[2] not assigned to an exact location on the device
    Info: Pin res10[1] not assigned to an exact location on the device
    Info: Pin res10[0] not assigned to an exact location on the device
    Info: Pin res[19] not assigned to an exact location on the device
    Info: Pin res[18] not assigned to an exact location on the device
    Info: Pin res[17] not assigned to an exact location on the device
    Info: Pin res[16] not assigned to an exact location on the device
    Info: Pin res[15] not assigned to an exact location on the device
    Info: Pin res[14] not assigned to an exact location on the device
    Info: Pin res[13] not assigned to an exact location on the device
    Info: Pin res[12] not assigned to an exact location on the device
    Info: Pin res[11] not assigned to an exact location on the device
    Info: Pin res[10] not assigned to an exact location on the device
    Info: Pin res[9] not assigned to an exact location on the device
    Info: Pin res[8] not assigned to an exact location on the device
    Info: Pin res[7] not assigned to an exact location on the device
    Info: Pin res[6] not assigned to an exact location on the device
    Info: Pin res[5] not assigned to an exact location on the device
    Info: Pin res[4] not assigned to an exact location on the device
    Info: Pin res[3] not assigned to an exact location on the device
    Info: Pin res[2] not assigned to an exact location on the device
    Info: Pin res[1] not assigned to an exact location on the device
    Info: Pin res[0] not assigned to an exact location on the device
    Info: Pin op2[0] not assigned to an exact location on the device
    Info: Pin op2[1] not assigned to an exact location on the device
    Info: Pin op2[2] not assigned to an exact location on the device
    Info: Pin op2[3] not assigned to an exact location on the device
    Info: Pin op2[4] not assigned to an exact location on the device
    Info: Pin op2[5] not assigned to an exact location on the device
    Info: Pin op2[6] not assigned to an exact location on the device
    Info: Pin op2[7] not assigned to an exact location on the device
    Info: Pin op2[8] not assigned to an exact location on the device
    Info: Pin op2[9] not assigned to an exact location on the device
    Info: Pin op1[0] not assigned to an exact location on the device
    Info: Pin clk not assigned to an exact location on the device
    Info: Pin op1[1] not assigned to an exact location on the device
    Info: Pin op1[2] not assigned to an exact location on the device
    Info: Pin op1[3] not assigned to an exact location on the device
    Info: Pin op1[4] not assigned to an exact location on the device
    Info: Pin op1[5] not assigned to an exact location on the device
    Info: Pin op1[6] not assigned to an exact location on the device
    Info: Pin op1[7] not assigned to an exact location on the device
    Info: Pin op1[8] not assigned to an exact location on the device
    Info: Pin op1[9] not assigned to an exact location on the device
Info: Automatically promoted node clk (placed in IOC_X0_Y22_N0 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a global fmax requirement of 1 MHz
    Info: Not setting a global tsu requirement
    Info: Not setting a global tco requirement
    Info: Not setting a global tpd requirement
Info: Performing register packing on registers with non-logic cell location assignments
Info: Completed register packing on registers with non-logic cell location assignments
Info: Statistics of I/O pins that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 50 (unused VREF, 3.30 VCCIO, 20 input, 30 output, 0 bidirectional)
        Info: I/O standards used: LVTTL.
Info: Details of I/O bank before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available
        Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  34 pins available
        Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  32 pins available
        Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available
        Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  38 pins available
        Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  32 pins available
        Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available
Info: Details of I/O bank after I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available
        Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  34 pins available
        Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 4 does not use VREF pins and has 3.30V VCCIO pins. 30 total pin(s) used --  2 pins available
        Info: I/O bank number 5 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  42 pins available
        Info: I/O bank number 6 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  38 pins available
        Info: I/O bank number 7 does not use VREF pins and has unused VCCIO pins. 20 total pin(s) used --  12 pins available
        Info: I/O bank number 8 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  35 pins available
Info: Fitter placement preparation operations beginning
Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option
Info: Fitter placement preparation operations ending: elapsed time = 0 seconds
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Estimated interconnect usage is 1% of the available device resources
Info: Fitter placement operations ending: elapsed time = 0 seconds
Info: Fitter routing operations beginning
Info: Fitter routing operations ending: elapsed time = 0 seconds
Info: Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time.
Info: Started post-fitting delay annotation
Warning: Timing characteristics of device EP2C50F484C7 are preliminary
Warning: Found 30 output pins without output pin load capacitance assignment
    Warning: Pin res10[9] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[8] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[7] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[6] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[5] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[4] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[3] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[2] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res10[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[19] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[18] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[17] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[16] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[15] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[14] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[13] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[12] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[11] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[10] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[9] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[8] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[7] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[6] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[5] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[4] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[3] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[2] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[1] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Warning: Pin res[0] has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Quartus II Fitter was successful. 0 errors, 32 warnings
    Info: Processing ended: Mon Jan 24 11:02:04 2005
    Info: Elapsed time: 00:00:20


