Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec 11 17:53:49 2024
| Host         : DESKTOP-73QN784 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file led_control_system_control_sets_placed.rpt
| Design       : led_control_system
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    13 |
|    Minimum number of control sets                        |    13 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    13 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              16 |           10 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  als/sck_OBUF  |                            |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[4]_i_1_n_0    |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[6]_i_1_n_0    |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[10]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[7]_i_1_n_0    |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[8]_i_1_n_0    |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[9]_i_1_n_0    |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[5]_i_1_n_0    |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/data_als[11]_i_1_n_0   |                  |                1 |              1 |         1.00 |
|  als/sck_OBUF  | als/biti_cititi[3]_i_2_n_0 | als/biti_cititi  |                1 |              4 |         4.00 |
|  als/cs_OBUF   |                            |                  |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | old_als_data[7]_i_1_n_0    |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                            |                  |                7 |             18 |         2.57 |
+----------------+----------------------------+------------------+------------------+----------------+--------------+


