# Digital-Design-RISC-V-Single-Cycle-Processor
Implementation of Single Cycle RV-32I Processor with verilog
