{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 23 15:42:46 2014 " "Info: Processing started: Tue Dec 23 15:42:46 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zong -c zong --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zong -c zong --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 80 88 256 96 "clk" "" } } } } { "d:/program/alter/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program/alter/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "fenpinqi:inst\|q " "Info: Detected ripple clock \"fenpinqi:inst\|q\" as buffer" {  } { { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } } { "d:/program/alter/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program/alter/quartus/bin/Assignment Editor.qase" 1 { { 0 "fenpinqi:inst\|q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register jiaotong:inst1\|\\cnt:s\[0\] register jiaotong:inst1\|\\cnt:nclr 141.04 MHz 7.09 ns Internal " "Info: Clock \"clk\" has Internal fmax of 141.04 MHz between source register \"jiaotong:inst1\|\\cnt:s\[0\]\" and destination register \"jiaotong:inst1\|\\cnt:nclr\" (period= 7.09 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.829 ns + Longest register register " "Info: + Longest register to register delay is 6.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jiaotong:inst1\|\\cnt:s\[0\] 1 REG LC_X54_Y23_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X54_Y23_N4; Fanout = 3; REG Node = 'jiaotong:inst1\|\\cnt:s\[0\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiaotong:inst1|\cnt:s[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.131 ns) + CELL(0.590 ns) 1.721 ns jiaotong:inst1\|Add0~22 2 COMB LC_X54_Y23_N5 2 " "Info: 2: + IC(1.131 ns) + CELL(0.590 ns) = 1.721 ns; Loc. = LC_X54_Y23_N5; Fanout = 2; COMB Node = 'jiaotong:inst1\|Add0~22'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.721 ns" { jiaotong:inst1|\cnt:s[0] jiaotong:inst1|Add0~22 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.114 ns) 2.278 ns jiaotong:inst1\|Add0~27 3 COMB LC_X54_Y23_N4 2 " "Info: 3: + IC(0.443 ns) + CELL(0.114 ns) = 2.278 ns; Loc. = LC_X54_Y23_N4; Fanout = 2; COMB Node = 'jiaotong:inst1\|Add0~27'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.557 ns" { jiaotong:inst1|Add0~22 jiaotong:inst1|Add0~27 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.981 ns) + CELL(0.114 ns) 4.373 ns jiaotong:inst1\|Equal0~2 4 COMB LC_X53_Y23_N6 1 " "Info: 4: + IC(1.981 ns) + CELL(0.114 ns) = 4.373 ns; Loc. = LC_X53_Y23_N6; Fanout = 1; COMB Node = 'jiaotong:inst1\|Equal0~2'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "2.095 ns" { jiaotong:inst1|Add0~27 jiaotong:inst1|Equal0~2 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.590 ns) 5.406 ns jiaotong:inst1\|Equal0~3 5 COMB LC_X53_Y23_N0 5 " "Info: 5: + IC(0.443 ns) + CELL(0.590 ns) = 5.406 ns; Loc. = LC_X53_Y23_N0; Fanout = 5; COMB Node = 'jiaotong:inst1\|Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.033 ns" { jiaotong:inst1|Equal0~2 jiaotong:inst1|Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.309 ns) 6.829 ns jiaotong:inst1\|\\cnt:nclr 6 REG LC_X54_Y23_N0 12 " "Info: 6: + IC(1.114 ns) + CELL(0.309 ns) = 6.829 ns; Loc. = LC_X54_Y23_N0; Fanout = 12; REG Node = 'jiaotong:inst1\|\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.423 ns" { jiaotong:inst1|Equal0~3 jiaotong:inst1|\cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 25.14 % ) " "Info: Total cell delay = 1.717 ns ( 25.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.112 ns ( 74.86 % ) " "Info: Total interconnect delay = 5.112 ns ( 74.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.829 ns" { jiaotong:inst1|\cnt:s[0] jiaotong:inst1|Add0~22 jiaotong:inst1|Add0~27 jiaotong:inst1|Equal0~2 jiaotong:inst1|Equal0~3 jiaotong:inst1|\cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.829 ns" { jiaotong:inst1|\cnt:s[0] {} jiaotong:inst1|Add0~22 {} jiaotong:inst1|Add0~27 {} jiaotong:inst1|Equal0~2 {} jiaotong:inst1|Equal0~3 {} jiaotong:inst1|\cnt:nclr {} } { 0.000ns 1.131ns 0.443ns 1.981ns 0.443ns 1.114ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.590ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.483 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 9.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 80 88 256 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.935 ns) 3.333 ns fenpinqi:inst\|q 2 REG LC_X8_Y3_N4 17 " "Info: 2: + IC(0.929 ns) + CELL(0.935 ns) = 3.333 ns; Loc. = LC_X8_Y3_N4; Fanout = 17; REG Node = 'fenpinqi:inst\|q'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk fenpinqi:inst|q } "NODE_NAME" } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.439 ns) + CELL(0.711 ns) 9.483 ns jiaotong:inst1\|\\cnt:nclr 3 REG LC_X54_Y23_N0 12 " "Info: 3: + IC(5.439 ns) + CELL(0.711 ns) = 9.483 ns; Loc. = LC_X54_Y23_N0; Fanout = 12; REG Node = 'jiaotong:inst1\|\\cnt:nclr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { fenpinqi:inst|q jiaotong:inst1|\cnt:nclr } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 32.85 % ) " "Info: Total cell delay = 3.115 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.368 ns ( 67.15 % ) " "Info: Total interconnect delay = 6.368 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|\cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|\cnt:nclr {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.483 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 9.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 80 88 256 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.935 ns) 3.333 ns fenpinqi:inst\|q 2 REG LC_X8_Y3_N4 17 " "Info: 2: + IC(0.929 ns) + CELL(0.935 ns) = 3.333 ns; Loc. = LC_X8_Y3_N4; Fanout = 17; REG Node = 'fenpinqi:inst\|q'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk fenpinqi:inst|q } "NODE_NAME" } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.439 ns) + CELL(0.711 ns) 9.483 ns jiaotong:inst1\|\\cnt:s\[0\] 3 REG LC_X54_Y23_N4 3 " "Info: 3: + IC(5.439 ns) + CELL(0.711 ns) = 9.483 ns; Loc. = LC_X54_Y23_N4; Fanout = 3; REG Node = 'jiaotong:inst1\|\\cnt:s\[0\]'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { fenpinqi:inst|q jiaotong:inst1|\cnt:s[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 32.85 % ) " "Info: Total cell delay = 3.115 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.368 ns ( 67.15 % ) " "Info: Total interconnect delay = 6.368 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|\cnt:s[0] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|\cnt:s[0] {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|\cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|\cnt:nclr {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|\cnt:s[0] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|\cnt:s[0] {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.829 ns" { jiaotong:inst1|\cnt:s[0] jiaotong:inst1|Add0~22 jiaotong:inst1|Add0~27 jiaotong:inst1|Equal0~2 jiaotong:inst1|Equal0~3 jiaotong:inst1|\cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "6.829 ns" { jiaotong:inst1|\cnt:s[0] {} jiaotong:inst1|Add0~22 {} jiaotong:inst1|Add0~27 {} jiaotong:inst1|Equal0~2 {} jiaotong:inst1|Equal0~3 {} jiaotong:inst1|\cnt:nclr {} } { 0.000ns 1.131ns 0.443ns 1.981ns 0.443ns 1.114ns } { 0.000ns 0.590ns 0.114ns 0.114ns 0.590ns 0.309ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|\cnt:nclr } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|\cnt:nclr {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|\cnt:s[0] } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|\cnt:s[0] {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "fenpinqi:inst\|q clr clk 4.230 ns register " "Info: tsu for register \"fenpinqi:inst\|q\" (data pin = \"clr\", clock pin = \"clk\") is 4.230 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.302 ns + Longest pin register " "Info: + Longest pin to register delay is 7.302 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clr 1 PIN PIN_W5 4 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_W5; Fanout = 4; PIN Node = 'clr'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clr } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 64 88 256 80 "clr" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.089 ns) + CELL(0.738 ns) 7.302 ns fenpinqi:inst\|q 2 REG LC_X8_Y3_N4 17 " "Info: 2: + IC(5.089 ns) + CELL(0.738 ns) = 7.302 ns; Loc. = LC_X8_Y3_N4; Fanout = 17; REG Node = 'fenpinqi:inst\|q'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.827 ns" { clr fenpinqi:inst|q } "NODE_NAME" } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 30.31 % ) " "Info: Total cell delay = 2.213 ns ( 30.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.089 ns ( 69.69 % ) " "Info: Total interconnect delay = 5.089 ns ( 69.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { clr fenpinqi:inst|q } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { clr {} clr~out0 {} fenpinqi:inst|q {} } { 0.000ns 0.000ns 5.089ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.109 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 3.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 80 88 256 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.711 ns) 3.109 ns fenpinqi:inst\|q 2 REG LC_X8_Y3_N4 17 " "Info: 2: + IC(0.929 ns) + CELL(0.711 ns) = 3.109 ns; Loc. = LC_X8_Y3_N4; Fanout = 17; REG Node = 'fenpinqi:inst\|q'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.640 ns" { clk fenpinqi:inst|q } "NODE_NAME" } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.12 % ) " "Info: Total cell delay = 2.180 ns ( 70.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.929 ns ( 29.88 % ) " "Info: Total interconnect delay = 0.929 ns ( 29.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { clk fenpinqi:inst|q } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} } { 0.000ns 0.000ns 0.929ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "7.302 ns" { clr fenpinqi:inst|q } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "7.302 ns" { clr {} clr~out0 {} fenpinqi:inst|q {} } { 0.000ns 0.000ns 5.089ns } { 0.000ns 1.475ns 0.738ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "3.109 ns" { clk fenpinqi:inst|q } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "3.109 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} } { 0.000ns 0.000ns 0.929ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk r2 jiaotong:inst1\|rf 14.647 ns register " "Info: tco from clock \"clk\" to destination pin \"r2\" through register \"jiaotong:inst1\|rf\" is 14.647 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 9.382 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 9.382 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 80 88 256 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.935 ns) 3.333 ns fenpinqi:inst\|q 2 REG LC_X8_Y3_N4 17 " "Info: 2: + IC(0.929 ns) + CELL(0.935 ns) = 3.333 ns; Loc. = LC_X8_Y3_N4; Fanout = 17; REG Node = 'fenpinqi:inst\|q'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk fenpinqi:inst|q } "NODE_NAME" } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.338 ns) + CELL(0.711 ns) 9.382 ns jiaotong:inst1\|rf 3 REG LC_X59_Y7_N2 1 " "Info: 3: + IC(5.338 ns) + CELL(0.711 ns) = 9.382 ns; Loc. = LC_X59_Y7_N2; Fanout = 1; REG Node = 'jiaotong:inst1\|rf'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.049 ns" { fenpinqi:inst|q jiaotong:inst1|rf } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 33.20 % ) " "Info: Total cell delay = 3.115 ns ( 33.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.267 ns ( 66.80 % ) " "Info: Total interconnect delay = 6.267 ns ( 66.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.382 ns" { clk fenpinqi:inst|q jiaotong:inst1|rf } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.382 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|rf {} } { 0.000ns 0.000ns 0.929ns 5.338ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.041 ns + Longest register pin " "Info: + Longest register to pin delay is 5.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns jiaotong:inst1\|rf 1 REG LC_X59_Y7_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X59_Y7_N2; Fanout = 1; REG Node = 'jiaotong:inst1\|rf'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { jiaotong:inst1|rf } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.933 ns) + CELL(2.108 ns) 5.041 ns r2 2 PIN PIN_U13 0 " "Info: 2: + IC(2.933 ns) + CELL(2.108 ns) = 5.041 ns; Loc. = PIN_U13; Fanout = 0; PIN Node = 'r2'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { jiaotong:inst1|rf r2 } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 168 584 760 184 "r2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 41.82 % ) " "Info: Total cell delay = 2.108 ns ( 41.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.933 ns ( 58.18 % ) " "Info: Total interconnect delay = 2.933 ns ( 58.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { jiaotong:inst1|rf r2 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { jiaotong:inst1|rf {} r2 {} } { 0.000ns 2.933ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.382 ns" { clk fenpinqi:inst|q jiaotong:inst1|rf } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.382 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|rf {} } { 0.000ns 0.000ns 0.929ns 5.338ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "5.041 ns" { jiaotong:inst1|rf r2 } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "5.041 ns" { jiaotong:inst1|rf {} r2 {} } { 0.000ns 2.933ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "jiaotong:inst1\|state.a j clk -0.059 ns register " "Info: th for register \"jiaotong:inst1\|state.a\" (data pin = \"j\", clock pin = \"clk\") is -0.059 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 9.483 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 9.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_K6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_K6; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 80 88 256 96 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.935 ns) 3.333 ns fenpinqi:inst\|q 2 REG LC_X8_Y3_N4 17 " "Info: 2: + IC(0.929 ns) + CELL(0.935 ns) = 3.333 ns; Loc. = LC_X8_Y3_N4; Fanout = 17; REG Node = 'fenpinqi:inst\|q'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "1.864 ns" { clk fenpinqi:inst|q } "NODE_NAME" } } { "fenpinqi.vhd" "" { Text "E:/TEST/EDA/thu/fenpinqi.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.439 ns) + CELL(0.711 ns) 9.483 ns jiaotong:inst1\|state.a 3 REG LC_X53_Y23_N1 6 " "Info: 3: + IC(5.439 ns) + CELL(0.711 ns) = 9.483 ns; Loc. = LC_X53_Y23_N1; Fanout = 6; REG Node = 'jiaotong:inst1\|state.a'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.150 ns" { fenpinqi:inst|q jiaotong:inst1|state.a } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 32.85 % ) " "Info: Total cell delay = 3.115 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.368 ns ( 67.15 % ) " "Info: Total interconnect delay = 6.368 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|state.a } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|state.a {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.557 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.557 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns j 1 PIN PIN_J17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J17; Fanout = 3; PIN Node = 'j'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "" { j } "NODE_NAME" } } { "zong.bdf" "" { Schematic "E:/TEST/EDA/thu/zong.bdf" { { 152 88 256 168 "j" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.446 ns) + CELL(0.292 ns) 8.207 ns jiaotong:inst1\|Equal0~0 2 COMB LC_X53_Y23_N3 1 " "Info: 2: + IC(6.446 ns) + CELL(0.292 ns) = 8.207 ns; Loc. = LC_X53_Y23_N3; Fanout = 1; COMB Node = 'jiaotong:inst1\|Equal0~0'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "6.738 ns" { j jiaotong:inst1|Equal0~0 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.417 ns) + CELL(0.442 ns) 9.066 ns jiaotong:inst1\|Equal0~3 3 COMB LC_X53_Y23_N0 5 " "Info: 3: + IC(0.417 ns) + CELL(0.442 ns) = 9.066 ns; Loc. = LC_X53_Y23_N0; Fanout = 5; COMB Node = 'jiaotong:inst1\|Equal0~3'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.859 ns" { jiaotong:inst1|Equal0~0 jiaotong:inst1|Equal0~3 } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.309 ns) 9.557 ns jiaotong:inst1\|state.a 4 REG LC_X53_Y23_N1 6 " "Info: 4: + IC(0.182 ns) + CELL(0.309 ns) = 9.557 ns; Loc. = LC_X53_Y23_N1; Fanout = 6; REG Node = 'jiaotong:inst1\|state.a'" {  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "0.491 ns" { jiaotong:inst1|Equal0~3 jiaotong:inst1|state.a } "NODE_NAME" } } { "jiaotong.vhd" "" { Text "E:/TEST/EDA/thu/jiaotong.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.512 ns ( 26.28 % ) " "Info: Total cell delay = 2.512 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.045 ns ( 73.72 % ) " "Info: Total interconnect delay = 7.045 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.557 ns" { j jiaotong:inst1|Equal0~0 jiaotong:inst1|Equal0~3 jiaotong:inst1|state.a } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.557 ns" { j {} j~out0 {} jiaotong:inst1|Equal0~0 {} jiaotong:inst1|Equal0~3 {} jiaotong:inst1|state.a {} } { 0.000ns 0.000ns 6.446ns 0.417ns 0.182ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.483 ns" { clk fenpinqi:inst|q jiaotong:inst1|state.a } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.483 ns" { clk {} clk~out0 {} fenpinqi:inst|q {} jiaotong:inst1|state.a {} } { 0.000ns 0.000ns 0.929ns 5.439ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program/alter/quartus/bin/TimingClosureFloorplan.fld" "" "9.557 ns" { j jiaotong:inst1|Equal0~0 jiaotong:inst1|Equal0~3 jiaotong:inst1|state.a } "NODE_NAME" } } { "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program/alter/quartus/bin/Technology_Viewer.qrui" "9.557 ns" { j {} j~out0 {} jiaotong:inst1|Equal0~0 {} jiaotong:inst1|Equal0~3 {} jiaotong:inst1|state.a {} } { 0.000ns 0.000ns 6.446ns 0.417ns 0.182ns } { 0.000ns 1.469ns 0.292ns 0.442ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "157 " "Info: Peak virtual memory: 157 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 23 15:42:47 2014 " "Info: Processing ended: Tue Dec 23 15:42:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
