INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jan 10 19:44:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing
| Design       : sobel
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.728ns  (required time - arrival time)
  Source:                 buffer86/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            buffer72/dataReg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 1.443ns (26.704%)  route 3.961ns (73.296%))
  Logic Levels:           15  (CARRY4=6 LUT2=1 LUT4=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.264ns = ( 5.264 - 4.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2087, unset)         1.439     1.439    buffer86/control/clk
    SLICE_X20Y73         FDRE                                         r  buffer86/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y73         FDRE (Prop_fdre_C_Q)         0.259     1.698 r  buffer86/control/fullReg_reg/Q
                         net (fo=75, routed)          0.611     2.309    addi1/fullReg
    SLICE_X21Y73         LUT4 (Prop_lut4_I0_O)        0.043     2.352 r  addi1/Memory[0][11]_i_9/O
                         net (fo=1, routed)           0.000     2.352    addi1/Memory[0][11]_i_9_n_0
    SLICE_X21Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     2.611 r  addi1/Memory_reg[0][11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.611    addi1/Memory_reg[0][11]_i_1_n_0
    SLICE_X21Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.664 r  addi1/Memory_reg[0][15]_i_1/CO[3]
                         net (fo=1, routed)           0.007     2.671    addi1/Memory_reg[0][15]_i_1_n_0
    SLICE_X21Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     2.724 r  addi1/Memory_reg[0][19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.724    addi1/Memory_reg[0][19]_i_1_n_0
    SLICE_X21Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.119     2.843 f  addi1/Memory_reg[0][23]_i_1/O[2]
                         net (fo=12, routed)          0.571     3.415    addi1/result[22]
    SLICE_X22Y77         LUT2 (Prop_lut2_I0_O)        0.122     3.537 r  addi1/i___0_i_36/O
                         net (fo=1, routed)           0.000     3.537    cmpi6/i___0_i_7_0[3]
    SLICE_X22Y77         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     3.717 r  cmpi6/i___0_i_15/CO[3]
                         net (fo=1, routed)           0.000     3.717    cmpi6/i___0_i_15_n_0
    SLICE_X22Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     3.771 r  cmpi6/i___0_i_7/CO[3]
                         net (fo=12, routed)          0.434     4.205    buffer133/fifo/result[0]
    SLICE_X23Y78         LUT5 (Prop_lut5_I4_O)        0.043     4.248 r  buffer133/fifo/i___0_i_27/O
                         net (fo=34, routed)          0.130     4.378    buffer115/fifo/buffer133_outs
    SLICE_X23Y78         LUT6 (Prop_lut6_I5_O)        0.043     4.421 f  buffer115/fifo/i___0_i_28/O
                         net (fo=1, routed)           0.101     4.521    buffer115/fifo/select3/ee0
    SLICE_X23Y78         LUT6 (Prop_lut6_I3_O)        0.043     4.564 f  buffer115/fifo/i___0_i_13/O
                         net (fo=13, routed)          0.386     4.950    buffer45/fifo/dataReg_reg[0]_0
    SLICE_X22Y75         LUT6 (Prop_lut6_I4_O)        0.043     4.993 f  buffer45/fifo/join_inputs/i__i_11/O
                         net (fo=4, routed)           0.282     5.275    select2/Antitokens/select2_result_ready
    SLICE_X22Y73         LUT6 (Prop_lut6_I2_O)        0.043     5.318 f  select2/Antitokens/Head[2]_i_2__17/O
                         net (fo=8, routed)           0.426     5.745    buffer68/fifo/reg_out1_reg_2_alias
    SLICE_X23Y69         LUT6 (Prop_lut6_I4_O)        0.043     5.788 r  buffer68/fifo/q0_reg_i_36_comp_1/O
                         net (fo=3, routed)           0.609     6.396    fork15/control/generateBlocks[1].regblock/fullReg_reg_0_alias
    SLICE_X30Y74         LUT6 (Prop_lut6_I3_O)        0.043     6.439 r  fork15/control/generateBlocks[1].regblock/dataReg[31]_i_1__2_comp/O
                         net (fo=32, routed)          0.403     6.843    buffer72/E[0]
    SLICE_X29Y73         FDRE                                         r  buffer72/dataReg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=2087, unset)         1.264     5.264    buffer72/clk
    SLICE_X29Y73         FDRE                                         r  buffer72/dataReg_reg[22]/C
                         clock pessimism              0.087     5.351    
                         clock uncertainty           -0.035     5.316    
    SLICE_X29Y73         FDRE (Setup_fdre_C_CE)      -0.201     5.115    buffer72/dataReg_reg[22]
  -------------------------------------------------------------------
                         required time                          5.115    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 -1.728    




