{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747317541984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747317541984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 10:59:01 2025 " "Processing started: Thu May 15 10:59:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747317541984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317541984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317541984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747317542522 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747317542522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_principal " "Found entity 1: ram_principal" {  } { { "ram_principal.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/ram_principal.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tp2_e5_erv25_grupo2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tp2_e5_erv25_grupo2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 tp2_e5_ERV25_grupo2 " "Found entity 1: tp2_e5_ERV25_grupo2" {  } { { "tp2_e5_ERV25_grupo2.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tp2_e5_ERV25_grupo2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "fetch_unit.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/fetch_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant0.v 2 2 " "Found 2 design units, including 2 entities, in source file constant0.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant0_lpm_constant_r09 " "Found entity 1: constant0_lpm_constant_r09" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552435 ""} { "Info" "ISGN_ENTITY_NAME" "2 constant0 " "Found entity 2: constant0" {  } { { "constant0.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/constant0.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "btb.v 1 1 " "Found 1 design units, including 1 entities, in source file btb.v" { { "Info" "ISGN_ENTITY_NAME" "1 btb " "Found entity 1: btb" {  } { { "btb.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/btb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_testbench " "Found entity 1: bht_testbench" {  } { { "bht_testbench.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_module " "Found entity 1: bht_module" {  } { { "bht_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_controller " "Found entity 1: bht_btb_controller" {  } { { "bht_btb_controller.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_ram " "Found entity 1: bht_btb_ram" {  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_module " "Found entity 1: bht_btb_module" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opcode_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file opcode_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 opcode_decode " "Found entity 1: opcode_decode" {  } { { "opcode_decode.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/opcode_decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_builder " "Found entity 1: immediate_builder" {  } { { "immediate_builder.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/immediate_builder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_latch " "Found entity 1: decode_latch" {  } { { "decode_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/decode_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "op_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file op_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_latch " "Found entity 1: op_latch" {  } { { "op_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/op_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "operand_build.v 1 1 " "Found 1 design units, including 1 entities, in source file operand_build.v" { { "Info" "ISGN_ENTITY_NAME" "1 operand_build " "Found entity 1: operand_build" {  } { { "operand_build.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/operand_build.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concat_funct.v 1 1 " "Found 1 design units, including 1 entities, in source file concat_funct.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_funct " "Found entity 1: concat_funct" {  } { { "concat_funct.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/concat_funct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_latch " "Found entity 1: alu_latch" {  } { { "alu_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/alu_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_constant.v 2 2 " "Found 2 design units, including 2 entities, in source file instruction_constant.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_constant_lpm_constant_319 " "Found entity 1: instruction_constant_lpm_constant_319" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552462 ""} { "Info" "ISGN_ENTITY_NAME" "2 instruction_constant " "Found entity 2: instruction_constant" {  } { { "instruction_constant.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/instruction_constant.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_module3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_module3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_module3 " "Found entity 1: bht_btb_module3" {  } { { "bht_btb_module3.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tag_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file tag_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 tag_latch " "Found entity 1: tag_latch" {  } { { "tag_latch.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/tag_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prediction_module.v 1 1 " "Found 1 design units, including 1 entities, in source file prediction_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 prediction_module " "Found entity 1: prediction_module" {  } { { "prediction_module.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/prediction_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_target_concat.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_target_concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_target_concat " "Found entity 1: pc_target_concat" {  } { { "pc_target_concat.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/pc_target_concat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bht_btb_wr_data_builder.v 1 1 " "Found 1 design units, including 1 entities, in source file bht_btb_wr_data_builder.v" { { "Info" "ISGN_ENTITY_NAME" "1 bht_btb_wr_data_builder " "Found entity 1: bht_btb_wr_data_builder" {  } { { "bht_btb_wr_data_builder.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_wr_data_builder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552472 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bht_btb_module " "Elaborating entity \"bht_btb_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747317552538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prediction_module prediction_module:inst3 " "Elaborating entity \"prediction_module\" for hierarchy \"prediction_module:inst3\"" {  } { { "bht_btb_module.bdf" "inst3" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 936 1168 280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bht_btb_ram bht_btb_ram:inst " "Elaborating entity \"bht_btb_ram\" for hierarchy \"bht_btb_ram:inst\"" {  } { { "bht_btb_module.bdf" "inst" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bht_btb_ram:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"bht_btb_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "bht_btb_ram.v" "altsyncram_component" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bht_btb_ram:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"bht_btb_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bht_btb_ram:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"bht_btb_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747317552836 ""}  } { { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747317552836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2o1 " "Found entity 1: altsyncram_c2o1" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747317552888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317552888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c2o1 bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated " "Elaborating entity \"altsyncram_c2o1\" for hierarchy \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bht_btb_wr_data_builder bht_btb_wr_data_builder:inst4 " "Elaborating entity \"bht_btb_wr_data_builder\" for hierarchy \"bht_btb_wr_data_builder:inst4\"" {  } { { "bht_btb_module.bdf" "inst4" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 -176 88 312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tag_latch tag_latch:inst2 " "Elaborating entity \"tag_latch\" for hierarchy \"tag_latch:inst2\"" {  } { { "bht_btb_module.bdf" "inst2" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 352 400 600 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_target_concat pc_target_concat:inst5 " "Elaborating entity \"pc_target_concat\" for hierarchy \"pc_target_concat:inst5\"" {  } { { "bht_btb_module.bdf" "inst5" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 1408 1672 120 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317552966 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[19\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[20\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 618 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[21\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 647 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[22\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 676 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[23\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 705 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[24\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 734 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[25\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 763 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[26\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 792 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[27\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[28\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 850 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[29\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[30\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 908 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[31\] " "Synthesized away node \"bht_btb_ram:inst\|altsyncram:altsyncram_component\|altsyncram_c2o1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_c2o1.tdf" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/db/altsyncram_c2o1.tdf" 937 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "bht_btb_ram.v" "" { Text "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_ram.v" 89 0 0 } } { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 168 368 624 304 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317553270 "|bht_btb_module|bht_btb_ram:inst|altsyncram:altsyncram_component|altsyncram_c2o1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1747317553270 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1747317553270 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[31\] GND " "Pin \"pc_target_prediction\[31\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[30\] GND " "Pin \"pc_target_prediction\[30\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[29\] GND " "Pin \"pc_target_prediction\[29\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[28\] GND " "Pin \"pc_target_prediction\[28\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[27\] GND " "Pin \"pc_target_prediction\[27\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[26\] GND " "Pin \"pc_target_prediction\[26\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[25\] GND " "Pin \"pc_target_prediction\[25\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[24\] GND " "Pin \"pc_target_prediction\[24\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[23\] GND " "Pin \"pc_target_prediction\[23\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[22\] GND " "Pin \"pc_target_prediction\[22\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[21\] GND " "Pin \"pc_target_prediction\[21\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[20\] GND " "Pin \"pc_target_prediction\[20\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[19\] GND " "Pin \"pc_target_prediction\[19\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[18\] GND " "Pin \"pc_target_prediction\[18\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[17\] GND " "Pin \"pc_target_prediction\[17\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[16\] GND " "Pin \"pc_target_prediction\[16\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[15\] GND " "Pin \"pc_target_prediction\[15\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[14\] GND " "Pin \"pc_target_prediction\[14\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[13\] GND " "Pin \"pc_target_prediction\[13\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[1\] GND " "Pin \"pc_target_prediction\[1\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_target_prediction\[0\] GND " "Pin \"pc_target_prediction\[0\]\" is stuck at GND" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 64 1904 2130 80 "pc_target_prediction\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747317553615 "|bht_btb_module|pc_target_prediction[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747317553615 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747317553679 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747317554222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747317554222 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "63 " "Design contains 63 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[31\] " "No output dependent on input pin \"pc_target_update\[31\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[30\] " "No output dependent on input pin \"pc_target_update\[30\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[29\] " "No output dependent on input pin \"pc_target_update\[29\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[28\] " "No output dependent on input pin \"pc_target_update\[28\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[27\] " "No output dependent on input pin \"pc_target_update\[27\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[26\] " "No output dependent on input pin \"pc_target_update\[26\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[25\] " "No output dependent on input pin \"pc_target_update\[25\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[24\] " "No output dependent on input pin \"pc_target_update\[24\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[23\] " "No output dependent on input pin \"pc_target_update\[23\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[22\] " "No output dependent on input pin \"pc_target_update\[22\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[21\] " "No output dependent on input pin \"pc_target_update\[21\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[20\] " "No output dependent on input pin \"pc_target_update\[20\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[19\] " "No output dependent on input pin \"pc_target_update\[19\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[18\] " "No output dependent on input pin \"pc_target_update\[18\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[17\] " "No output dependent on input pin \"pc_target_update\[17\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[16\] " "No output dependent on input pin \"pc_target_update\[16\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[15\] " "No output dependent on input pin \"pc_target_update\[15\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[14\] " "No output dependent on input pin \"pc_target_update\[14\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[13\] " "No output dependent on input pin \"pc_target_update\[13\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[1\] " "No output dependent on input pin \"pc_target_update\[1\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_target_update\[0\] " "No output dependent on input pin \"pc_target_update\[0\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 80 -1080 -864 96 "pc_target_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_target_update[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[31\] " "No output dependent on input pin \"pc_fetch_update\[31\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[30\] " "No output dependent on input pin \"pc_fetch_update\[30\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[29\] " "No output dependent on input pin \"pc_fetch_update\[29\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[28\] " "No output dependent on input pin \"pc_fetch_update\[28\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[27\] " "No output dependent on input pin \"pc_fetch_update\[27\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[26\] " "No output dependent on input pin \"pc_fetch_update\[26\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[25\] " "No output dependent on input pin \"pc_fetch_update\[25\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[24\] " "No output dependent on input pin \"pc_fetch_update\[24\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[23\] " "No output dependent on input pin \"pc_fetch_update\[23\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[22\] " "No output dependent on input pin \"pc_fetch_update\[22\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[21\] " "No output dependent on input pin \"pc_fetch_update\[21\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[20\] " "No output dependent on input pin \"pc_fetch_update\[20\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[19\] " "No output dependent on input pin \"pc_fetch_update\[19\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[18\] " "No output dependent on input pin \"pc_fetch_update\[18\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[17\] " "No output dependent on input pin \"pc_fetch_update\[17\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[16\] " "No output dependent on input pin \"pc_fetch_update\[16\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[15\] " "No output dependent on input pin \"pc_fetch_update\[15\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[14\] " "No output dependent on input pin \"pc_fetch_update\[14\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[13\] " "No output dependent on input pin \"pc_fetch_update\[13\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[1\] " "No output dependent on input pin \"pc_fetch_update\[1\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch_update\[0\] " "No output dependent on input pin \"pc_fetch_update\[0\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 40 -1072 -864 56 "pc_fetch_update" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch_update[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[31\] " "No output dependent on input pin \"pc_fetch\[31\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[30\] " "No output dependent on input pin \"pc_fetch\[30\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[29\] " "No output dependent on input pin \"pc_fetch\[29\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[28\] " "No output dependent on input pin \"pc_fetch\[28\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[27\] " "No output dependent on input pin \"pc_fetch\[27\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[26\] " "No output dependent on input pin \"pc_fetch\[26\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[25\] " "No output dependent on input pin \"pc_fetch\[25\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[24\] " "No output dependent on input pin \"pc_fetch\[24\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[23\] " "No output dependent on input pin \"pc_fetch\[23\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[22\] " "No output dependent on input pin \"pc_fetch\[22\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[21\] " "No output dependent on input pin \"pc_fetch\[21\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[20\] " "No output dependent on input pin \"pc_fetch\[20\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[19\] " "No output dependent on input pin \"pc_fetch\[19\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[18\] " "No output dependent on input pin \"pc_fetch\[18\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[17\] " "No output dependent on input pin \"pc_fetch\[17\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[16\] " "No output dependent on input pin \"pc_fetch\[16\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[15\] " "No output dependent on input pin \"pc_fetch\[15\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[14\] " "No output dependent on input pin \"pc_fetch\[14\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[13\] " "No output dependent on input pin \"pc_fetch\[13\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[1\] " "No output dependent on input pin \"pc_fetch\[1\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pc_fetch\[0\] " "No output dependent on input pin \"pc_fetch\[0\]\"" {  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 0 -1024 -848 16 "pc_fetch" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1747317554478 "|bht_btb_module|pc_fetch[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1747317554478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "103 " "Implemented 103 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747317554480 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747317554480 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747317554480 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747317554480 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747317554480 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747317554526 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 10:59:14 2025 " "Processing ended: Thu May 15 10:59:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747317554526 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747317554526 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747317554526 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747317554526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1747317556187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747317556187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 10:59:15 2025 " "Processing started: Thu May 15 10:59:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747317556187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1747317556187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1747317556188 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1747317556374 ""}
{ "Info" "0" "" "Project  = tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Project  = tp2_e5_ERV25_grupo2" 0 0 "Fitter" 0 0 1747317556375 ""}
{ "Info" "0" "" "Revision = tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Revision = tp2_e5_ERV25_grupo2" 0 0 "Fitter" 0 0 1747317556375 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1747317556496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1747317556497 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tp2_e5_ERV25_grupo2 EP4CE22F17C8L " "Selected device EP4CE22F17C8L for design \"tp2_e5_ERV25_grupo2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1747317556506 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747317556554 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1747317556554 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1747317556728 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1747317556736 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8L " "Device EP4CE10F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747317556885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I8L " "Device EP4CE10F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747317556885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8L " "Device EP4CE6F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747317556885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I8L " "Device EP4CE6F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747317556885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8L " "Device EP4CE15F17C8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747317556885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I8L " "Device EP4CE15F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747317556885 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I8L " "Device EP4CE22F17I8L is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1747317556885 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1747317556885 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747317556887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747317556887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747317556887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747317556887 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1747317556887 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1747317556887 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1747317556889 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1747317556900 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "139 139 " "No exact pin location assignment(s) for 139 pins of 139 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1747317557168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp2_e5_ERV25_grupo2.sdc " "Synopsys Design Constraints File file not found: 'tp2_e5_ERV25_grupo2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1747317557512 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1747317557513 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1747317557515 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1747317557516 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1747317557516 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747317557546 ""}  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 304 -1024 -856 320 "clk" "" } } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747317557546 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1747317557546 ""}  } { { "bht_btb_module.bdf" "" { Schematic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/bht_btb_module.bdf" { { 352 -1024 -856 368 "reset" "" } } } } { "temporary_test_loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1747317557546 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1747317557761 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747317557761 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1747317557762 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747317557762 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1747317557764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1747317557764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1747317557764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1747317557764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1747317557789 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1747317557789 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1747317557789 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 2.5V 101 36 0 " "Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 101 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1747317557794 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1747317557794 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1747317557794 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1747317557794 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1747317557794 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1747317557794 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747317557871 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1747317557880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1747317558672 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747317558735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1747317558754 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1747317559437 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747317559438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1747317559714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X21_Y0 X31_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10" {  } { { "loc" "" { Generic "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X21_Y0 to location X31_Y10"} { { 12 { 0 ""} 21 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1747317560424 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1747317560424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1747317560493 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1747317560493 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1747317560493 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747317560495 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.12 " "Total time spent on timing analysis during the Fitter is 0.12 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1747317560628 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747317560647 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747317560821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1747317560821 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1747317561014 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1747317561382 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/output_files/tp2_e5_ERV25_grupo2.fit.smsg " "Generated suppressed messages file D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/output_files/tp2_e5_ERV25_grupo2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1747317561654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5455 " "Peak virtual memory: 5455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747317562304 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 10:59:22 2025 " "Processing ended: Thu May 15 10:59:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747317562304 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747317562304 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747317562304 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1747317562304 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1747317563713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747317563714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 10:59:23 2025 " "Processing started: Thu May 15 10:59:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747317563714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1747317563714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1747317563714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1747317564174 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1747317564660 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1747317564753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747317565113 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 10:59:25 2025 " "Processing ended: Thu May 15 10:59:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747317565113 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747317565113 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747317565113 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1747317565113 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1747317565791 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1747317566838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747317566838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 10:59:26 2025 " "Processing started: Thu May 15 10:59:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747317566838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747317566838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_sta tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747317566839 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747317567033 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747317567260 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747317567260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747317567307 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747317567307 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tp2_e5_ERV25_grupo2.sdc " "Synopsys Design Constraints File file not found: 'tp2_e5_ERV25_grupo2.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747317567511 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747317567512 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747317567512 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747317567512 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747317567513 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1747317567513 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747317567514 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747317567630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317567637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317567668 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317567678 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317567688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317567700 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747317567700 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747317567700 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317567708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317567708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000             -27.815 clk  " "   -4.000             -27.815 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317567708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747317567708 ""}
{ "Info" "0" "" "Analyzing Slow 1000mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747317567724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747317567746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747317567935 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1747317568014 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568018 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568044 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568052 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568064 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747317568064 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747317568064 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317568071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317568071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000             -27.815 clk  " "   -4.000             -27.815 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317568071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747317568071 ""}
{ "Info" "0" "" "Analyzing Fast 1000mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1000mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747317568086 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1747317568195 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568205 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568214 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568225 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747317568235 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747317568235 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747317568235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.000 " "Worst-case minimum pulse width slack is -4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317568244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317568244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.000             -28.092 clk  " "   -4.000             -28.092 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747317568244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747317568244 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747317568634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747317568634 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4803 " "Peak virtual memory: 4803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747317568838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 10:59:28 2025 " "Processing ended: Thu May 15 10:59:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747317568838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747317568838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747317568838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747317568838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1747317570135 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747317570135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 15 10:59:30 2025 " "Processing started: Thu May 15 10:59:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747317570135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747317570135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tp2_e5_ERV25_grupo2 -c tp2_e5_ERV25_grupo2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1747317570135 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1747317570852 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tp2_e5_ERV25_grupo2.vo D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/questa/ simulation " "Generated file tp2_e5_ERV25_grupo2.vo in folder \"D:/Bruno/ITBA/10mo cuatri/Electronica 5/TPS/electro_5_tps/TP2/Quartus_project/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1747317570908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747317570966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 15 10:59:30 2025 " "Processing ended: Thu May 15 10:59:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747317570966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747317570966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747317570966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747317570966 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 114 s " "Quartus Prime Full Compilation was successful. 0 errors, 114 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1747317571628 ""}
