Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sat Jun  8 06:00:23 2024
| Host         : binh-GF63 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -file reports/synth_utilization_hier.rpt
| Design       : pulpemu_top
| Device       : 7z020clg484-1
| Design State : Synthesized
-------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                    Instance                                   |                                             Module                                            | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| pulpemu_top                                                                   |                                                                                         (top) |      16053 |      16004 |       0 |   49 | 12900 |     16 |      0 |            8 |
|   (pulpemu_top)                                                               |                                                                                         (top) |          0 |          0 |       0 |    0 |    12 |      0 |      0 |            0 |
|   clk_rst_gen_i                                                               |                                                                                   clk_rst_gen |       1106 |       1106 |       0 |    0 |  1489 |      0 |      0 |            0 |
|     clk_manager_i                                                             |                                                                          xilinx_clock_manager |       1106 |       1106 |       0 |    0 |  1489 |      0 |      0 |            0 |
|       inst                                                                    |                                      xilinx_clock_manager_xilinx_clock_manager_axi_clk_config |       1106 |       1106 |       0 |    0 |  1489 |      0 |      0 |            0 |
|         (inst)                                                                |                                      xilinx_clock_manager_xilinx_clock_manager_axi_clk_config |          0 |          0 |       0 |    0 |     9 |      0 |      0 |            0 |
|         AXI_LITE_IPIF_I                                                       |                                       xilinx_clock_manager_xilinx_clock_manager_axi_lite_ipif |        165 |        165 |       0 |    0 |    73 |      0 |      0 |            0 |
|           I_SLAVE_ATTACHMENT                                                  |                                    xilinx_clock_manager_xilinx_clock_manager_slave_attachment |        165 |        165 |       0 |    0 |    73 |      0 |      0 |            0 |
|             (I_SLAVE_ATTACHMENT)                                              |                                    xilinx_clock_manager_xilinx_clock_manager_slave_attachment |         62 |         62 |       0 |    0 |    63 |      0 |      0 |            0 |
|             I_DECODER                                                         |                                     xilinx_clock_manager_xilinx_clock_manager_address_decoder |        103 |        103 |       0 |    0 |    10 |      0 |      0 |            0 |
|         CLK_CORE_DRP_I                                                        |                                         xilinx_clock_manager_xilinx_clock_manager_clk_wiz_drp |        933 |        933 |       0 |    0 |  1388 |      0 |      0 |            0 |
|           (CLK_CORE_DRP_I)                                                    |                                         xilinx_clock_manager_xilinx_clock_manager_clk_wiz_drp |        326 |        326 |       0 |    0 |  1124 |      0 |      0 |            0 |
|           clk_inst                                                            |                                             xilinx_clock_manager_xilinx_clock_manager_clk_wiz |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|           mmcm_drp_inst                                                       |                                            xilinx_clock_manager_xilinx_clock_manager_mmcm_drp |        606 |        606 |       0 |    0 |   264 |      0 |      0 |            0 |
|         SOFT_RESET_I                                                          |                                          xilinx_clock_manager_xilinx_clock_manager_soft_reset |          8 |          8 |       0 |    0 |    19 |      0 |      0 |            0 |
|   ps7_wrapper_i                                                               |                                                                                   ps7_wrapper |       1076 |       1029 |       0 |   47 |  1523 |      0 |      0 |            0 |
|     (ps7_wrapper_i)                                                           |                                                                                   ps7_wrapper |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|     ps7_i                                                                     |                                                                                           ps7 |       1074 |       1027 |       0 |   47 |  1523 |      0 |      0 |            0 |
|       (ps7_i)                                                                 |                                                                                           ps7 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi_crossbar_0                                                          |                                                                          ps7_axi_crossbar_0_0 |        228 |        228 |       0 |    0 |   106 |      0 |      0 |            0 |
|         (axi_crossbar_0)                                                      |                                                                          ps7_axi_crossbar_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                  |                                        ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_axi_crossbar |        228 |        228 |       0 |    0 |   106 |      0 |      0 |            0 |
|           (inst)                                                              |                                        ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_axi_crossbar |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           gen_sasd.crossbar_sasd_0                                            |                                       ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_crossbar_sasd |        228 |        228 |       0 |    0 |   106 |      0 |      0 |            0 |
|             (gen_sasd.crossbar_sasd_0)                                        |                                       ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_crossbar_sasd |         73 |         73 |       0 |    0 |     9 |      0 |      0 |            0 |
|             addr_arbiter_inst                                                 |                                   ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_addr_arbiter_sasd |        118 |        118 |       0 |    0 |    75 |      0 |      0 |            0 |
|             gen_decerr.decerr_slave_inst                                      |                                        ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_decerr_slave |         30 |         30 |       0 |    0 |    17 |      0 |      0 |            0 |
|             splitter_ar                                                       |                            ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_splitter__parameterized0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             splitter_aw                                                       |                                            ps7_axi_crossbar_0_0_axi_crossbar_v2_1_19_splitter |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|       axi_gpio_emu                                                            |                                                                            ps7_axi_gpio_emu_0 |        131 |        131 |       0 |    0 |   382 |      0 |      0 |            0 |
|         (axi_gpio_emu)                                                        |                                                                            ps7_axi_gpio_emu_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                                    |                                                                   ps7_axi_gpio_emu_0_axi_gpio |        131 |        131 |       0 |    0 |   382 |      0 |      0 |            0 |
|           (U0)                                                                |                                                                   ps7_axi_gpio_emu_0_axi_gpio |          0 |          0 |       0 |    0 |    34 |      0 |      0 |            0 |
|           AXI_LITE_IPIF_I                                                     |                                                              ps7_axi_gpio_emu_0_axi_lite_ipif |         65 |         65 |       0 |    0 |    58 |      0 |      0 |            0 |
|             I_SLAVE_ATTACHMENT                                                |                                                           ps7_axi_gpio_emu_0_slave_attachment |         65 |         65 |       0 |    0 |    58 |      0 |      0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                            |                                                           ps7_axi_gpio_emu_0_slave_attachment |         20 |         20 |       0 |    0 |    52 |      0 |      0 |            0 |
|               I_DECODER                                                       |                                                            ps7_axi_gpio_emu_0_address_decoder |         45 |         45 |       0 |    0 |     6 |      0 |      0 |            0 |
|           gpio_core_1                                                         |                                                                  ps7_axi_gpio_emu_0_GPIO_Core |         66 |         66 |       0 |    0 |   290 |      0 |      0 |            0 |
|             (gpio_core_1)                                                     |                                                                  ps7_axi_gpio_emu_0_GPIO_Core |         66 |         66 |       0 |    0 |   162 |      0 |      0 |            0 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                       |                                                                   ps7_axi_gpio_emu_0_cdc_sync |          0 |          0 |       0 |    0 |   128 |      0 |      0 |            0 |
|       axi_jtag_emu                                                            |                                                                            ps7_axi_jtag_emu_0 |        131 |        131 |       0 |    0 |   382 |      0 |      0 |            0 |
|         (axi_jtag_emu)                                                        |                                                                            ps7_axi_jtag_emu_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                                    |                                                                  ps7_axi_jtag_emu_0__axi_gpio |        131 |        131 |       0 |    0 |   382 |      0 |      0 |            0 |
|           (U0)                                                                |                                                                  ps7_axi_jtag_emu_0__axi_gpio |          0 |          0 |       0 |    0 |    34 |      0 |      0 |            0 |
|           AXI_LITE_IPIF_I                                                     |                                                             ps7_axi_jtag_emu_0__axi_lite_ipif |         65 |         65 |       0 |    0 |    58 |      0 |      0 |            0 |
|             I_SLAVE_ATTACHMENT                                                |                                                          ps7_axi_jtag_emu_0__slave_attachment |         65 |         65 |       0 |    0 |    58 |      0 |      0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                            |                                                          ps7_axi_jtag_emu_0__slave_attachment |         20 |         20 |       0 |    0 |    52 |      0 |      0 |            0 |
|               I_DECODER                                                       |                                                           ps7_axi_jtag_emu_0__address_decoder |         45 |         45 |       0 |    0 |     6 |      0 |      0 |            0 |
|           gpio_core_1                                                         |                                                                 ps7_axi_jtag_emu_0__GPIO_Core |         66 |         66 |       0 |    0 |   290 |      0 |      0 |            0 |
|             (gpio_core_1)                                                     |                                                                 ps7_axi_jtag_emu_0__GPIO_Core |         66 |         66 |       0 |    0 |   162 |      0 |      0 |            0 |
|             Not_Dual.INPUT_DOUBLE_REGS3                                       |                                                                  ps7_axi_jtag_emu_0__cdc_sync |          0 |          0 |       0 |    0 |   128 |      0 |      0 |            0 |
|       axi_protocol_converter_0                                                |                                                                ps7_axi_protocol_converter_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (axi_protocol_converter_0)                                            |                                                                ps7_axi_protocol_converter_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                  |         ps7_axi_protocol_converter_0_0__axi_protocol_converter_v2_1_18_axi_protocol_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi_protocol_converter_1                                                |                                                                ps7_axi_protocol_converter_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (axi_protocol_converter_1)                                            |                                                                ps7_axi_protocol_converter_1_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                  |          ps7_axi_protocol_converter_1_0_axi_protocol_converter_v2_1_18_axi_protocol_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi_protocol_converter_2                                                |                                                                ps7_axi_protocol_converter_2_0 |        408 |        361 |       0 |   47 |   463 |      0 |      0 |            0 |
|         (axi_protocol_converter_2)                                            |                                                                ps7_axi_protocol_converter_2_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                  |          ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_axi_protocol_converter |        408 |        361 |       0 |   47 |   463 |      0 |      0 |            0 |
|           (inst)                                                              |          ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_axi_protocol_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           gen_axilite.gen_b2s_conv.axilite_b2s                                |                             ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s |        408 |        361 |       0 |   47 |   463 |      0 |      0 |            0 |
|             (gen_axilite.gen_b2s_conv.axilite_b2s)                            |                             ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|             RD.ar_channel_0                                                   |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_ar_channel |         82 |         82 |       0 |    0 |    72 |      0 |      0 |            0 |
|               (RD.ar_channel_0)                                               |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_ar_channel |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               ar_cmd_fsm_0                                                    |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm |         22 |         22 |       0 |    0 |     2 |      0 |      0 |            0 |
|               cmd_translator_0                                                |            ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator_1 |         60 |         60 |       0 |    0 |    69 |      0 |      0 |            0 |
|                 (cmd_translator_0)                                            |            ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator_1 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 incr_cmd_0                                                    |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd_2 |         44 |         44 |       0 |    0 |    23 |      0 |      0 |            0 |
|                 wrap_cmd_0                                                    |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd_3 |         15 |         15 |       0 |    0 |    43 |      0 |      0 |            0 |
|             RD.r_channel_0                                                    |                   ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_r_channel |         52 |         16 |       0 |   36 |    13 |      0 |      0 |            0 |
|               (RD.r_channel_0)                                                |                   ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_r_channel |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|               rd_data_fifo_0                                                  | ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 |         41 |          7 |       0 |   34 |     5 |      0 |      0 |            0 |
|               transaction_fifo_0                                              | ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 |         11 |          9 |       0 |    2 |     5 |      0 |      0 |            0 |
|             SI_REG                                                            |                  ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axi_register_slice |        162 |        162 |       0 |    0 |   280 |      0 |      0 |            0 |
|               ar.ar_pipe                                                      |                 ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice |         65 |         65 |       0 |    0 |    99 |      0 |      0 |            0 |
|               aw.aw_pipe                                                      |               ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice_0 |         69 |         69 |       0 |    0 |    99 |      0 |      0 |            0 |
|               b.b_pipe                                                        | ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized1 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |            0 |
|               r.r_pipe                                                        | ps7_axi_protocol_converter_2_0_axi_register_slice_v2_1_18_axic_register_slice__parameterized2 |         21 |         21 |       0 |    0 |    74 |      0 |      0 |            0 |
|             WR.aw_channel_0                                                   |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_aw_channel |         81 |         81 |       0 |    0 |    80 |      0 |      0 |            0 |
|               (WR.aw_channel_0)                                               |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_aw_channel |          0 |          0 |       0 |    0 |     9 |      0 |      0 |            0 |
|               aw_cmd_fsm_0                                                    |                  ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm |         13 |         13 |       0 |    0 |     2 |      0 |      0 |            0 |
|               cmd_translator_0                                                |              ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator |         68 |         68 |       0 |    0 |    69 |      0 |      0 |            0 |
|                 (cmd_translator_0)                                            |              ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_cmd_translator |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|                 incr_cmd_0                                                    |                    ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_incr_cmd |         44 |         44 |       0 |    0 |    23 |      0 |      0 |            0 |
|                 wrap_cmd_0                                                    |                    ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_wrap_cmd |         23 |         23 |       0 |    0 |    43 |      0 |      0 |            0 |
|             WR.b_channel_0                                                    |                   ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_b_channel |         34 |         23 |       0 |   11 |    17 |      0 |      0 |            0 |
|               (WR.b_channel_0)                                                |                   ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_b_channel |          9 |          9 |       0 |    0 |    13 |      0 |      0 |            0 |
|               bid_fifo_0                                                      |                 ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo |         20 |         11 |       0 |    9 |     2 |      0 |      0 |            0 |
|               bresp_fifo_0                                                    | ps7_axi_protocol_converter_2_0_axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 |          5 |          3 |       0 |    2 |     2 |      0 |      0 |            0 |
|       axi_protocol_converter_3                                                |                                                                ps7_axi_protocol_converter_3_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (axi_protocol_converter_3)                                            |                                                                ps7_axi_protocol_converter_3_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                  |         ps7_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_18_axi_protocol_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi_protocol_converter_4                                                |                                                                ps7_axi_protocol_converter_4_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (axi_protocol_converter_4)                                            |                                                                ps7_axi_protocol_converter_4_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                  |          ps7_axi_protocol_converter_4_0_axi_protocol_converter_v2_1_18_axi_protocol_converter |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|       axi_pulp_control                                                        |                                                                        ps7_axi_pulp_control_0 |         64 |         64 |       0 |    0 |   190 |      0 |      0 |            0 |
|         (axi_pulp_control)                                                    |                                                                        ps7_axi_pulp_control_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         U0                                                                    |                                                               ps7_axi_pulp_control_0_axi_gpio |         64 |         64 |       0 |    0 |   190 |      0 |      0 |            0 |
|           (U0)                                                                |                                                               ps7_axi_pulp_control_0_axi_gpio |          0 |          0 |       0 |    0 |    34 |      0 |      0 |            0 |
|           AXI_LITE_IPIF_I                                                     |                                                          ps7_axi_pulp_control_0_axi_lite_ipif |         29 |         29 |       0 |    0 |    58 |      0 |      0 |            0 |
|             I_SLAVE_ATTACHMENT                                                |                                                       ps7_axi_pulp_control_0_slave_attachment |         29 |         29 |       0 |    0 |    58 |      0 |      0 |            0 |
|               (I_SLAVE_ATTACHMENT)                                            |                                                       ps7_axi_pulp_control_0_slave_attachment |         20 |         20 |       0 |    0 |    52 |      0 |      0 |            0 |
|               I_DECODER                                                       |                                                        ps7_axi_pulp_control_0_address_decoder |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 (I_DECODER)                                                   |                                                        ps7_axi_pulp_control_0_address_decoder |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |                                                              ps7_axi_pulp_control_0_pselect_f |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |                                              ps7_axi_pulp_control_0_pselect_f__parameterized1 |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|           gpio_core_1                                                         |                                                              ps7_axi_pulp_control_0_GPIO_Core |         35 |         35 |       0 |    0 |    98 |      0 |      0 |            0 |
|       processing_system7_0                                                    |                                                                    ps7_processing_system7_0_0 |        112 |        112 |       0 |    0 |     0 |      0 |      0 |            0 |
|         (processing_system7_0)                                                |                                                                    ps7_processing_system7_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|         inst                                                                  |                         ps7_processing_system7_0_0_processing_system7_v5_5_processing_system7 |        112 |        112 |       0 |    0 |     0 |      0 |      0 |            0 |
|       xlconstant_0                                                            |                                                                            ps7_xlconstant_0_0 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|   pulpino_wrap_i                                                              |                                                                                       pulpino |      13871 |      13869 |       0 |    2 |  9876 |     16 |      0 |            8 |
|     (pulpino_wrap_i)                                                          |                                                                                       pulpino |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|     pulpino_i                                                                 |                                                                                   pulpino_top |      13869 |      13867 |       0 |    2 |  9876 |     16 |      0 |            8 |
|       axi_interconnect_i                                                      |                                                                            axi_node_intf_wrap |       1032 |       1032 |       0 |    0 |   297 |      0 |      0 |            0 |
|         (axi_interconnect_i)                                                  |                                                                            axi_node_intf_wrap |        680 |        680 |       0 |    0 |     0 |      0 |      0 |            0 |
|         axi_node_i                                                            |                                                                                      axi_node |        352 |        352 |       0 |    0 |   297 |      0 |      0 |            0 |
|           _REQ_BLOCK_GEN[0].REQ_BLOCK                                         |                                                                             axi_request_block |         40 |         40 |       0 |    0 |    37 |      0 |      0 |            0 |
|             AR_ALLOCATOR                                                      |                                                                           axi_AR_allocator_81 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|               AW_ARB_TREE                                                     |                                                                        axi_ArbitrationTree_87 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_88 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ALLOCATOR                                                      |                                                                           axi_AW_allocator_82 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               AW_ARB_TREE                                                     |                                                                        axi_ArbitrationTree_85 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_86 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             DW_ALLOC                                                          |                                                                           axi_DW_allocator_83 |         39 |         39 |       0 |    0 |    33 |      0 |      0 |            0 |
|               (DW_ALLOC)                                                      |                                                                           axi_DW_allocator_83 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               MASTER_ID_FIFO                                                  |                                                               generic_fifo__parameterized9_84 |         39 |         39 |       0 |    0 |    32 |      0 |      0 |            0 |
|           _REQ_BLOCK_GEN[1].REQ_BLOCK                                         |                                                                          axi_request_block_45 |         43 |         43 |       0 |    0 |    37 |      0 |      0 |            0 |
|             AR_ALLOCATOR                                                      |                                                                           axi_AR_allocator_73 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|               AW_ARB_TREE                                                     |                                                                        axi_ArbitrationTree_79 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_80 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ALLOCATOR                                                      |                                                                           axi_AW_allocator_74 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               AW_ARB_TREE                                                     |                                                                        axi_ArbitrationTree_77 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_78 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             DW_ALLOC                                                          |                                                                           axi_DW_allocator_75 |         42 |         42 |       0 |    0 |    33 |      0 |      0 |            0 |
|               (DW_ALLOC)                                                      |                                                                           axi_DW_allocator_75 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               MASTER_ID_FIFO                                                  |                                                               generic_fifo__parameterized9_76 |         42 |         42 |       0 |    0 |    32 |      0 |      0 |            0 |
|           _REQ_BLOCK_GEN[2].REQ_BLOCK                                         |                                                                          axi_request_block_46 |         41 |         41 |       0 |    0 |    37 |      0 |      0 |            0 |
|             AR_ALLOCATOR                                                      |                                                                              axi_AR_allocator |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|               AW_ARB_TREE                                                     |                                                                        axi_ArbitrationTree_71 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_72 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             AW_ALLOCATOR                                                      |                                                                              axi_AW_allocator |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|               AW_ARB_TREE                                                     |                                                                           axi_ArbitrationTree |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_70 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             DW_ALLOC                                                          |                                                                              axi_DW_allocator |         40 |         40 |       0 |    0 |    33 |      0 |      0 |            0 |
|               (DW_ALLOC)                                                      |                                                                              axi_DW_allocator |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               MASTER_ID_FIFO                                                  |                                                                  generic_fifo__parameterized9 |         40 |         40 |       0 |    0 |    32 |      0 |      0 |            0 |
|           _RESP_BLOCK_GEN[0].RESP_BLOCK                                       |                                                                            axi_response_block |         76 |         76 |       0 |    0 |    62 |      0 |      0 |            0 |
|             AR_ADDR_DEC                                                       |                                                                     axi_address_decoder_AR_60 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AW_ADDR_DEC                                                       |                                                                     axi_address_decoder_AW_61 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             BR_ALLOC                                                          |                                                                           axi_BR_allocator_62 |         19 |         19 |       0 |    0 |    14 |      0 |      0 |            0 |
|               (BR_ALLOC)                                                      |                                                                           axi_BR_allocator_62 |         19 |         19 |       0 |    0 |    12 |      0 |      0 |            0 |
|               ARB_TREE.BR_ARB_TREE                                            |                                                        axi_ArbitrationTree__parameterized1_68 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_69 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             BW_ALLOC                                                          |                                                                           axi_BW_allocator_63 |         18 |         18 |       0 |    0 |    13 |      0 |      0 |            0 |
|               (BW_ALLOC)                                                      |                                                                           axi_BW_allocator_63 |         18 |         18 |       0 |    0 |    11 |      0 |      0 |            0 |
|               ARB_TREE.BW_ARB_TREE                                            |                                                        axi_ArbitrationTree__parameterized0_66 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_67 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             DW_ADDR_DEC                                                       |                                                                     axi_address_decoder_DW_64 |         38 |         38 |       0 |    0 |    32 |      0 |      0 |            0 |
|               MASTER_ID_FIFO                                                  |                                                              generic_fifo__parameterized10_65 |         38 |         38 |       0 |    0 |    32 |      0 |      0 |            0 |
|           _RESP_BLOCK_GEN[1].RESP_BLOCK                                       |                                                                         axi_response_block_47 |         76 |         76 |       0 |    0 |    62 |      0 |      0 |            0 |
|             AR_ADDR_DEC                                                       |                                                                     axi_address_decoder_AR_50 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AW_ADDR_DEC                                                       |                                                                     axi_address_decoder_AW_51 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             BR_ALLOC                                                          |                                                                           axi_BR_allocator_52 |         19 |         19 |       0 |    0 |    14 |      0 |      0 |            0 |
|               (BR_ALLOC)                                                      |                                                                           axi_BR_allocator_52 |         19 |         19 |       0 |    0 |    12 |      0 |      0 |            0 |
|               ARB_TREE.BR_ARB_TREE                                            |                                                        axi_ArbitrationTree__parameterized1_58 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_59 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             BW_ALLOC                                                          |                                                                           axi_BW_allocator_53 |         18 |         18 |       0 |    0 |    13 |      0 |      0 |            0 |
|               (BW_ALLOC)                                                      |                                                                           axi_BW_allocator_53 |         18 |         18 |       0 |    0 |    11 |      0 |      0 |            0 |
|               ARB_TREE.BW_ARB_TREE                                            |                                                        axi_ArbitrationTree__parameterized0_56 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_57 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             DW_ADDR_DEC                                                       |                                                                     axi_address_decoder_DW_54 |         38 |         38 |       0 |    0 |    32 |      0 |      0 |            0 |
|               MASTER_ID_FIFO                                                  |                                                              generic_fifo__parameterized10_55 |         38 |         38 |       0 |    0 |    32 |      0 |      0 |            0 |
|           _RESP_BLOCK_GEN[2].RESP_BLOCK                                       |                                                                         axi_response_block_48 |         76 |         76 |       0 |    0 |    62 |      0 |      0 |            0 |
|             AR_ADDR_DEC                                                       |                                                                        axi_address_decoder_AR |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             AW_ADDR_DEC                                                       |                                                                        axi_address_decoder_AW |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|             BR_ALLOC                                                          |                                                                              axi_BR_allocator |         19 |         19 |       0 |    0 |    14 |      0 |      0 |            0 |
|               (BR_ALLOC)                                                      |                                                                              axi_BR_allocator |         17 |         17 |       0 |    0 |    12 |      0 |      0 |            0 |
|               ARB_TREE.BR_ARB_TREE                                            |                                                           axi_ArbitrationTree__parameterized1 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                            axi_RR_Flag_Req_49 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|             BW_ALLOC                                                          |                                                                              axi_BW_allocator |         18 |         18 |       0 |    0 |    13 |      0 |      0 |            0 |
|               (BW_ALLOC)                                                      |                                                                              axi_BW_allocator |         18 |         18 |       0 |    0 |    11 |      0 |      0 |            0 |
|               ARB_TREE.BW_ARB_TREE                                            |                                                           axi_ArbitrationTree__parameterized0 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 RR_REQ                                                        |                                                                               axi_RR_Flag_Req |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|             DW_ADDR_DEC                                                       |                                                                        axi_address_decoder_DW |         38 |         38 |       0 |    0 |    32 |      0 |      0 |            0 |
|               MASTER_ID_FIFO                                                  |                                                                 generic_fifo__parameterized10 |         38 |         38 |       0 |    0 |    32 |      0 |      0 |            0 |
|       clk_rst_gen_i                                                           |                                                                             clk_rst_gen_HDI_0 |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|         i_rst_gen_soc                                                         |                                                                                        rstgen |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|       core_region_i                                                           |                                                                                   core_region |       8395 |       8393 |       0 |    2 |  4421 |     16 |      0 |            8 |
|         (core_region_i)                                                       |                                                                                   core_region |        255 |        255 |       0 |    0 |     1 |      0 |      0 |            0 |
|         CORE.RISCV_CORE                                                       |                                                                                    riscv_core |       5824 |       5824 |       0 |    0 |  2573 |      0 |      0 |            8 |
|           (CORE.RISCV_CORE)                                                   |                                                                                    riscv_core |          6 |          6 |       0 |    0 |     1 |      0 |      0 |            0 |
|           cs_registers_i                                                      |                                                                            riscv_cs_registers |        220 |        220 |       0 |    0 |   450 |      0 |      0 |            0 |
|           debug_unit_i                                                        |                                                                              riscv_debug_unit |        335 |        335 |       0 |    0 |    68 |      0 |      0 |            0 |
|           ex_stage_i                                                          |                                                                                riscv_ex_stage |        412 |        412 |       0 |    0 |   120 |      0 |      0 |            8 |
|             (ex_stage_i)                                                      |                                                                                riscv_ex_stage |         37 |         37 |       0 |    0 |     6 |      0 |      0 |            2 |
|             alu_i                                                             |                                                                                     riscv_alu |        209 |        209 |       0 |    0 |   108 |      0 |      0 |            0 |
|               alu_popcnt_i                                                    |                                                                                    alu_popcnt |         35 |         35 |       0 |    0 |     0 |      0 |      0 |            0 |
|               int_div.div_i                                                   |                                                                                 riscv_alu_div |        174 |        174 |       0 |    0 |   108 |      0 |      0 |            0 |
|             mult_i                                                            |                                                                                    riscv_mult |        166 |        166 |       0 |    0 |     6 |      0 |      0 |            6 |
|           id_stage_i                                                          |                                                                                riscv_id_stage |       3634 |       3634 |       0 |    0 |  1577 |      0 |      0 |            0 |
|             (id_stage_i)                                                      |                                                                                riscv_id_stage |       1030 |       1030 |       0 |    0 |   379 |      0 |      0 |            0 |
|             controller_i                                                      |                                                                              riscv_controller |        214 |        214 |       0 |    0 |     7 |      0 |      0 |            0 |
|             decoder_i                                                         |                                                                                 riscv_decoder |         18 |         18 |       0 |    0 |     0 |      0 |      0 |            0 |
|             hwloop_regs_i                                                     |                                                                             riscv_hwloop_regs |        185 |        185 |       0 |    0 |   192 |      0 |      0 |            0 |
|             int_controller_i                                                  |                                                                          riscv_int_controller |          4 |          4 |       0 |    0 |     7 |      0 |      0 |            0 |
|             registers_i                                                       |                                                                           riscv_register_file |       2183 |       2183 |       0 |    0 |   992 |      0 |      0 |            0 |
|           if_stage_i                                                          |                                                                                riscv_if_stage |       1123 |       1123 |       0 |    0 |   317 |      0 |      0 |            0 |
|             (if_stage_i)                                                      |                                                                                riscv_if_stage |        514 |        514 |       0 |    0 |    82 |      0 |      0 |            0 |
|             hwloop_controller_i                                               |                                                                       riscv_hwloop_controller |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|             prefetch_32.prefetch_buffer_i                                     |                                                                         riscv_prefetch_buffer |        608 |        608 |       0 |    0 |   235 |      0 |      0 |            0 |
|               (prefetch_32.prefetch_buffer_i)                                 |                                                                         riscv_prefetch_buffer |         24 |         24 |       0 |    0 |    37 |      0 |      0 |            0 |
|               fifo_i                                                          |                                                                              riscv_fetch_fifo |        584 |        584 |       0 |    0 |   198 |      0 |      0 |            0 |
|           load_store_unit_i                                                   |                                                                         riscv_load_store_unit |         94 |         94 |       0 |    0 |    40 |      0 |      0 |            0 |
|         adv_dbg_if_i                                                          |                                                                                    adv_dbg_if |        555 |        555 |       0 |    0 |   455 |      0 |      0 |            0 |
|           cluster_tap_i                                                       |                                                                                  adbg_tap_top |         38 |         38 |       0 |    0 |    46 |      0 |      0 |            0 |
|           dbg_module_i                                                        |                                                                                      adbg_top |        517 |        517 |       0 |    0 |   409 |      0 |      0 |            0 |
|             (dbg_module_i)                                                    |                                                                                      adbg_top |          0 |          0 |       0 |    0 |    62 |      0 |      0 |            0 |
|             i_dbg_axi                                                         |                                                                               adbg_axi_module |        411 |        411 |       0 |    0 |   273 |      0 |      0 |            0 |
|               (i_dbg_axi)                                                     |                                                                               adbg_axi_module |         59 |         59 |       0 |    0 |   128 |      0 |      0 |            0 |
|               axi_biu_i                                                       |                                                                                  adbg_axi_biu |        329 |        329 |       0 |    0 |   113 |      0 |      0 |            0 |
|               axi_crc_i                                                       |                                                                                 adbg_crc32_44 |         23 |         23 |       0 |    0 |    32 |      0 |      0 |            0 |
|             i_dbg_cpu_or1k                                                    |                                                                              adbg_or1k_module |        106 |        106 |       0 |    0 |    74 |      0 |      0 |            0 |
|               (i_dbg_cpu_or1k)                                                |                                                                              adbg_or1k_module |         25 |         25 |       0 |    0 |    31 |      0 |      0 |            0 |
|               or1k_biu_i                                                      |                                                                                 adbg_or1k_biu |         56 |         56 |       0 |    0 |    10 |      0 |      0 |            0 |
|               or1k_crc_i                                                      |                                                                                    adbg_crc32 |         22 |         22 |       0 |    0 |    32 |      0 |      0 |            0 |
|               or1k_statusreg_i                                                |                                                                          adbg_or1k_status_reg |          3 |          3 |       0 |    0 |     1 |      0 |      0 |            0 |
|         axi_slice_core2axi                                                    |                                                                                axi_slice_wrap |        555 |        555 |       0 |    0 |   286 |      0 |      0 |            0 |
|           WITH_SLICE.axi_slice_i                                              |                                                                                     axi_slice |        555 |        555 |       0 |    0 |   286 |      0 |      0 |            0 |
|             ar_buffer_i                                                       |                                                                                 axi_ar_buffer |        170 |        170 |       0 |    0 |    68 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                               generic_fifo_43 |        170 |        170 |       0 |    0 |    68 |      0 |      0 |            0 |
|             aw_buffer_i                                                       |                                                                                 axi_aw_buffer |        172 |        172 |       0 |    0 |    68 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                                  generic_fifo |        172 |        172 |       0 |    0 |    68 |      0 |      0 |            0 |
|             b_buffer_i                                                        |                                                                                  axi_b_buffer |          9 |          9 |       0 |    0 |     4 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized1 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |            0 |
|             r_buffer_i                                                        |                                                                                  axi_r_buffer |         71 |         71 |       0 |    0 |    68 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized0_42 |         71 |         71 |       0 |    0 |    68 |      0 |      0 |            0 |
|             w_buffer_i                                                        |                                                                               axi_w_buffer_40 |        133 |        133 |       0 |    0 |    78 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized0_41 |        133 |        133 |       0 |    0 |    78 |      0 |      0 |            0 |
|         core2axi_i                                                            |                                                                                 core2axi_wrap |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|           core2axi_i                                                          |                                                                                      core2axi |          8 |          8 |       0 |    0 |     3 |      0 |      0 |            0 |
|         data_mem                                                              |                                                                                   sp_ram_wrap |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|           (data_mem)                                                          |                                                                                   sp_ram_wrap |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           sp_ram_i                                                            |                                                                            xilinx_mem_8192x32 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|             (sp_ram_i)                                                        |                                                                            xilinx_mem_8192x32 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             U0                                                                |                                                         xilinx_mem_8192x32_blk_mem_gen_v8_4_2 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|               (U0)                                                            |                                                         xilinx_mem_8192x32_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               inst_blk_mem_gen                                                |                                                   xilinx_mem_8192x32_blk_mem_gen_v8_4_2_synth |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                 gnbram.gnativebmg.native_blk_mem_gen                          |                                                            xilinx_mem_8192x32_blk_mem_gen_top |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                   valid.cstr                                                  |                                                   xilinx_mem_8192x32_blk_mem_gen_generic_cstr |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                     has_mux_a.A                                               |                                                            xilinx_mem_8192x32_blk_mem_gen_mux |         17 |         17 |       0 |    0 |     1 |      0 |      0 |            0 |
|                     ramloop[0].ram.r                                          |                                                     xilinx_mem_8192x32_blk_mem_gen_prim_width |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                         |                                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[1].ram.r                                          |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                         |                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized0 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[2].ram.r                                          |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                         |                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[3].ram.r                                          |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                         |                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized2 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[4].ram.r                                          |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                         |                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[5].ram.r                                          |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       prim_noinit.ram                                         |                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized4 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[6].ram.r                                          |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5 |          6 |          5 |       0 |    1 |     4 |      1 |      0 |            0 |
|                       (ramloop[6].ram.r)                                      |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5 |          3 |          2 |       0 |    1 |     4 |      0 |      0 |            0 |
|                       prim_noinit.ram                                         |                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized5 |          3 |          3 |       0 |    0 |     0 |      1 |      0 |            0 |
|                     ramloop[7].ram.r                                          |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     2 |      1 |      0 |            0 |
|                       (ramloop[7].ram.r)                                      |                                     xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                       prim_noinit.ram                                         |                                   xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized6 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         data_mem_axi_if                                                       |                                                            axi_mem_if_SP_wrap__parameterized0 |        612 |        612 |       0 |    0 |   533 |      0 |      0 |            0 |
|           axi_mem_if_SP_i                                                     |                                                                 axi_mem_if_SP__parameterized0 |        612 |        612 |       0 |    0 |   533 |      0 |      0 |            0 |
|             (axi_mem_if_SP_i)                                                 |                                                                 axi_mem_if_SP__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             READ_CTRL                                                         |                                                            axi_read_only_ctrl__parameterized0 |         88 |         88 |       0 |    0 |    59 |      0 |      0 |            0 |
|             Slave_ar_buffer_LP                                                |                                                              axi_ar_buffer__parameterized0_30 |         50 |         50 |       0 |    0 |    66 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized2_39 |         50 |         50 |       0 |    0 |    66 |      0 |      0 |            0 |
|             Slave_aw_buffer_LP                                                |                                                              axi_aw_buffer__parameterized0_31 |         49 |         49 |       0 |    0 |    66 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized2_38 |         49 |         49 |       0 |    0 |    66 |      0 |      0 |            0 |
|             Slave_b_buffer_LP                                                 |                                                               axi_b_buffer__parameterized0_32 |         40 |         40 |       0 |    0 |    14 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized5_37 |         40 |         40 |       0 |    0 |    14 |      0 |      0 |            0 |
|             Slave_r_buffer_LP                                                 |                                                               axi_r_buffer__parameterized0_33 |        230 |        230 |       0 |    0 |   146 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized4_36 |        230 |        230 |       0 |    0 |   146 |      0 |      0 |            0 |
|             Slave_w_buffer_LP                                                 |                                                               axi_w_buffer__parameterized0_34 |        110 |        110 |       0 |    0 |   154 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized3_35 |        110 |        110 |       0 |    0 |   154 |      0 |      0 |            0 |
|             WRITE_CTRL                                                        |                                                           axi_write_only_ctrl__parameterized0 |         45 |         45 |       0 |    0 |    27 |      0 |      0 |            0 |
|         data_ram_mux_i                                                        |                                                                       ram_mux__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|         instr_mem                                                             |                                                                                instr_ram_wrap |        104 |        103 |       0 |    1 |    18 |      8 |      0 |            0 |
|           (instr_mem)                                                         |                                                                                instr_ram_wrap |         32 |         32 |       0 |    0 |     1 |      0 |      0 |            0 |
|           boot_rom_wrap_i                                                     |                                                                                 boot_rom_wrap |         49 |         49 |       0 |    0 |    10 |      0 |      0 |            0 |
|             boot_code_i                                                       |                                                                                     boot_code |         49 |         49 |       0 |    0 |    10 |      0 |      0 |            0 |
|           sp_ram_wrap_i                                                       |                                                                                sp_ram_wrap_29 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|             (sp_ram_wrap_i)                                                   |                                                                                sp_ram_wrap_29 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             sp_ram_i                                                          |                                                                        xilinx_mem_8192x32_HD1 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|               (sp_ram_i)                                                      |                                                                        xilinx_mem_8192x32_HD1 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|               U0                                                              |                                                     xilinx_mem_8192x32_blk_mem_gen_v8_4_2_HD2 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                 (U0)                                                          |                                                     xilinx_mem_8192x32_blk_mem_gen_v8_4_2_HD2 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 inst_blk_mem_gen                                              |                                               xilinx_mem_8192x32_blk_mem_gen_v8_4_2_synth_HD3 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                   gnbram.gnativebmg.native_blk_mem_gen                        |                                                        xilinx_mem_8192x32_blk_mem_gen_top_HD4 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                     valid.cstr                                                |                                               xilinx_mem_8192x32_blk_mem_gen_generic_cstr_HD5 |         23 |         22 |       0 |    1 |     7 |      8 |      0 |            0 |
|                       has_mux_a.A                                             |                                                        xilinx_mem_8192x32_blk_mem_gen_mux_HD6 |         17 |         17 |       0 |    0 |     1 |      0 |      0 |            0 |
|                       ramloop[0].ram.r                                        |                                                 xilinx_mem_8192x32_blk_mem_gen_prim_width_HD7 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                         prim_noinit.ram                                       |                                               xilinx_mem_8192x32_blk_mem_gen_prim_wrapper_HD8 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       ramloop[1].ram.r                                        |                                 xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized0_HD9 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                         prim_noinit.ram                                       |                              xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized0_HD10 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       ramloop[2].ram.r                                        |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized1_HD11 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                         prim_noinit.ram                                       |                              xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized1_HD12 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       ramloop[3].ram.r                                        |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized2_HD13 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                         prim_noinit.ram                                       |                              xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized2_HD14 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       ramloop[4].ram.r                                        |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized3_HD15 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                         prim_noinit.ram                                       |                              xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized3_HD16 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       ramloop[5].ram.r                                        |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized4_HD17 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                         prim_noinit.ram                                       |                              xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized4_HD18 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       ramloop[6].ram.r                                        |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5_HD19 |          6 |          5 |       0 |    1 |     4 |      1 |      0 |            0 |
|                         (ramloop[6].ram.r)                                    |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized5_HD19 |          3 |          2 |       0 |    1 |     4 |      0 |      0 |            0 |
|                         prim_noinit.ram                                       |                              xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized5_HD20 |          3 |          3 |       0 |    0 |     0 |      1 |      0 |            0 |
|                       ramloop[7].ram.r                                        |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6_HD21 |          0 |          0 |       0 |    0 |     2 |      1 |      0 |            0 |
|                         (ramloop[7].ram.r)                                    |                                xilinx_mem_8192x32_blk_mem_gen_prim_width__parameterized6_HD21 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                         prim_noinit.ram                                       |                              xilinx_mem_8192x32_blk_mem_gen_prim_wrapper__parameterized6_HD22 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |            0 |
|         instr_mem_axi_if                                                      |                                                                            axi_mem_if_SP_wrap |        459 |        459 |       0 |    0 |   543 |      0 |      0 |            0 |
|           axi_mem_if_SP_i                                                     |                                                                                 axi_mem_if_SP |        459 |        459 |       0 |    0 |   543 |      0 |      0 |            0 |
|             (axi_mem_if_SP_i)                                                 |                                                                                 axi_mem_if_SP |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|             READ_CTRL                                                         |                                                                            axi_read_only_ctrl |         90 |         90 |       0 |    0 |    60 |      0 |      0 |            0 |
|             Slave_ar_buffer_LP                                                |                                                                 axi_ar_buffer__parameterized0 |         51 |         51 |       0 |    0 |    70 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                               generic_fifo__parameterized2_28 |         51 |         51 |       0 |    0 |    70 |      0 |      0 |            0 |
|             Slave_aw_buffer_LP                                                |                                                                 axi_aw_buffer__parameterized0 |         50 |         50 |       0 |    0 |    70 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized2 |         50 |         50 |       0 |    0 |    70 |      0 |      0 |            0 |
|             Slave_b_buffer_LP                                                 |                                                                  axi_b_buffer__parameterized0 |         50 |         50 |       0 |    0 |    14 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized5 |         50 |         50 |       0 |    0 |    14 |      0 |      0 |            0 |
|             Slave_r_buffer_LP                                                 |                                                                  axi_r_buffer__parameterized0 |         79 |         79 |       0 |    0 |   146 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized4 |         79 |         79 |       0 |    0 |   146 |      0 |      0 |            0 |
|             Slave_w_buffer_LP                                                 |                                                                  axi_w_buffer__parameterized0 |         93 |         93 |       0 |    0 |   154 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized3 |         93 |         93 |       0 |    0 |   154 |      0 |      0 |            0 |
|             WRITE_CTRL                                                        |                                                                           axi_write_only_ctrl |         46 |         46 |       0 |    0 |    28 |      0 |      0 |            0 |
|         instr_ram_mux_i                                                       |                                                                                       ram_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|       peripherals_i                                                           |                                                                                   peripherals |       4860 |       4860 |       0 |    0 |  5153 |      0 |      0 |            0 |
|         apb2per_debug_i                                                       |                                                                                       apb2per |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         apb_event_unit_i                                                      |                                                                                apb_event_unit |        155 |        155 |       0 |    0 |   357 |      0 |      0 |            0 |
|           (apb_event_unit_i)                                                  |                                                                                apb_event_unit |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           i_event_unit                                                        |                                                                          generic_service_unit |         65 |         65 |       0 |    0 |   160 |      0 |      0 |            0 |
|           i_interrupt_unit                                                    |                                                                       generic_service_unit_27 |         87 |         87 |       0 |    0 |   160 |      0 |      0 |            0 |
|           i_sleep_unit                                                        |                                                                                    sleep_unit |          3 |          3 |       0 |    0 |    35 |      0 |      0 |            0 |
|         apb_fll_if_i                                                          |                                                                                    apb_fll_if |          2 |          2 |       0 |    0 |     5 |      0 |      0 |            0 |
|         apb_gpio_i                                                            |                                                                                      apb_gpio |        167 |        167 |       0 |    0 |   513 |      0 |      0 |            0 |
|         apb_i2c_i                                                             |                                                                                       apb_i2c |        126 |        126 |       0 |    0 |   130 |      0 |      0 |            0 |
|           (apb_i2c_i)                                                         |                                                                                       apb_i2c |          2 |          2 |       0 |    0 |    45 |      0 |      0 |            0 |
|           byte_controller                                                     |                                                                          i2c_master_byte_ctrl |        124 |        124 |       0 |    0 |    85 |      0 |      0 |            0 |
|             (byte_controller)                                                 |                                                                          i2c_master_byte_ctrl |         21 |         21 |       0 |    0 |    23 |      0 |      0 |            0 |
|             bit_controller                                                    |                                                                           i2c_master_bit_ctrl |        103 |        103 |       0 |    0 |    62 |      0 |      0 |            0 |
|         apb_pulpino_i                                                         |                                                                                   apb_pulpino |         82 |         82 |       0 |    0 |   290 |      0 |      0 |            0 |
|         apb_spi_master_i                                                      |                                                                                apb_spi_master |        618 |        618 |       0 |    0 |   870 |      0 |      0 |            0 |
|           (apb_spi_master_i)                                                  |                                                                                apb_spi_master |          2 |          2 |       0 |    0 |    16 |      0 |      0 |            0 |
|           u_axiregs                                                           |                                                                             spi_master_apb_if |        247 |        247 |       0 |    0 |   164 |      0 |      0 |            0 |
|           u_rxfifo                                                            |                                                                               spi_master_fifo |        101 |        101 |       0 |    0 |   267 |      0 |      0 |            0 |
|           u_spictrl                                                           |                                                                         spi_master_controller |        184 |        184 |       0 |    0 |   156 |      0 |      0 |            0 |
|             (u_spictrl)                                                       |                                                                         spi_master_controller |          3 |          3 |       0 |    0 |     7 |      0 |      0 |            0 |
|             u_clkgen                                                          |                                                                             spi_master_clkgen |         40 |         40 |       0 |    0 |    18 |      0 |      0 |            0 |
|             u_rxreg                                                           |                                                                                 spi_master_rx |         70 |         70 |       0 |    0 |    66 |      0 |      0 |            0 |
|             u_txreg                                                           |                                                                                 spi_master_tx |         71 |         71 |       0 |    0 |    65 |      0 |      0 |            0 |
|           u_txfifo                                                            |                                                                            spi_master_fifo_26 |         84 |         84 |       0 |    0 |   267 |      0 |      0 |            0 |
|         apb_timer_i                                                           |                                                                                     apb_timer |        180 |        180 |       0 |    0 |   256 |      0 |      0 |            0 |
|           TIMER_GEN[0].timer_i                                                |                                                                                         timer |         90 |         90 |       0 |    0 |   128 |      0 |      0 |            0 |
|           TIMER_GEN[1].timer_i                                                |                                                                                      timer_25 |         90 |         90 |       0 |    0 |   128 |      0 |      0 |            0 |
|         apb_uart_i                                                            |                                                                                      apb_uart |        665 |        665 |       0 |    0 |  1488 |      0 |      0 |            0 |
|           (apb_uart_i)                                                        |                                                                                      apb_uart |         21 |         21 |       0 |    0 |   104 |      0 |      0 |            0 |
|           UART_BG16                                                           |                                                                                  uart_baudgen |         15 |         15 |       0 |    0 |    17 |      0 |      0 |            0 |
|           UART_BG2                                                            |                                                                                slib_clock_div |          2 |          2 |       0 |    0 |     4 |      0 |      0 |            0 |
|           UART_BIDET                                                          |                                                                              slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_ED_CTS                                                         |                                                                           slib_edge_detect_10 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_ED_DCD                                                         |                                                                           slib_edge_detect_11 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_ED_DSR                                                         |                                                                           slib_edge_detect_12 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_ED_RI                                                          |                                                                           slib_edge_detect_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_FEDET                                                          |                                                                           slib_edge_detect_14 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_IF_CTS                                                         |                                                                             slib_input_filter |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|           UART_IF_DCD                                                         |                                                                          slib_input_filter_15 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |            0 |
|           UART_IF_DSR                                                         |                                                                          slib_input_filter_16 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|           UART_IF_RI                                                          |                                                                          slib_input_filter_17 |          5 |          5 |       0 |    0 |     3 |      0 |      0 |            0 |
|           UART_IIC                                                            |                                                                                uart_interrupt |          8 |          8 |       0 |    0 |     4 |      0 |      0 |            0 |
|           UART_IIC_THRE_ED                                                    |                                                                           slib_edge_detect_18 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_IS_CTS                                                         |                                                                               slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           UART_IS_DCD                                                         |                                                                            slib_input_sync_19 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           UART_IS_DSR                                                         |                                                                            slib_input_sync_20 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           UART_IS_RI                                                          |                                                                            slib_input_sync_21 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           UART_IS_SIN                                                         |                                                                            slib_input_sync_22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|           UART_PEDET                                                          |                                                                           slib_edge_detect_23 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_RCLK                                                           |                                                                           slib_edge_detect_24 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           UART_RX                                                             |                                                                                 uart_receiver |         48 |         48 |       0 |    0 |    36 |      0 |      0 |            0 |
|             (UART_RX)                                                         |                                                                                 uart_receiver |         11 |         11 |       0 |    0 |    21 |      0 |      0 |            0 |
|             RX_BRC                                                            |                                                                                  slib_counter |         14 |         14 |       0 |    0 |     5 |      0 |      0 |            0 |
|             RX_IFSB                                                           |                                                             slib_input_filter__parameterized2 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |            0 |
|             RX_MVF                                                            |                                                                                slib_mv_filter |         16 |         16 |       0 |    0 |     6 |      0 |      0 |            0 |
|           UART_RXFF                                                           |                                                                     slib_fifo__parameterized1 |        307 |        307 |       0 |    0 |   736 |      0 |      0 |            0 |
|           UART_TX                                                             |                                                                              uart_transmitter |         16 |         16 |       0 |    0 |    16 |      0 |      0 |            0 |
|           UART_TXFF                                                           |                                                                                     slib_fifo |        228 |        228 |       0 |    0 |   540 |      0 |      0 |            0 |
|         axi2apb_i                                                             |                                                                                  axi2apb_wrap |       2242 |       2242 |       0 |    0 |   332 |      0 |      0 |            0 |
|           axi2apb_i                                                           |                                                                                     axi2apb32 |       2242 |       2242 |       0 |    0 |   332 |      0 |      0 |            0 |
|             (axi2apb_i)                                                       |                                                                                     axi2apb32 |          0 |          0 |       0 |    0 |    35 |      0 |      0 |            0 |
|             Slave_ar_buffer                                                   |                                                                 axi_ar_buffer__parameterized1 |       1902 |       1902 |       0 |    0 |    72 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                generic_fifo__parameterized6_9 |       1902 |       1902 |       0 |    0 |    72 |      0 |      0 |            0 |
|             Slave_aw_buffer                                                   |                                                                 axi_aw_buffer__parameterized1 |        100 |        100 |       0 |    0 |    72 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized6 |        100 |        100 |       0 |    0 |    72 |      0 |      0 |            0 |
|             Slave_b_buffer                                                    |                                                                  axi_b_buffer__parameterized1 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized8 |         14 |         14 |       0 |    0 |     8 |      0 |      0 |            0 |
|             Slave_r_buffer                                                    |                                                                  axi_r_buffer__parameterized1 |         30 |         30 |       0 |    0 |    74 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized7 |         30 |         30 |       0 |    0 |    74 |      0 |      0 |            0 |
|             Slave_w_buffer                                                    |                                                                                  axi_w_buffer |        196 |        196 |       0 |    0 |    71 |      0 |      0 |            0 |
|               buffer_i                                                        |                                                                  generic_fifo__parameterized0 |        196 |        196 |       0 |    0 |    71 |      0 |      0 |            0 |
|         axi_spi_slave_i                                                       |                                                                            axi_spi_slave_wrap |        622 |        622 |       0 |    0 |   911 |      0 |      0 |            0 |
|           axi_spi_slave_i                                                     |                                                                                 axi_spi_slave |        622 |        622 |       0 |    0 |   911 |      0 |      0 |            0 |
|             (axi_spi_slave_i)                                                 |                                                                                 axi_spi_slave |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|             u_axiplug                                                         |                                                                            spi_slave_axi_plug |        184 |        184 |       0 |    0 |   116 |      0 |      0 |            0 |
|             u_dcfifo_rx                                                       |                                                                             spi_slave_dc_fifo |        104 |        104 |       0 |    0 |   291 |      0 |      0 |            0 |
|               u_din                                                           |                                                                      dc_token_ring_fifo_din_1 |         81 |         81 |       0 |    0 |   267 |      0 |      0 |            0 |
|                 buffer                                                        |                                                                              dc_data_buffer_5 |         64 |         64 |       0 |    0 |   256 |      0 |      0 |            0 |
|                 full                                                          |                                                                            dc_full_detector_6 |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (full)                                                      |                                                                            dc_full_detector_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   full_synch                                                  |                                                                             dc_synchronizer_8 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 write_tr                                                      |                                                                               dc_token_ring_7 |         17 |         17 |       0 |    0 |     8 |      0 |      0 |            0 |
|               u_dout                                                          |                                                                     dc_token_ring_fifo_dout_2 |         23 |         23 |       0 |    0 |    24 |      0 |      0 |            0 |
|                 empty_synch                                                   |                                                             dc_synchronizer__parameterized0_3 |          4 |          4 |       0 |    0 |    16 |      0 |      0 |            0 |
|                 read_tr                                                       |                                                               dc_token_ring__parameterized0_4 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|             u_dcfifo_tx                                                       |                                                                           spi_slave_dc_fifo_0 |        135 |        135 |       0 |    0 |   291 |      0 |      0 |            0 |
|               u_din                                                           |                                                                        dc_token_ring_fifo_din |         85 |         85 |       0 |    0 |   267 |      0 |      0 |            0 |
|                 buffer                                                        |                                                                                dc_data_buffer |         64 |         64 |       0 |    0 |   256 |      0 |      0 |            0 |
|                 full                                                          |                                                                              dc_full_detector |          0 |          0 |       0 |    0 |     3 |      0 |      0 |            0 |
|                   (full)                                                      |                                                                              dc_full_detector |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|                   full_synch                                                  |                                                                               dc_synchronizer |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|                 write_tr                                                      |                                                                                 dc_token_ring |         21 |         21 |       0 |    0 |     8 |      0 |      0 |            0 |
|               u_dout                                                          |                                                                       dc_token_ring_fifo_dout |         50 |         50 |       0 |    0 |    24 |      0 |      0 |            0 |
|                 empty_synch                                                   |                                                               dc_synchronizer__parameterized0 |          4 |          4 |       0 |    0 |    16 |      0 |      0 |            0 |
|                 read_tr                                                       |                                                                 dc_token_ring__parameterized0 |         46 |         46 |       0 |    0 |     8 |      0 |      0 |            0 |
|             u_rxreg                                                           |                                                                                  spi_slave_rx |         44 |         44 |       0 |    0 |    49 |      0 |      0 |            0 |
|             u_slave_sm                                                        |                                                                          spi_slave_controller |        109 |        109 |       0 |    0 |   114 |      0 |      0 |            0 |
|               (u_slave_sm)                                                    |                                                                          spi_slave_controller |         25 |         25 |       0 |    0 |    82 |      0 |      0 |            0 |
|               u_spiregs                                                       |                                                                                spi_slave_regs |         84 |         84 |       0 |    0 |    32 |      0 |      0 |            0 |
|             u_syncro                                                          |                                                                              spi_slave_syncro |         34 |         34 |       0 |    0 |     7 |      0 |      0 |            0 |
|             u_txreg                                                           |                                                                                  spi_slave_tx |         10 |         10 |       0 |    0 |    43 |      0 |      0 |            0 |
|         periph_bus_i                                                          |                                                                               periph_bus_wrap |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|           apb_node_wrap_i                                                     |                                                                                 apb_node_wrap |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|             apb_node_i                                                        |                                                                                      apb_node |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
+-------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+


