#ifndef TILE_SLAVE_UTILS_H
#define TILE_SLAVE_UTILS_H

#define MTIME_ADDR          0xA0000000
#define MTIMEH_ADDR         0xA0000004
#define MTIMECMP_ADDR       0xA0000008
#define MTIMECMPH_ADDR      0xA000000C
#define MTIMEDIV_ADDR       0xA0000010
#define TRAP_BASE_ADDR      0xABC00000
#define RESET_ADDR          0x80000000

#define RAVENOC_BASE_ADDR   0xA0000000
#define VERILATOR_PRINT     0xB0000000

#define RAVENOC_WR_BUFFER   (RAVENOC_BASE_ADDR + 0x1000)
#define RAVENOC_RD_BUFFER   (RAVENOC_BASE_ADDR + 0x2000)
#define RAVENOC_CSR_BASE    (RAVENOC_BASE_ADDR + 0x3000)

#define RAVENOC_CSR_VERS    (RAVENOC_CSR_BASE + 0x00)
#define RAVENOC_CSR_ROW     (RAVENOC_CSR_BASE + 0x04)
#define RAVENOC_CSR_COL     (RAVENOC_CSR_BASE + 0x08)

#endif
