0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/mehgul/LabVivado/Lab9_student/ALU.v,1684943490,verilog,,C:/Users/mehgul/LabVivado/Lab9_student/reg_half_synthmodel.v,,ALU,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/ControlUnit.v,1643056060,verilog,,C:/Users/mehgul/LabVivado/Lab9_student/RegisterFile.v,,ControlUnit,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/DataMemory.v,1643056060,verilog,,C:/Users/mehgul/LabVivado/Lab9_student/InstructionMemory.v,,DataMemory,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/InstructionMemory.v,1643056060,verilog,,C:/Users/mehgul/LabVivado/Lab9_student/MIPS.v,,InstructionMemory,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/MIPS.v,1684943614,verilog,,C:/Users/mehgul/LabVivado/Lab9_student/ControlUnit.v,,MIPS,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/MIPS_test.v,1684943657,verilog,,,,MIPS_test,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/RegisterFile.v,1643056060,verilog,,C:/Users/mehgul/LabVivado/Lab9_student/ALU.v,,RegisterFile,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/lab_9.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/mehgul/LabVivado/Lab9_student/reg_half_synthmodel.v,1643056060,verilog,,C:/Users/mehgul/LabVivado/Lab9_student/MIPS_test.v,,reg_half;reg_half_dist_mem_gen_v4_1_xst_1,,,,,,,,
