{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g.v@100:191@HdlStmIf", "    end\nend\n\ngenerate\n\nif (DATA_WIDTH == 64) begin\n\naxis_xgmii_rx_64\naxis_xgmii_rx_inst (\n    .clk(rx_clk),\n    .rst(rx_rst),\n    .xgmii_rxd(xgmii_rxd),\n    .xgmii_rxc(xgmii_rxc),\n    .m_axis_tdata(rx_axis_tdata),\n    .m_axis_tkeep(rx_axis_tkeep),\n    .m_axis_tvalid(rx_axis_tvalid),\n    .m_axis_tlast(rx_axis_tlast),\n    .m_axis_tuser(rx_axis_tuser),\n    .start_packet_0(rx_start_packet_0),\n    .start_packet_4(rx_start_packet_4),\n    .error_bad_frame(rx_error_bad_frame),\n    .error_bad_fcs(rx_error_bad_fcs)\n);\n\naxis_xgmii_tx_64 #(\n    .ENABLE_PADDING(ENABLE_PADDING),\n    .ENABLE_DIC(ENABLE_DIC),\n    .MIN_FRAME_LENGTH(MIN_FRAME_LENGTH)\n)\naxis_xgmii_tx_inst (\n    .clk(tx_clk),\n    .rst(tx_rst),\n    .s_axis_tdata(tx_axis_tdata),\n    .s_axis_tkeep(tx_axis_tkeep),\n    .s_axis_tvalid(tx_axis_tvalid),\n    .s_axis_tready(tx_axis_tready),\n    .s_axis_tlast(tx_axis_tlast),\n    .s_axis_tuser(tx_axis_tuser),\n    .xgmii_txd(xgmii_txd),\n    .xgmii_txc(xgmii_txc),\n    .ifg_delay(ifg_delay),\n    .start_packet_0(tx_start_packet_0),\n    .start_packet_4(tx_start_packet_4)\n);\n\nend else begin\n\naxis_xgmii_rx_32\naxis_xgmii_rx_inst (\n    .clk(rx_clk),\n    .rst(rx_rst),\n    .xgmii_rxd(xgmii_rxd),\n    .xgmii_rxc(xgmii_rxc),\n    .m_axis_tdata(rx_axis_tdata),\n    .m_axis_tkeep(rx_axis_tkeep),\n    .m_axis_tvalid(rx_axis_tvalid),\n    .m_axis_tlast(rx_axis_tlast),\n    .m_axis_tuser(rx_axis_tuser),\n    .start_packet(rx_start_packet_0),\n    .error_bad_frame(rx_error_bad_frame),\n    .error_bad_fcs(rx_error_bad_fcs)\n);\n\nassign tx_start_packet_4 = 1'b0;\n\naxis_xgmii_tx_32 #(\n    .ENABLE_PADDING(ENABLE_PADDING),\n    .ENABLE_DIC(ENABLE_DIC),\n    .MIN_FRAME_LENGTH(MIN_FRAME_LENGTH)\n)\naxis_xgmii_tx_inst (\n    .clk(tx_clk),\n    .rst(tx_rst),\n    .s_axis_tdata(tx_axis_tdata),\n    .s_axis_tkeep(tx_axis_tkeep),\n    .s_axis_tvalid(tx_axis_tvalid),\n    .s_axis_tready(tx_axis_tready),\n    .s_axis_tlast(tx_axis_tlast),\n    .s_axis_tuser(tx_axis_tuser),\n    .xgmii_txd(xgmii_txd),\n    .xgmii_txc(xgmii_txc),\n    .ifg_delay(ifg_delay),\n    .start_packet(tx_start_packet_0)\n);\n\nassign rx_start_packet_4 = 1'b0;\n\nend\n\nendgenerate\n\nendmodule\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[142, "    .start_packet_4(tx_start_packet_4)\n"]], "Add": [[142, "    .start_packet_4(tx_start_packet_4),\n"], [142, "    .error_underflow(tx_error_underflow)\n"]]}}