// Seed: 361125615
`timescale 1ps / 1 ps
module module_0 (
    input logic id_0,
    output logic id_1,
    output id_2,
    input logic id_3
);
  assign id_2 = 1;
  logic id_4 = 1'h0;
  assign #id_5 id_4 = (1) ? 1'd0 : 1'h0;
endmodule
