{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1443873819744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1443873819745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 03 20:03:39 2015 " "Processing started: Sat Oct 03 20:03:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1443873819745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1443873819745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map TEST_FIFO -c TEST_FIFO_qsim --generate_functional_sim_netlist " "Command: quartus_map TEST_FIFO -c TEST_FIFO_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1443873819745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1443873820198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifo " "Found entity 1: test_fifo" {  } { { "test_fifo.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_counter.v 2 2 " "Found 2 design units, including 2 entities, in source file fifo_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_counter " "Found entity 1: fifo_counter" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820284 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo_counter_d " "Found entity 2: fifo_counter_d" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_fifo_d.v 1 1 " "Found 1 design units, including 1 entities, in source file test_fifo_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_fifo_d " "Found entity 1: test_fifo_d" {  } { { "test_fifo_d.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_run fifo_counter.v(7) " "Verilog HDL Implicit Net warning at fifo_counter.v(7): created implicit net for \"clk_run\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443873820289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wclk_out fifo_counter.v(8) " "Verilog HDL Implicit Net warning at fifo_counter.v(8): created implicit net for \"wclk_out\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443873820289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rclk_out fifo_counter.v(9) " "Verilog HDL Implicit Net warning at fifo_counter.v(9): created implicit net for \"rclk_out\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443873820289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_run fifo_counter.v(50) " "Verilog HDL Implicit Net warning at fifo_counter.v(50): created implicit net for \"clk_run\"" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443873820290 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fifo_counter.v(19) " "Verilog HDL Instantiation warning at fifo_counter.v(19): instance has no name" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443873820290 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "fifo_counter.v(66) " "Verilog HDL Instantiation warning at fifo_counter.v(66): instance has no name" {  } { { "fifo_counter.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/fifo_counter.v" 66 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1443873820291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_fifo_d " "Elaborating entity \"test_fifo_d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1443873820341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"dcfifo:dcfifo_component\"" {  } { { "test_fifo_d.v" "dcfifo_component" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820499 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"dcfifo:dcfifo_component\"" {  } { { "test_fifo_d.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1443873820517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dcfifo:dcfifo_component " "Instantiated megafunction \"dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820518 ""}  } { { "test_fifo_d.v" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/test_fifo_d.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1443873820518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f9g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f9g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f9g1 " "Found entity 1: dcfifo_f9g1" {  } { { "db/dcfifo_f9g1.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f9g1 dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated " "Elaborating entity \"dcfifo_f9g1\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "g:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_hfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_hfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_hfb " "Found entity 1: a_gray2bin_hfb" {  } { { "db/a_gray2bin_hfb.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/a_gray2bin_hfb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_hfb dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|a_gray2bin_hfb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_hfb\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|a_gray2bin_hfb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_f9g1.tdf" "wrptr_g_gray2bin" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_em6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_em6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_em6 " "Found entity 1: a_graycounter_em6" {  } { { "db/a_graycounter_em6.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/a_graycounter_em6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_em6 dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|a_graycounter_em6:rdptr_g1p " "Elaborating entity \"a_graycounter_em6\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|a_graycounter_em6:rdptr_g1p\"" {  } { { "db/dcfifo_f9g1.tdf" "rdptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_a4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_a4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_a4c " "Found entity 1: a_graycounter_a4c" {  } { { "db/a_graycounter_a4c.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/a_graycounter_a4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873820953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873820953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_a4c dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|a_graycounter_a4c:wrptr_g1p " "Elaborating entity \"a_graycounter_a4c\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|a_graycounter_a4c:wrptr_g1p\"" {  } { { "db/dcfifo_f9g1.tdf" "wrptr_g1p" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873820956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr01 " "Found entity 1: altsyncram_pr01" {  } { { "db/altsyncram_pr01.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/altsyncram_pr01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873821074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873821074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr01 dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|altsyncram_pr01:fifo_ram " "Elaborating entity \"altsyncram_pr01\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|altsyncram_pr01:fifo_ram\"" {  } { { "db/dcfifo_f9g1.tdf" "fifo_ram" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873821076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_n6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_n6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_n6d " "Found entity 1: alt_synch_pipe_n6d" {  } { { "db/alt_synch_pipe_n6d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_n6d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873821113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873821113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_n6d dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_n6d:rs_dgwp " "Elaborating entity \"alt_synch_pipe_n6d\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_n6d:rs_dgwp\"" {  } { { "db/dcfifo_f9g1.tdf" "rs_dgwp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873821116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_mv8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_mv8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_mv8 " "Found entity 1: dffpipe_mv8" {  } { { "db/dffpipe_mv8.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dffpipe_mv8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873821135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873821135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_mv8 dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_n6d:rs_dgwp\|dffpipe_mv8:dffpipe5 " "Elaborating entity \"dffpipe_mv8\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_n6d:rs_dgwp\|dffpipe_mv8:dffpipe5\"" {  } { { "db/alt_synch_pipe_n6d.tdf" "dffpipe5" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_n6d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873821137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873821162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873821162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|dffpipe_tu8:ws_brp " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|dffpipe_tu8:ws_brp\"" {  } { { "db/dcfifo_f9g1.tdf" "ws_brp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873821166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_o6d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_o6d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_o6d " "Found entity 1: alt_synch_pipe_o6d" {  } { { "db/alt_synch_pipe_o6d.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_o6d.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873821188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873821188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_o6d dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_o6d:ws_dgrp " "Elaborating entity \"alt_synch_pipe_o6d\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_o6d:ws_dgrp\"" {  } { { "db/dcfifo_f9g1.tdf" "ws_dgrp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873821190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_nv8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_nv8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_nv8 " "Found entity 1: dffpipe_nv8" {  } { { "db/dffpipe_nv8.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dffpipe_nv8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873821212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873821212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_nv8 dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_o6d:ws_dgrp\|dffpipe_nv8:dffpipe8 " "Elaborating entity \"dffpipe_nv8\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|alt_synch_pipe_o6d:ws_dgrp\|dffpipe_nv8:dffpipe8\"" {  } { { "db/alt_synch_pipe_o6d.tdf" "dffpipe8" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/alt_synch_pipe_o6d.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873821216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_256.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_256.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_256 " "Found entity 1: cmpr_256" {  } { { "db/cmpr_256.tdf" "" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/cmpr_256.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1443873821332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1443873821332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_256 dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|cmpr_256:rdempty_eq_comp " "Elaborating entity \"cmpr_256\" for hierarchy \"dcfifo:dcfifo_component\|dcfifo_f9g1:auto_generated\|cmpr_256:rdempty_eq_comp\"" {  } { { "db/dcfifo_f9g1.tdf" "rdempty_eq_comp" { Text "E:/WORKSPACE/WIFI_OSC/FPGA/TEST_FIFO/db/dcfifo_f9g1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1443873821334 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "463 " "Peak virtual memory: 463 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443873821502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 03 20:03:41 2015 " "Processing ended: Sat Oct 03 20:03:41 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443873821502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443873821502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443873821502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1443873821502 ""}
