design_1_jicun_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_jicun_0_0/sim/design_1_jicun_0_0.v,
design_1_erxuanyi_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_erxuanyi_0_0/sim/design_1_erxuanyi_0_0.v,
design_1_huofei_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_huofei_0_0/sim/design_1_huofei_0_0.v,
design_1_jishu_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_jishu_0_0/sim/design_1_jishu_0_0.v,
design_1_da_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_da_0_0/sim/design_1_da_0_0.v,
design_1_huofei_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_huofei_0_1/sim/design_1_huofei_0_1.v,
design_1_da_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_da_0_1/sim/design_1_da_0_1.v,
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,
design_1_jishi_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_jishi_0_0/sim/design_1_jishi_0_0.v,
design_1_bijiao_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_bijiao_0_0/sim/design_1_bijiao_0_0.v,
design_1_check_g_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_check_g_0_0/sim/design_1_check_g_0_0.v,
design_1_check_r_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_check_r_0_0/sim/design_1_check_r_0_0.v,
design_1_pianxuan1_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pianxuan1_0_0/sim/design_1_pianxuan1_0_0.v,
design_1_pianxuan2_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_pianxuan2_0_0/sim/design_1_pianxuan2_0_0.v,
design_1_led_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_led_0_0/sim/design_1_led_0_0.v,
design_1_mima_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_mima_0_0/sim/design_1_mima_0_0.v,
design_1_jishum_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_jishum_0_0/sim/design_1_jishum_0_0.v,
design_1_xiaodou_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xiaodou_0_0/sim/design_1_xiaodou_0_0.v,
design_1_xiaodou_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xiaodou_0_1/sim/design_1_xiaodou_0_1.v,
design_1_xiaodou_0_2.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xiaodou_0_2/sim/design_1_xiaodou_0_2.v,
design_1_xiaodou_2_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xiaodou_2_0/sim/design_1_xiaodou_2_0.v,
design_1_xiaodou_2_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xiaodou_2_1/sim/design_1_xiaodou_2_1.v,
design_1_xiaodou_4_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xiaodou_4_0/sim/design_1_xiaodou_4_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
