INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sources_1/new/One_Bit_Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.srcs/sim_1/new/1_Bit_Full_Adder_TB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Desktop/Digital Synthesis Labs/LAb 01/1_Bit_Full_Adder/1_Bit_Full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
