

================================================================
== Vivado HLS Report for 'fir_fixed'
================================================================
* Date:           Tue Dec 31 19:49:37 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project_process
* Solution:       pipeline
* Product family: zynq
* Target device:  xc7z007s-clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  404|  404|  404|  404|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- SHIFT   |  200|  200|         2|          2|          2|   100|    yes   |
        |- MAC     |  200|  200|         3|          2|          2|   100|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|     54|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        1|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    143|    -|
|Register         |        -|      -|    100|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        1|      1|    100|    197|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     66|  28800|  14400|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        1|      1|   ~0  |      1|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_fixed_mac_mulbkb_U1  |fir_fixed_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |      Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |regs_V_U  |fir_fixed_regs_V  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                  |        1|  0|   0|    0|   100|   16|     1|         1600|
    +----------+------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |grp_fu_167_p2        |     +    |      0|  0|  15|           8|           2|
    |i_1_fu_204_p2        |     +    |      0|  0|  15|           7|           1|
    |icmp_ln14_fu_198_p2  |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln9_fu_182_p2   |   icmp   |      0|  0|  11|           8|           1|
    |ap_enable_pp1        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  54|          31|          12|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  41|          8|    1|          8|
    |ap_enable_reg_pp1_iter1        |   9|          2|    1|          2|
    |ap_phi_mux_i1_0_phi_fu_160_p4  |   9|          2|    7|         14|
    |grp_fu_167_p0                  |  15|          3|    8|         24|
    |i1_0_reg_156                   |   9|          2|    7|         14|
    |i_0_reg_131                    |   9|          2|    8|         16|
    |p_Val2_s_reg_143               |   9|          2|   17|         34|
    |regs_V_address0                |  27|          5|    7|         35|
    |regs_V_d0                      |  15|          3|   16|         48|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 143|         29|   72|        195|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   7|   0|    7|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |h_V_load_reg_289         |  16|   0|   16|          0|
    |i1_0_reg_156             |   7|   0|    7|          0|
    |i_0_reg_131              |   8|   0|    8|          0|
    |i_1_reg_274              |   7|   0|    7|          0|
    |icmp_ln14_reg_270        |   1|   0|    1|          0|
    |icmp_ln9_reg_256         |   1|   0|    1|          0|
    |lhs_V_reg_299            |  17|   0|   32|         15|
    |p_Val2_s_reg_143         |  17|   0|   17|          0|
    |regs_V_load_1_reg_294    |  16|   0|   16|          0|
    |tmp_2_reg_252            |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 100|   0|  115|         15|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   fir_fixed  | return value |
|x_V           |  in |   16|   ap_none  |      x_V     |    scalar    |
|h_V_address0  | out |    7|  ap_memory |      h_V     |     array    |
|h_V_ce0       | out |    1|  ap_memory |      h_V     |     array    |
|h_V_q0        |  in |   16|  ap_memory |      h_V     |     array    |
|y_V           | out |   17|   ap_vld   |      y_V     |    pointer   |
|y_V_ap_vld    | out |    1|   ap_vld   |      y_V     |    pointer   |
+--------------+-----+-----+------------+--------------+--------------+

