#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

// 格式化外部的寄存器和读写接口
#define R(i) gpr(i)
#define CSR(i) csr(i)
#define Mr vaddr_read
#define Mw vaddr_write

// 指令种类类型
enum {
  TYPE_I, TYPE_U, TYPE_S, TYPE_J, TYPE_R, TYPE_B,
  TYPE_N, // none
};

// 将译码结果写入相应操作数中，源寄存器rs1,rs2,目的寄存器rd，“寄存器的值或者编号“
#define src1R(n) do { *src1 = R(n); } while (0)
#define src2R(n) do { *src2 = R(n); } while (0)
#define destR(n) do { *dest = n; } while (0)
#define src1I(i) do { *src1 = i; } while (0)
#define src2I(i) do { *src2 = i; } while (0)
#define destI(i) do { *dest = i; } while (0)

// 定义有符号数与无符号数的宏
#define S32(i) ((int32_t)i)
#define S64(i) ((int64_t)i)
#define U32(i) ((uint32_t)i)
#define U64(i) ((uint64_t)i)

// 指令立即数的提取“SEXT 符号拓展”
static word_t immI(uint32_t i) { return SEXT(BITS(i, 31, 20), 12); }
static word_t immU(uint32_t i) { return SEXT(BITS(i, 31, 12), 20) << 12; }
static word_t immS(uint32_t i) { return (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); }
static word_t immJ(uint32_t i) { return (SEXT(BITS(i, 31, 31), 1) <<20) | BITS(i, 19, 12) <<12 | BITS(i, 20, 20) << 11 | BITS(i, 30, 21) << 1; }
static word_t immB(uint32_t i) { return (SEXT(BITS(i, 31, 31), 1) << 12) | (BITS(i, 7, 7) << 11) | (BITS(i, 30, 25) << 5) | (BITS(i, 11, 8) << 1); }

// 通过指令的种类获取其相应的操作数的值
static void decode_operand(Decode *s, word_t *dest, word_t *src1, word_t *src2, int type) {
  // 位抽取与获得指令
  uint32_t i = s->isa.inst.val;
  int rd  = BITS(i, 11, 7);
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
  destR(rd);
  // 前面获取基本译码，通过指令类型获取精确覆盖
  switch (type) {
    case TYPE_I:                 src1R(rs1);    src2I(immI(i)); break;
    case TYPE_R:                 src1R(rs1);    src2R(rs2);     break;
    case TYPE_U:                 src1I(immU(i));                break;
    case TYPE_S: destI(immS(i)); src1R(rs1);    src2R(rs2);     break;
    case TYPE_J:                 src1I(immJ(i));                break;
    case TYPE_B: destI(immB(i)); src1R(rs1);    src2R(rs2);     break;
  }
}
/*
SLLIW、SRLIW、SRAIW是RV64I仅有的指令，与其定义相类似，但是它们对32位数值进
行操作，并产生有符号的32位结果。如果imm[5]≠0，SLLIW、SRLIW、SRAIW指令将会产生
一个异常。
*/
// 通过宏的处理使得译码被优化为下面这样，解码并执行一条指令
static int decode_exec(Decode *s) {
  word_t dest = 0, src1 = 0, src2 = 0;
  s->dnpc = s->snpc;

#define INSTPAT_INST(s) ((s)->isa.inst.val)
#define INSTPAT_MATCH(s, name, type, ... /* body */ ) { \
  decode_operand(s, &dest, &src1, &src2, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add   , R, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi  , I, R(dest) = src1 + src2);
  INSTPAT("??????? ????? ????? 000 ????? 00110 11", addiw , I, R(dest) = SEXT(BITS(src1 + src2, 31, 0), 32));
  INSTPAT("0000000 ????? ????? 000 ????? 01110 11", addw  , R, R(dest) = SEXT(BITS(src1 + src2, 31, 0), 32));
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and   , R, R(dest) = src1 & src2);
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi  , I, R(dest) = src1 & src2);
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc , U, R(dest) = src1 + s->pc);
  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq   , B, if (src1 == src2) s->dnpc = s->pc + dest);
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge   , B, if (S64(src1) >= S64(src2)) s->dnpc = s->pc + dest);
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu  , B, if (U64(src1) >= U64(src2)) s->dnpc = s->pc + dest);
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt   , B, if (S64(src1) <  S64(src2)) s->dnpc = s->pc + dest);
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu  , B, if (U64(src1) <  U64(src2)) s->dnpc = s->pc + dest);
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne   , B, if (src1 != src2) s->dnpc = s->pc + dest);
  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div   , R, R(dest) = S64(src1) / S64(src2));
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu  , R, R(dest) = U64(src1) / U64(src2));
  INSTPAT("0000001 ????? ????? 101 ????? 01110 11", divuw , R, R(dest) = SEXT(U32(BITS(src1, 31, 0)) / U32(BITS(src2, 31, 0)), 32));
  INSTPAT("0000001 ????? ????? 100 ????? 01110 11", divw  , R, R(dest) = SEXT(S32(BITS(src1, 31, 0)) / S32(BITS(src2, 31, 0)), 32));
  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal   , J, R(dest) = s->pc + 4; s->dnpc = s->pc + src1);
  INSTPAT("??????? ????? ????? 000 ????? 11001 11", jalr  , I, R(dest) = s->pc + 4; s->dnpc = ((src1 + src2) & (~U64(1))));
  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb    , I, R(dest) = SEXT(Mr(src1 + src2, 1), 8));
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu   , I, R(dest) = Mr(src1 + src2, 1));
  INSTPAT("??????? ????? ????? 011 ????? 00000 11", ld    , I, R(dest) = Mr(src1 + src2, 8));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh    , I, R(dest) = SEXT(Mr(src1 + src2, 2), 16));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu   , I, R(dest) = Mr(src1 + src2, 2));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw    , I, R(dest) = SEXT(Mr(src1 + src2, 4), 32));
  INSTPAT("??????? ????? ????? 110 ????? 00000 11", lwu   , I, R(dest) = Mr(src1 + src2, 4));
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui   , U, R(dest) = src1);
  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul   , R, R(dest) = src1 * src2);
  INSTPAT("0000001 ????? ????? 000 ????? 01110 11", mulw  , R, R(dest) = SEXT(BITS(src1 * src2, 31, 0), 32));
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or    , R, R(dest) = src1 | src2);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori   , I, R(dest) = src1 | src2);
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem   , R, R(dest) = S64(src1) % S64(src2));
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu  , R, R(dest) = U64(src1) % U64(src2));
  INSTPAT("0000001 ????? ????? 111 ????? 01110 11", remuw , R, R(dest) = SEXT(U32(BITS(src1, 31, 0)) % U32(BITS(src2, 31, 0)), 32));
  INSTPAT("0000001 ????? ????? 110 ????? 01110 11", remw  , R, R(dest) = SEXT(S32(BITS(src1, 31, 0)) % S32(BITS(src2, 31, 0)), 32));
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb    , S, Mw(src1 + dest, 1, BITS(src2, 7, 0)));
  INSTPAT("??????? ????? ????? 011 ????? 01000 11", sd    , S, Mw(src1 + dest, 8, src2));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh    , S, Mw(src1 + dest, 2, BITS(src2, 15, 0)));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw    , S, Mw(src1 + dest, 4, BITS(src2, 31, 0)));
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll   , R, R(dest) = src1 << src2);
  INSTPAT("000000? ????? ????? 001 ????? 00100 11", slli  , I, R(dest) = src1 << src2);
  INSTPAT("000000? ????? ????? 001 ????? 00110 11", slliw , I, R(dest) = SEXT(BITS(src1 << src2, 31, 0), 32));//slliw的imm[5]为0执行
  INSTPAT("0000000 ????? ????? 001 ????? 01110 11", sllw  , R, R(dest) = SEXT(BITS(src1 << BITS(src2, 4, 0), 31, 0), 32));
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt   , R, R(dest) = S64(src1) < S64(src2));
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti  , I, R(dest) = S64(src1) < S64(src2));
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu , I, R(dest) = U64(src1) < U64(src2));
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu  , R, R(dest) = U64(src1) < U64(src2));
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra   , R, R(dest) = S64(src1) >> src2);
  INSTPAT("010000? ????? ????? 101 ????? 00100 11", srai  , I, R(dest) = S64(src1) >> src2);
  INSTPAT("010000? ????? ????? 101 ????? 00110 11", sraiw , I, R(dest) = SEXT(S32(BITS(src1, 31, 0)) >> src2, 32));
  INSTPAT("0100000 ????? ????? 101 ????? 01110 11", sraw  , R, R(dest) = SEXT(S32(BITS(src1, 31, 0)) >> BITS(src2, 4, 0), 32));
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl   , R, R(dest) = U64(src1) >> src2);
  INSTPAT("000000? ????? ????? 101 ????? 00100 11", srli  , I, R(dest) = U64(src1) >> src2);
  INSTPAT("000000? ????? ????? 101 ????? 00110 11", srliw , I, R(dest) = SEXT(U32(BITS(src1, 31, 0)) >> src2, 32));
  INSTPAT("0000000 ????? ????? 101 ????? 01110 11", srlw  , R, R(dest) = SEXT(U32(BITS(src1, 31, 0)) >> BITS(src2, 4, 0), 32));
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub   , R, R(dest) = src1 - src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01110 11", subw  , R, R(dest) = SEXT(BITS(src1 - src2, 31, 0), 32));
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor   , R, R(dest) = src1 ^ src2);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori  , I, R(dest) = src1 ^ src2);

  INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw , I, word_t tmp = CSR(BITS(src2,11,0)); CSR(BITS(src2,11,0)) = src1; R(dest) = tmp);//设置mtvec异常入口地址
  INSTPAT("0000000 00000 00000 000 00000 11100 11", ecall , I, s->dnpc = isa_raise_intr(0xb, s->pc)); //mcause
  INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrs , I, R(dest) = CSR(BITS(src2,11,0)); CSR(BITS(src2,11,0)) = tmp | src1;  );
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret  , I, s->dnpc = CSR(0x341));//mepc

  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , N, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

// 取指令，返回指令结构体状态
int isa_exec_once(Decode *s) {
  s->isa.inst.val = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}
