//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-34431801
// Cuda compilation tools, release 12.6, V12.6.20
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj
// _ZZ36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjjE7this_At has been demoted

.visible .entry _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj(
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_0,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_1,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_2,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_3,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_4,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_5,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_6,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_7,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_8,
	.param .u64 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_9,
	.param .u8 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_10,
	.param .u32 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_11,
	.param .u32 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_12,
	.param .u32 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_13,
	.param .u32 _Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_14
)
{
	.reg .pred 	%p<42>;
	.reg .b16 	%rs<22>;
	.reg .b32 	%r<224>;
	.reg .f64 	%fd<329>;
	.reg .b64 	%rd<126>;
	// demoted variable
	.shared .align 16 .b8 _ZZ36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjjE7this_At[512];

	ld.param.s8 	%rs1, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_10];
	ld.param.u64 	%rd47, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_0];
	ld.param.u64 	%rd48, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_1];
	ld.param.u64 	%rd49, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_2];
	ld.param.u64 	%rd50, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_3];
	ld.param.u64 	%rd53, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_4];
	ld.param.u64 	%rd54, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_5];
	ld.param.u64 	%rd55, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_6];
	ld.param.u64 	%rd56, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_7];
	ld.param.u64 	%rd51, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_8];
	ld.param.u64 	%rd52, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_9];
	ld.param.u32 	%r60, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_11];
	ld.param.u32 	%r61, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_12];
	ld.param.u32 	%r62, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_13];
	ld.param.u32 	%r63, [_Z36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjj_param_14];
	cvta.to.global.u64 	%rd1, %rd54;
	cvta.to.global.u64 	%rd2, %rd53;
	cvta.to.global.u64 	%rd3, %rd55;
	cvta.to.global.u64 	%rd121, %rd56;
	mov.u32 	%r1, %tid.x;
	div.u32 	%r2, %r1, %r62;
	mul.lo.s32 	%r64, %r2, %r62;
	sub.s32 	%r3, %r1, %r64;
	mov.u32 	%r4, %ctaid.x;
	div.u32 	%r5, %r4, %r63;
	div.u32 	%r6, %r5, %r60;
	mul.lo.s32 	%r7, %r61, %r60;
	mul.lo.s32 	%r8, %r7, %r62;
	setp.ge.u32 	%p1, %r1, %r62;
	shl.b32 	%r65, %r3, 4;
	mov.u32 	%r66, _ZZ36GMMNLSE_nonlinear_sum_MMGaussianGainP7double2S0_S0_PKS_S2_PKdS4_PKhPKjS8_bjjjjE7this_At;
	add.s32 	%r9, %r66, %r65;
	@%p1 bra 	$L__BB0_2;

	cvta.to.global.u64 	%rd57, %rd50;
	mad.lo.s32 	%r67, %r3, %r7, %r5;
	mul.wide.u32 	%rd58, %r67, 16;
	add.s64 	%rd59, %rd57, %rd58;
	ld.global.v4.u32 	{%r68, %r69, %r70, %r71}, [%rd59];
	st.shared.v4.u32 	[%r9], {%r68, %r69, %r70, %r71};

$L__BB0_2:
	bar.sync 	0;
	cvta.to.global.u64 	%rd60, %rd51;
	mul.wide.u32 	%rd61, %r1, 4;
	add.s64 	%rd62, %rd60, %rd61;
	ld.global.u32 	%r10, [%rd62];
	cvta.to.global.u64 	%rd63, %rd52;
	add.s64 	%rd64, %rd63, %rd61;
	ld.global.u32 	%r11, [%rd64];
	mul.lo.s32 	%r77, %r5, %r63;
	sub.s32 	%r76, %r4, %r77;
	setp.eq.s32 	%p2, %r76, 0;
	@%p2 bra 	$L__BB0_38;

	setp.eq.s32 	%p3, %r76, 1;
	@%p3 bra 	$L__BB0_29;

	setp.ne.s32 	%p4, %r76, 2;
	@%p4 bra 	$L__BB0_47;

	setp.eq.s32 	%p5, %r10, 0;
	mul.lo.s32 	%r78, %r6, %r60;
	setp.ne.s32 	%p6, %r5, %r78;
	or.pred  	%p7, %p6, %p5;
	@%p7 bra 	$L__BB0_47;

	add.s32 	%r213, %r10, -1;
	add.s32 	%r13, %r11, -1;
	setp.ge.u32 	%p8, %r213, %r13;
	mov.f64 	%fd312, 0d0000000000000000;
	mov.f64 	%fd313, %fd312;
	@%p8 bra 	$L__BB0_28;

	sub.s32 	%r79, %r11, %r10;
	and.b32  	%r212, %r79, 3;
	setp.eq.s32 	%p9, %r212, 0;
	mov.f64 	%fd313, 0d0000000000000000;
	mov.f64 	%fd312, %fd313;
	@%p9 bra 	$L__BB0_13;

	mul.wide.s32 	%rd65, %r213, 8;
	add.s64 	%rd115, %rd3, %rd65;
	shl.b32 	%r80, %r10, 2;
	add.s32 	%r81, %r80, -2;
	cvt.s64.s32 	%rd66, %r81;
	add.s64 	%rd114, %rd121, %rd66;
	mov.f64 	%fd313, 0d0000000000000000;

$L__BB0_9:
	.pragma "nounroll";
	ld.global.u8 	%r82, [%rd114];
	add.s32 	%r83, %r82, -1;
	ld.global.u8 	%r84, [%rd114+1];
	add.s32 	%r85, %r84, -1;
	setp.eq.s32 	%p10, %r82, %r84;
	ld.global.f64 	%fd3, [%rd115];
	mul.lo.s32 	%r17, %r83, %r61;
	add.s32 	%r18, %r17, %r6;
	mul.lo.s32 	%r19, %r85, %r61;
	mad.lo.s32 	%r86, %r19, %r62, %r18;
	mul.wide.u32 	%rd67, %r86, 16;
	add.s64 	%rd9, %rd2, %rd67;
	ld.global.f64 	%fd296, [%rd9];
	@%p10 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;

$L__BB0_11:
	mad.lo.s32 	%r89, %r17, %r62, %r18;
	mul.wide.u32 	%rd70, %r89, 16;
	add.s64 	%rd71, %rd2, %rd70;
	ld.global.f64 	%fd297, [%rd71+8];
	bra.uni 	$L__BB0_12;

$L__BB0_10:
	add.s32 	%r87, %r19, %r6;
	mad.lo.s32 	%r88, %r17, %r62, %r87;
	mul.wide.u32 	%rd68, %r88, 16;
	add.s64 	%rd69, %rd2, %rd68;
	ld.global.v2.f64 	{%fd86, %fd87}, [%rd69];
	add.f64 	%fd296, %fd296, %fd86;
	ld.global.f64 	%fd90, [%rd9+8];
	add.f64 	%fd297, %fd90, %fd87;

$L__BB0_12:
	fma.rn.f64 	%fd313, %fd3, %fd296, %fd313;
	fma.rn.f64 	%fd312, %fd297, %fd3, %fd312;
	add.s32 	%r213, %r213, 1;
	add.s64 	%rd115, %rd115, 8;
	add.s64 	%rd114, %rd114, 4;
	add.s32 	%r212, %r212, -1;
	setp.ne.s32 	%p11, %r212, 0;
	@%p11 bra 	$L__BB0_9;

$L__BB0_13:
	not.b32 	%r90, %r10;
	add.s32 	%r91, %r11, %r90;
	setp.lt.u32 	%p12, %r91, 3;
	@%p12 bra 	$L__BB0_28;

	shl.b32 	%r92, %r213, 2;
	add.s32 	%r214, %r92, 15;
	or.b32  	%r93, %r92, 2;
	cvt.s64.s32 	%rd72, %r93;
	add.s64 	%rd116, %rd121, %rd72;
	mul.wide.s32 	%rd73, %r213, 8;
	add.s64 	%rd117, %rd3, %rd73;

$L__BB0_15:
	ld.global.u8 	%r94, [%rd116];
	add.s32 	%r95, %r94, -1;
	ld.global.u8 	%r96, [%rd116+1];
	add.s32 	%r97, %r96, -1;
	setp.eq.s32 	%p13, %r94, %r96;
	ld.global.f64 	%fd18, [%rd117];
	mul.lo.s32 	%r26, %r95, %r61;
	add.s32 	%r27, %r26, %r6;
	mul.lo.s32 	%r28, %r97, %r61;
	mad.lo.s32 	%r98, %r28, %r62, %r27;
	mul.wide.u32 	%rd74, %r98, 16;
	add.s64 	%rd16, %rd2, %rd74;
	ld.global.f64 	%fd304, [%rd16];
	@%p13 bra 	$L__BB0_17;
	bra.uni 	$L__BB0_16;

$L__BB0_17:
	mad.lo.s32 	%r101, %r26, %r62, %r27;
	mul.wide.u32 	%rd77, %r101, 16;
	add.s64 	%rd78, %rd2, %rd77;
	ld.global.f64 	%fd305, [%rd78+8];
	bra.uni 	$L__BB0_18;

$L__BB0_16:
	add.s32 	%r99, %r28, %r6;
	mad.lo.s32 	%r100, %r26, %r62, %r99;
	mul.wide.u32 	%rd75, %r100, 16;
	add.s64 	%rd76, %rd2, %rd75;
	ld.global.v2.f64 	{%fd91, %fd92}, [%rd76];
	add.f64 	%fd304, %fd304, %fd91;
	ld.global.f64 	%fd95, [%rd16+8];
	add.f64 	%fd305, %fd95, %fd92;

$L__BB0_18:
	fma.rn.f64 	%fd25, %fd18, %fd304, %fd313;
	fma.rn.f64 	%fd26, %fd305, %fd18, %fd312;
	add.s32 	%r102, %r214, -9;
	cvt.s64.s32 	%rd79, %r102;
	add.s64 	%rd17, %rd121, %rd79;
	ld.global.u8 	%r103, [%rd17];
	add.s32 	%r104, %r103, -1;
	ld.global.u8 	%r105, [%rd17+1];
	add.s32 	%r106, %r105, -1;
	setp.eq.s32 	%p14, %r103, %r105;
	ld.global.f64 	%fd27, [%rd117+8];
	mul.lo.s32 	%r29, %r104, %r61;
	add.s32 	%r30, %r29, %r6;
	mul.lo.s32 	%r31, %r106, %r61;
	mad.lo.s32 	%r107, %r31, %r62, %r30;
	mul.wide.u32 	%rd80, %r107, 16;
	add.s64 	%rd18, %rd2, %rd80;
	ld.global.f64 	%fd306, [%rd18];
	@%p14 bra 	$L__BB0_20;
	bra.uni 	$L__BB0_19;

$L__BB0_20:
	mad.lo.s32 	%r110, %r29, %r62, %r30;
	mul.wide.u32 	%rd83, %r110, 16;
	add.s64 	%rd84, %rd2, %rd83;
	ld.global.f64 	%fd307, [%rd84+8];
	bra.uni 	$L__BB0_21;

$L__BB0_19:
	add.s32 	%r108, %r31, %r6;
	mad.lo.s32 	%r109, %r29, %r62, %r108;
	mul.wide.u32 	%rd81, %r109, 16;
	add.s64 	%rd82, %rd2, %rd81;
	ld.global.v2.f64 	{%fd96, %fd97}, [%rd82];
	add.f64 	%fd306, %fd306, %fd96;
	ld.global.f64 	%fd100, [%rd18+8];
	add.f64 	%fd307, %fd100, %fd97;

$L__BB0_21:
	fma.rn.f64 	%fd34, %fd27, %fd306, %fd25;
	fma.rn.f64 	%fd35, %fd307, %fd27, %fd26;
	ld.global.u8 	%r111, [%rd17+4];
	add.s32 	%r112, %r111, -1;
	ld.global.u8 	%r113, [%rd17+5];
	add.s32 	%r114, %r113, -1;
	setp.eq.s32 	%p15, %r111, %r113;
	ld.global.f64 	%fd36, [%rd117+16];
	mul.lo.s32 	%r32, %r112, %r61;
	add.s32 	%r33, %r32, %r6;
	mul.lo.s32 	%r34, %r114, %r61;
	mad.lo.s32 	%r115, %r34, %r62, %r33;
	mul.wide.u32 	%rd85, %r115, 16;
	add.s64 	%rd19, %rd2, %rd85;
	ld.global.f64 	%fd308, [%rd19];
	@%p15 bra 	$L__BB0_23;
	bra.uni 	$L__BB0_22;

$L__BB0_23:
	mad.lo.s32 	%r118, %r32, %r62, %r33;
	mul.wide.u32 	%rd88, %r118, 16;
	add.s64 	%rd89, %rd2, %rd88;
	ld.global.f64 	%fd309, [%rd89+8];
	bra.uni 	$L__BB0_24;

$L__BB0_22:
	add.s32 	%r116, %r34, %r6;
	mad.lo.s32 	%r117, %r32, %r62, %r116;
	mul.wide.u32 	%rd86, %r117, 16;
	add.s64 	%rd87, %rd2, %rd86;
	ld.global.v2.f64 	{%fd101, %fd102}, [%rd87];
	add.f64 	%fd308, %fd308, %fd101;
	ld.global.f64 	%fd105, [%rd19+8];
	add.f64 	%fd309, %fd105, %fd102;

$L__BB0_24:
	fma.rn.f64 	%fd43, %fd36, %fd308, %fd34;
	fma.rn.f64 	%fd44, %fd309, %fd36, %fd35;
	ld.global.u8 	%r119, [%rd17+8];
	add.s32 	%r120, %r119, -1;
	ld.global.u8 	%r121, [%rd17+9];
	add.s32 	%r122, %r121, -1;
	setp.eq.s32 	%p16, %r119, %r121;
	ld.global.f64 	%fd45, [%rd117+24];
	mul.lo.s32 	%r35, %r120, %r61;
	add.s32 	%r36, %r35, %r6;
	mul.lo.s32 	%r37, %r122, %r61;
	mad.lo.s32 	%r123, %r37, %r62, %r36;
	mul.wide.u32 	%rd90, %r123, 16;
	add.s64 	%rd20, %rd2, %rd90;
	ld.global.f64 	%fd310, [%rd20];
	@%p16 bra 	$L__BB0_26;
	bra.uni 	$L__BB0_25;

$L__BB0_26:
	mad.lo.s32 	%r126, %r35, %r62, %r36;
	mul.wide.u32 	%rd93, %r126, 16;
	add.s64 	%rd94, %rd2, %rd93;
	ld.global.f64 	%fd311, [%rd94+8];
	bra.uni 	$L__BB0_27;

$L__BB0_25:
	add.s32 	%r124, %r37, %r6;
	mad.lo.s32 	%r125, %r35, %r62, %r124;
	mul.wide.u32 	%rd91, %r125, 16;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.v2.f64 	{%fd106, %fd107}, [%rd92];
	add.f64 	%fd310, %fd310, %fd106;
	ld.global.f64 	%fd110, [%rd20+8];
	add.f64 	%fd311, %fd110, %fd107;

$L__BB0_27:
	add.s64 	%rd117, %rd117, 32;
	fma.rn.f64 	%fd313, %fd45, %fd310, %fd43;
	fma.rn.f64 	%fd312, %fd311, %fd45, %fd44;
	add.s32 	%r214, %r214, 16;
	add.s64 	%rd116, %rd116, 16;
	add.s32 	%r213, %r213, 4;
	setp.lt.u32 	%p17, %r213, %r13;
	@%p17 bra 	$L__BB0_15;

$L__BB0_28:
	mad.lo.s32 	%r127, %r3, %r62, %r2;
	mad.lo.s32 	%r128, %r127, %r61, %r6;
	cvta.to.global.u64 	%rd95, %rd49;
	mul.wide.u32 	%rd96, %r128, 16;
	add.s64 	%rd97, %rd95, %rd96;
	st.global.v2.f64 	[%rd97], {%fd313, %fd312};
	bra.uni 	$L__BB0_47;

$L__BB0_38:
	setp.eq.s32 	%p31, %r10, 0;
	@%p31 bra 	$L__BB0_47;

	ld.shared.v2.f64 	{%fd191, %fd192}, [%r9];
	add.s32 	%r50, %r11, -1;
	add.s32 	%r222, %r10, -1;
	setp.ge.u32 	%p32, %r222, %r50;
	mov.f64 	%fd327, 0d0000000000000000;
	mov.f64 	%fd328, %fd327;
	@%p32 bra 	$L__BB0_46;

	sub.s32 	%r170, %r11, %r10;
	and.b32  	%r221, %r170, 3;
	setp.eq.s32 	%p33, %r221, 0;
	mov.f64 	%fd328, 0d0000000000000000;
	mov.f64 	%fd327, %fd328;
	@%p33 bra 	$L__BB0_43;

	mul.wide.s32 	%rd106, %r222, 8;
	add.s64 	%rd123, %rd1, %rd106;
	shl.b32 	%r171, %r10, 2;
	add.s32 	%r172, %r171, -2;
	cvt.s64.s32 	%rd107, %r172;
	add.s64 	%rd122, %rd121, %rd107;
	mov.f64 	%fd328, 0d0000000000000000;

$L__BB0_42:
	.pragma "nounroll";
	ld.global.u8 	%rs12, [%rd122];
	cvt.u32.u16 	%r173, %rs12;
	ld.global.u8 	%rs13, [%rd122+1];
	cvt.u32.u16 	%r174, %rs13;
	mul.wide.u16 	%r175, %rs12, 16;
	add.s32 	%r177, %r66, %r175;
	ld.shared.v2.f64 	{%fd198, %fd199}, [%r177+-16];
	mul.wide.u16 	%r178, %rs13, 16;
	add.s32 	%r179, %r66, %r178;
	ld.shared.v2.f64 	{%fd202, %fd203}, [%r179+-16];
	mul.f64 	%fd206, %fd199, %fd203;
	fma.rn.f64 	%fd207, %fd198, %fd202, %fd206;
	ld.global.f64 	%fd208, [%rd123];
	mul.f64 	%fd209, %fd208, %fd207;
	setp.eq.s32 	%p34, %r173, %r174;
	mul.f64 	%fd210, %fd191, %fd209;
	mul.f64 	%fd211, %fd192, %fd209;
	add.f64 	%fd212, %fd210, %fd210;
	add.f64 	%fd213, %fd211, %fd211;
	selp.f64 	%fd214, %fd210, %fd212, %p34;
	selp.f64 	%fd215, %fd211, %fd213, %p34;
	add.f64 	%fd328, %fd328, %fd215;
	add.f64 	%fd327, %fd327, %fd214;
	add.s32 	%r222, %r222, 1;
	add.s64 	%rd123, %rd123, 8;
	add.s64 	%rd122, %rd122, 4;
	add.s32 	%r221, %r221, -1;
	setp.ne.s32 	%p35, %r221, 0;
	@%p35 bra 	$L__BB0_42;

$L__BB0_43:
	not.b32 	%r180, %r10;
	add.s32 	%r181, %r11, %r180;
	setp.lt.u32 	%p36, %r181, 3;
	@%p36 bra 	$L__BB0_46;

	shl.b32 	%r182, %r222, 2;
	or.b32  	%r183, %r182, 2;
	cvt.s64.s32 	%rd41, %r183;
	mul.wide.s32 	%rd108, %r222, 8;
	add.s64 	%rd109, %rd1, %rd108;
	add.s64 	%rd124, %rd109, 16;

$L__BB0_45:
	add.s64 	%rd110, %rd121, %rd41;
	ld.global.u8 	%rs14, [%rd110];
	cvt.u32.u16 	%r184, %rs14;
	ld.global.u8 	%rs15, [%rd110+1];
	cvt.u32.u16 	%r185, %rs15;
	mul.wide.u16 	%r186, %rs14, 16;
	add.s32 	%r188, %r66, %r186;
	ld.shared.v2.f64 	{%fd216, %fd217}, [%r188+-16];
	mul.wide.u16 	%r189, %rs15, 16;
	add.s32 	%r190, %r66, %r189;
	ld.shared.v2.f64 	{%fd220, %fd221}, [%r190+-16];
	mul.f64 	%fd224, %fd217, %fd221;
	fma.rn.f64 	%fd225, %fd216, %fd220, %fd224;
	ld.global.f64 	%fd226, [%rd124+-16];
	mul.f64 	%fd227, %fd226, %fd225;
	setp.eq.s32 	%p37, %r184, %r185;
	mul.f64 	%fd228, %fd191, %fd227;
	mul.f64 	%fd229, %fd192, %fd227;
	add.f64 	%fd230, %fd228, %fd228;
	add.f64 	%fd231, %fd229, %fd229;
	selp.f64 	%fd232, %fd228, %fd230, %p37;
	selp.f64 	%fd233, %fd229, %fd231, %p37;
	add.f64 	%fd234, %fd328, %fd233;
	add.f64 	%fd235, %fd327, %fd232;
	ld.global.u8 	%rs16, [%rd110+4];
	cvt.u32.u16 	%r191, %rs16;
	ld.global.u8 	%rs17, [%rd110+5];
	cvt.u32.u16 	%r192, %rs17;
	mul.wide.u16 	%r193, %rs16, 16;
	add.s32 	%r194, %r66, %r193;
	ld.shared.v2.f64 	{%fd236, %fd237}, [%r194+-16];
	mul.wide.u16 	%r195, %rs17, 16;
	add.s32 	%r196, %r66, %r195;
	ld.shared.v2.f64 	{%fd240, %fd241}, [%r196+-16];
	mul.f64 	%fd244, %fd237, %fd241;
	fma.rn.f64 	%fd245, %fd236, %fd240, %fd244;
	ld.global.f64 	%fd246, [%rd124+-8];
	mul.f64 	%fd247, %fd246, %fd245;
	setp.eq.s32 	%p38, %r191, %r192;
	mul.f64 	%fd248, %fd191, %fd247;
	mul.f64 	%fd249, %fd192, %fd247;
	add.f64 	%fd250, %fd248, %fd248;
	add.f64 	%fd251, %fd249, %fd249;
	selp.f64 	%fd252, %fd248, %fd250, %p38;
	selp.f64 	%fd253, %fd249, %fd251, %p38;
	add.f64 	%fd254, %fd234, %fd253;
	add.f64 	%fd255, %fd235, %fd252;
	ld.global.u8 	%rs18, [%rd110+8];
	cvt.u32.u16 	%r197, %rs18;
	ld.global.u8 	%rs19, [%rd110+9];
	cvt.u32.u16 	%r198, %rs19;
	mul.wide.u16 	%r199, %rs18, 16;
	add.s32 	%r200, %r66, %r199;
	ld.shared.v2.f64 	{%fd256, %fd257}, [%r200+-16];
	mul.wide.u16 	%r201, %rs19, 16;
	add.s32 	%r202, %r66, %r201;
	ld.shared.v2.f64 	{%fd260, %fd261}, [%r202+-16];
	mul.f64 	%fd264, %fd257, %fd261;
	fma.rn.f64 	%fd265, %fd256, %fd260, %fd264;
	ld.global.f64 	%fd266, [%rd124];
	mul.f64 	%fd267, %fd266, %fd265;
	setp.eq.s32 	%p39, %r197, %r198;
	mul.f64 	%fd268, %fd191, %fd267;
	mul.f64 	%fd269, %fd192, %fd267;
	add.f64 	%fd270, %fd268, %fd268;
	add.f64 	%fd271, %fd269, %fd269;
	selp.f64 	%fd272, %fd268, %fd270, %p39;
	selp.f64 	%fd273, %fd269, %fd271, %p39;
	add.f64 	%fd274, %fd254, %fd273;
	add.f64 	%fd275, %fd255, %fd272;
	ld.global.u8 	%rs20, [%rd110+12];
	cvt.u32.u16 	%r203, %rs20;
	ld.global.u8 	%rs21, [%rd110+13];
	cvt.u32.u16 	%r204, %rs21;
	mul.wide.u16 	%r205, %rs20, 16;
	add.s32 	%r206, %r66, %r205;
	ld.shared.v2.f64 	{%fd276, %fd277}, [%r206+-16];
	mul.wide.u16 	%r207, %rs21, 16;
	add.s32 	%r208, %r66, %r207;
	ld.shared.v2.f64 	{%fd280, %fd281}, [%r208+-16];
	mul.f64 	%fd284, %fd277, %fd281;
	fma.rn.f64 	%fd285, %fd276, %fd280, %fd284;
	ld.global.f64 	%fd286, [%rd124+8];
	mul.f64 	%fd287, %fd286, %fd285;
	setp.eq.s32 	%p40, %r203, %r204;
	mul.f64 	%fd288, %fd191, %fd287;
	mul.f64 	%fd289, %fd192, %fd287;
	add.f64 	%fd290, %fd288, %fd288;
	add.f64 	%fd291, %fd289, %fd289;
	selp.f64 	%fd292, %fd288, %fd290, %p40;
	selp.f64 	%fd293, %fd289, %fd291, %p40;
	add.f64 	%fd328, %fd274, %fd293;
	add.f64 	%fd327, %fd275, %fd292;
	add.s64 	%rd121, %rd121, 16;
	add.s64 	%rd124, %rd124, 32;
	add.s32 	%r222, %r222, 4;
	setp.lt.u32 	%p41, %r222, %r50;
	@%p41 bra 	$L__BB0_45;

$L__BB0_46:
	mad.lo.s32 	%r209, %r2, %r7, %r5;
	mad.lo.s32 	%r210, %r3, %r8, %r209;
	cvta.to.global.u64 	%rd111, %rd47;
	mul.wide.u32 	%rd112, %r210, 16;
	add.s64 	%rd113, %rd111, %rd112;
	st.global.v2.f64 	[%rd113], {%fd327, %fd328};
	bra.uni 	$L__BB0_47;

$L__BB0_29:
	setp.eq.s16 	%p18, %rs1, 0;
	setp.eq.s32 	%p19, %r10, 0;
	or.pred  	%p20, %p18, %p19;
	@%p20 bra 	$L__BB0_47;

	add.s32 	%r218, %r10, -1;
	add.s32 	%r41, %r11, -1;
	setp.ge.u32 	%p21, %r218, %r41;
	mov.f64 	%fd111, 0d0000000000000000;
	mov.f64 	%fd318, %fd111;
	@%p21 bra 	$L__BB0_37;

	sub.s32 	%r129, %r11, %r10;
	and.b32  	%r217, %r129, 3;
	setp.eq.s32 	%p22, %r217, 0;
	mov.f64 	%fd318, 0d0000000000000000;
	@%p22 bra 	$L__BB0_34;

	mul.wide.s32 	%rd98, %r218, 8;
	add.s64 	%rd119, %rd3, %rd98;
	shl.b32 	%r130, %r10, 2;
	add.s32 	%r131, %r130, -2;
	cvt.s64.s32 	%rd99, %r131;
	add.s64 	%rd118, %rd121, %rd99;
	mov.f64 	%fd318, 0d0000000000000000;

$L__BB0_33:
	.pragma "nounroll";
	ld.global.u8 	%rs2, [%rd118];
	cvt.u32.u16 	%r132, %rs2;
	ld.global.u8 	%rs3, [%rd118+1];
	cvt.u32.u16 	%r133, %rs3;
	mul.wide.u16 	%r134, %rs2, 16;
	add.s32 	%r136, %r66, %r134;
	ld.shared.v2.f64 	{%fd115, %fd116}, [%r136+-16];
	mul.wide.u16 	%r137, %rs3, 16;
	add.s32 	%r138, %r66, %r137;
	ld.shared.v2.f64 	{%fd119, %fd120}, [%r138+-16];
	setp.eq.s32 	%p23, %r132, %r133;
	mul.f64 	%fd123, %fd116, %fd120;
	fma.rn.f64 	%fd124, %fd115, %fd119, %fd123;
	ld.global.f64 	%fd125, [%rd119];
	mul.f64 	%fd126, %fd125, %fd124;
	add.f64 	%fd127, %fd126, %fd126;
	selp.f64 	%fd128, %fd126, %fd127, %p23;
	add.f64 	%fd318, %fd318, %fd128;
	add.s32 	%r218, %r218, 1;
	add.s64 	%rd119, %rd119, 8;
	add.s64 	%rd118, %rd118, 4;
	add.s32 	%r217, %r217, -1;
	setp.ne.s32 	%p24, %r217, 0;
	@%p24 bra 	$L__BB0_33;

$L__BB0_34:
	not.b32 	%r139, %r10;
	add.s32 	%r140, %r11, %r139;
	setp.lt.u32 	%p25, %r140, 3;
	@%p25 bra 	$L__BB0_37;

	shl.b32 	%r141, %r218, 2;
	or.b32  	%r142, %r141, 2;
	cvt.s64.s32 	%rd29, %r142;
	mul.wide.s32 	%rd100, %r218, 8;
	add.s64 	%rd101, %rd3, %rd100;
	add.s64 	%rd120, %rd101, 16;

$L__BB0_36:
	add.s64 	%rd102, %rd121, %rd29;
	ld.global.u8 	%rs4, [%rd102];
	cvt.u32.u16 	%r143, %rs4;
	ld.global.u8 	%rs5, [%rd102+1];
	cvt.u32.u16 	%r144, %rs5;
	mul.wide.u16 	%r145, %rs4, 16;
	add.s32 	%r147, %r66, %r145;
	ld.shared.v2.f64 	{%fd129, %fd130}, [%r147+-16];
	mul.wide.u16 	%r148, %rs5, 16;
	add.s32 	%r149, %r66, %r148;
	ld.shared.v2.f64 	{%fd133, %fd134}, [%r149+-16];
	setp.eq.s32 	%p26, %r143, %r144;
	mul.f64 	%fd137, %fd130, %fd134;
	fma.rn.f64 	%fd138, %fd129, %fd133, %fd137;
	ld.global.f64 	%fd139, [%rd120+-16];
	mul.f64 	%fd140, %fd139, %fd138;
	add.f64 	%fd141, %fd140, %fd140;
	selp.f64 	%fd142, %fd140, %fd141, %p26;
	add.f64 	%fd143, %fd318, %fd142;
	ld.global.u8 	%rs6, [%rd102+4];
	cvt.u32.u16 	%r150, %rs6;
	ld.global.u8 	%rs7, [%rd102+5];
	cvt.u32.u16 	%r151, %rs7;
	mul.wide.u16 	%r152, %rs6, 16;
	add.s32 	%r153, %r66, %r152;
	ld.shared.v2.f64 	{%fd144, %fd145}, [%r153+-16];
	mul.wide.u16 	%r154, %rs7, 16;
	add.s32 	%r155, %r66, %r154;
	ld.shared.v2.f64 	{%fd148, %fd149}, [%r155+-16];
	setp.eq.s32 	%p27, %r150, %r151;
	mul.f64 	%fd152, %fd145, %fd149;
	fma.rn.f64 	%fd153, %fd144, %fd148, %fd152;
	ld.global.f64 	%fd154, [%rd120+-8];
	mul.f64 	%fd155, %fd154, %fd153;
	add.f64 	%fd156, %fd155, %fd155;
	selp.f64 	%fd157, %fd155, %fd156, %p27;
	add.f64 	%fd158, %fd143, %fd157;
	ld.global.u8 	%rs8, [%rd102+8];
	cvt.u32.u16 	%r156, %rs8;
	ld.global.u8 	%rs9, [%rd102+9];
	cvt.u32.u16 	%r157, %rs9;
	mul.wide.u16 	%r158, %rs8, 16;
	add.s32 	%r159, %r66, %r158;
	ld.shared.v2.f64 	{%fd159, %fd160}, [%r159+-16];
	mul.wide.u16 	%r160, %rs9, 16;
	add.s32 	%r161, %r66, %r160;
	ld.shared.v2.f64 	{%fd163, %fd164}, [%r161+-16];
	setp.eq.s32 	%p28, %r156, %r157;
	mul.f64 	%fd167, %fd160, %fd164;
	fma.rn.f64 	%fd168, %fd159, %fd163, %fd167;
	ld.global.f64 	%fd169, [%rd120];
	mul.f64 	%fd170, %fd169, %fd168;
	add.f64 	%fd171, %fd170, %fd170;
	selp.f64 	%fd172, %fd170, %fd171, %p28;
	add.f64 	%fd173, %fd158, %fd172;
	ld.global.u8 	%rs10, [%rd102+12];
	cvt.u32.u16 	%r162, %rs10;
	ld.global.u8 	%rs11, [%rd102+13];
	cvt.u32.u16 	%r163, %rs11;
	mul.wide.u16 	%r164, %rs10, 16;
	add.s32 	%r165, %r66, %r164;
	ld.shared.v2.f64 	{%fd174, %fd175}, [%r165+-16];
	mul.wide.u16 	%r166, %rs11, 16;
	add.s32 	%r167, %r66, %r166;
	ld.shared.v2.f64 	{%fd178, %fd179}, [%r167+-16];
	setp.eq.s32 	%p29, %r162, %r163;
	mul.f64 	%fd182, %fd175, %fd179;
	fma.rn.f64 	%fd183, %fd174, %fd178, %fd182;
	ld.global.f64 	%fd184, [%rd120+8];
	mul.f64 	%fd185, %fd184, %fd183;
	add.f64 	%fd186, %fd185, %fd185;
	selp.f64 	%fd187, %fd185, %fd186, %p29;
	add.f64 	%fd318, %fd173, %fd187;
	add.s64 	%rd121, %rd121, 16;
	add.s64 	%rd120, %rd120, 32;
	add.s32 	%r218, %r218, 4;
	setp.lt.u32 	%p30, %r218, %r41;
	@%p30 bra 	$L__BB0_36;

$L__BB0_37:
	mad.lo.s32 	%r168, %r2, %r7, %r5;
	mad.lo.s32 	%r169, %r3, %r8, %r168;
	cvta.to.global.u64 	%rd103, %rd48;
	mul.wide.u32 	%rd104, %r169, 16;
	add.s64 	%rd105, %rd103, %rd104;
	st.global.v2.f64 	[%rd105], {%fd318, %fd111};

$L__BB0_47:
	ret;

}

