{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.216167",
   "Default View_TopLeft":"-2984,0",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port qsfp0_gt -pg 1 -lvl 5 -x 1740 -y 200 -defaultsOSRD
preplace port qsfp1_gt -pg 1 -lvl 5 -x 1740 -y 160 -defaultsOSRD
preplace port qsfp0_clk -pg 1 -lvl 5 -x 1740 -y 140 -defaultsOSRD -right
preplace port qsfp1_clk -pg 1 -lvl 5 -x 1740 -y 180 -defaultsOSRD -right
preplace port s_axi_dcmac -pg 1 -lvl 5 -x 1740 -y 220 -defaultsOSRD -right
preplace port s_axi_ctl -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace port tx0_user -pg 1 -lvl 5 -x 1740 -y 1020 -defaultsOSRD -right
preplace port tx1_user -pg 1 -lvl 5 -x 1740 -y 1410 -defaultsOSRD -right
preplace port rx1_user -pg 1 -lvl 5 -x 1740 -y 650 -defaultsOSRD
preplace port rx0_user -pg 1 -lvl 5 -x 1740 -y 280 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port port-id_s_axi_clk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace port port-id_tx0_user_resetn -pg 1 -lvl 5 -x 1740 -y 1040 -defaultsOSRD -right
preplace port port-id_tx1_user_resetn -pg 1 -lvl 5 -x 1740 -y 1430 -defaultsOSRD -right
preplace port port-id_tx0_user_clk -pg 1 -lvl 5 -x 1740 -y 1060 -defaultsOSRD -right
preplace port port-id_tx1_user_clk -pg 1 -lvl 5 -x 1740 -y 1450 -defaultsOSRD -right
preplace port port-id_rx1_user_clk -pg 1 -lvl 5 -x 1740 -y 670 -defaultsOSRD -right
preplace port port-id_rx0_user_clk -pg 1 -lvl 5 -x 1740 -y 300 -defaultsOSRD -right
preplace inst dcmac_ip -pg 1 -lvl 3 -x 1140 -y 120 -swap {0 1 2 6 4 5 11 7 8 9 10 3 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 35 38 123 40 41 119 47 49 86 52 141 34 33 128 140 121 127 36 132 142 56 64 71 78 59 65 76 74 63 62 75 66 55 57 72 67 53 54 69 70 61 60 68 73 58 77 96 103 116 115 133 37 135 122 44 43 93 91 101 113 99 95 108 109 100 79 112 104 80 90 107 110 94 89 114 102 92 97 106 111 98 105 129 125 87 39 42 50 130 51 84 48 45 83 131 82 120 138 139 46 124 118 137 136 81 85 88 117 134 126} -defaultsOSRD -pinDir CLK_IN_D_0 right -pinY CLK_IN_D_0 20R -pinDir CLK_IN_D_1 right -pinY CLK_IN_D_1 60R -pinDir GT_Serial_0 right -pinY GT_Serial_0 80R -pinDir GT_Serial_1 right -pinY GT_Serial_1 40R -pinDir s_axi right -pinY s_axi 100R -pinBusDir ch0_rx_usr_clk_1 left -pinBusY ch0_rx_usr_clk_1 80L -pinBusDir ch0_rx_usr_clk2_1 left -pinBusY ch0_rx_usr_clk2_1 140L -pinDir gtpowergood_0 left -pinY gtpowergood_0 760L -pinBusDir gt_txpostcursor left -pinBusY gt_txpostcursor 180L -pinBusDir gt_txprecursor left -pinBusY gt_txprecursor 200L -pinBusDir gt_txmaincursor left -pinBusY gt_txmaincursor 680L -pinBusDir ch0_tx_usr_clk2_0 left -pinBusY ch0_tx_usr_clk2_0 320L -pinDir gt_rxcdrhold_1 left -pinY gt_rxcdrhold_1 360L -pinBusDir ch0_rx_usr_clk2_0 left -pinBusY ch0_rx_usr_clk2_0 540L -pinBusDir gt_loopback_0 left -pinBusY gt_loopback_0 420L -pinDir apb3clk_quad left -pinY apb3clk_quad 1140L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinDir IBUFDS_ODIV2 left -pinY IBUFDS_ODIV2 20L -pinBusDir ch0_tx_usr_clk_0 left -pinBusY ch0_tx_usr_clk_0 860L -pinBusDir ch0_tx_usr_clk_1 left -pinBusY ch0_tx_usr_clk_1 1100L -pinBusDir ch0_tx_usr_clk2_1 left -pinBusY ch0_tx_usr_clk2_1 720L -pinDir gtpowergood_1 left -pinY gtpowergood_1 840L -pinBusDir gt_loopback_1 left -pinBusY gt_loopback_1 100L -pinBusDir ch0_rx_usr_clk_0 left -pinBusY ch0_rx_usr_clk_0 940L -pinDir s_axi_aclk left -pinY s_axi_aclk 1160L -pinBusDir rx_axis_tdata0 right -pinBusY rx_axis_tdata0 260R -pinBusDir rx_axis_tdata1 right -pinBusY rx_axis_tdata1 420R -pinBusDir rx_axis_tdata2 right -pinBusY rx_axis_tdata2 670R -pinBusDir rx_axis_tdata3 right -pinBusY rx_axis_tdata3 810R -pinDir rx_axis_tuser_ena0 right -pinY rx_axis_tuser_ena0 320R -pinDir rx_axis_tuser_ena1 right -pinY rx_axis_tuser_ena1 440R -pinDir rx_axis_tuser_ena2 right -pinY rx_axis_tuser_ena2 770R -pinDir rx_axis_tuser_ena3 right -pinY rx_axis_tuser_ena3 730R -pinDir rx_axis_tuser_eop0 right -pinY rx_axis_tuser_eop0 400R -pinDir rx_axis_tuser_eop1 right -pinY rx_axis_tuser_eop1 380R -pinDir rx_axis_tuser_eop2 right -pinY rx_axis_tuser_eop2 750R -pinDir rx_axis_tuser_eop3 right -pinY rx_axis_tuser_eop3 570R -pinDir rx_axis_tuser_err0 right -pinY rx_axis_tuser_err0 240R -pinDir rx_axis_tuser_err1 right -pinY rx_axis_tuser_err1 280R -pinDir rx_axis_tuser_err2 right -pinY rx_axis_tuser_err2 690R -pinDir rx_axis_tuser_err3 right -pinY rx_axis_tuser_err3 590R -pinBusDir rx_axis_tuser_mty0 right -pinBusY rx_axis_tuser_mty0 200R -pinBusDir rx_axis_tuser_mty1 right -pinBusY rx_axis_tuser_mty1 220R -pinBusDir rx_axis_tuser_mty2 right -pinBusY rx_axis_tuser_mty2 630R -pinBusDir rx_axis_tuser_mty3 right -pinBusY rx_axis_tuser_mty3 650R -pinDir rx_axis_tuser_sop0 right -pinY rx_axis_tuser_sop0 360R -pinDir rx_axis_tuser_sop1 right -pinY rx_axis_tuser_sop1 340R -pinDir rx_axis_tuser_sop2 right -pinY rx_axis_tuser_sop2 610R -pinDir rx_axis_tuser_sop3 right -pinY rx_axis_tuser_sop3 710R -pinDir rx_axis_tvalid_0 right -pinY rx_axis_tvalid_0 300R -pinDir rx_axis_tvalid_1 right -pinY rx_axis_tvalid_1 790R -pinDir tx_axis_tready_0 right -pinY tx_axis_tready_0 1120R -pinDir tx_axis_tready_1 right -pinY tx_axis_tready_1 1370R -pinBusDir rx_alt_serdes_clk left -pinBusY rx_alt_serdes_clk 620L -pinDir rx_axi_clk left -pinY rx_axi_clk 600L -pinDir rx_core_clk left -pinY rx_core_clk 960L -pinBusDir rx_flexif_clk left -pinBusY rx_flexif_clk 120L -pinDir rx_macif_clk left -pinY rx_macif_clk 1000L -pinBusDir rx_serdes_clk left -pinBusY rx_serdes_clk 740L -pinBusDir ts_clk left -pinBusY ts_clk 260L -pinBusDir tx_alt_serdes_clk left -pinBusY tx_alt_serdes_clk 240L -pinBusDir tx_axis_tdata0 right -pinBusY tx_axis_tdata0 1060R -pinBusDir tx_axis_tdata1 right -pinBusY tx_axis_tdata1 1020R -pinBusDir tx_axis_tdata2 right -pinBusY tx_axis_tdata2 1330R -pinBusDir tx_axis_tdata3 right -pinBusY tx_axis_tdata3 1570R -pinDir tx_axis_tuser_ena0 right -pinY tx_axis_tuser_ena0 1180R -pinDir tx_axis_tuser_ena1 right -pinY tx_axis_tuser_ena1 1100R -pinDir tx_axis_tuser_ena2 right -pinY tx_axis_tuser_ena2 1470R -pinDir tx_axis_tuser_ena3 right -pinY tx_axis_tuser_ena3 1490R -pinDir tx_axis_tuser_eop0 right -pinY tx_axis_tuser_eop0 1200R -pinDir tx_axis_tuser_eop1 right -pinY tx_axis_tuser_eop1 940R -pinDir tx_axis_tuser_eop2 right -pinY tx_axis_tuser_eop2 1550R -pinDir tx_axis_tuser_eop3 right -pinY tx_axis_tuser_eop3 1390R -pinDir tx_axis_tuser_err0 right -pinY tx_axis_tuser_err0 960R -pinDir tx_axis_tuser_err1 right -pinY tx_axis_tuser_err1 1000R -pinDir tx_axis_tuser_err2 right -pinY tx_axis_tuser_err2 1450R -pinDir tx_axis_tuser_err3 right -pinY tx_axis_tuser_err3 1510R -pinBusDir tx_axis_tuser_mty0 right -pinBusY tx_axis_tuser_mty0 1080R -pinBusDir tx_axis_tuser_mty1 right -pinBusY tx_axis_tuser_mty1 980R -pinBusDir tx_axis_tuser_mty2 right -pinBusY tx_axis_tuser_mty2 1590R -pinBusDir tx_axis_tuser_mty3 right -pinBusY tx_axis_tuser_mty3 1350R -pinDir tx_axis_tuser_sop0 right -pinY tx_axis_tuser_sop0 1040R -pinDir tx_axis_tuser_sop1 right -pinY tx_axis_tuser_sop1 1140R -pinDir tx_axis_tuser_sop2 right -pinY tx_axis_tuser_sop2 1430R -pinDir tx_axis_tuser_sop3 right -pinY tx_axis_tuser_sop3 1530R -pinDir tx_axis_tvalid_0 right -pinY tx_axis_tvalid_0 1160R -pinDir tx_axis_tvalid_1 right -pinY tx_axis_tvalid_1 1410R -pinDir tx_axi_clk left -pinY tx_axi_clk 880L -pinDir tx_core_clk left -pinY tx_core_clk 800L -pinBusDir tx_flexif_clk left -pinBusY tx_flexif_clk 560L -pinDir tx_macif_clk left -pinY tx_macif_clk 160L -pinBusDir tx_serdes_clk left -pinBusY tx_serdes_clk 220L -pinDir gtpowergood_in left -pinY gtpowergood_in 380L -pinDir gt_reset_all_in left -pinY gt_reset_all_in 900L -pinDir gt_reset_tx_datapath_in_0 left -pinY gt_reset_tx_datapath_in_0 400L -pinDir gt_reset_rx_datapath_in_0 left -pinY gt_reset_rx_datapath_in_0 500L -pinDir gt_reset_tx_datapath_in_1 left -pinY gt_reset_tx_datapath_in_1 340L -pinDir gt_reset_rx_datapath_in_1 left -pinY gt_reset_rx_datapath_in_1 280L -pinDir gt_rxcdrhold_0 left -pinY gt_rxcdrhold_0 480L -pinDir gt_tx_reset_done_out_0 left -pinY gt_tx_reset_done_out_0 920L -pinDir gt_tx_reset_done_out_5 left -pinY gt_tx_reset_done_out_5 460L -pinDir gt_rx_reset_done_out_0 left -pinY gt_rx_reset_done_out_0 700L -pinDir gt_tx_reset_done_out_1 left -pinY gt_tx_reset_done_out_1 1060L -pinDir gt_tx_reset_done_out_3 left -pinY gt_tx_reset_done_out_3 1080L -pinDir gt_tx_reset_done_out_4 left -pinY gt_tx_reset_done_out_4 300L -pinDir gt_rx_reset_done_out_2 left -pinY gt_rx_reset_done_out_2 780L -pinDir gt_tx_reset_done_out_6 left -pinY gt_tx_reset_done_out_6 660L -pinDir gt_rx_reset_done_out_3 left -pinY gt_rx_reset_done_out_3 1040L -pinDir gt_rx_reset_done_out_4 left -pinY gt_rx_reset_done_out_4 1020L -pinDir gt_rx_reset_done_out_1 left -pinY gt_rx_reset_done_out_1 440L -pinDir gt_tx_reset_done_out_7 left -pinY gt_tx_reset_done_out_7 520L -pinDir gt_tx_reset_done_out_2 left -pinY gt_tx_reset_done_out_2 580L -pinDir gt_rx_reset_done_out_7 left -pinY gt_rx_reset_done_out_7 640L -pinDir gt_rx_reset_done_out_5 left -pinY gt_rx_reset_done_out_5 980L -pinDir gt_rx_reset_done_out_6 left -pinY gt_rx_reset_done_out_6 820L
preplace inst dcmac_helper -pg 1 -lvl 2 -x 640 -y 140 -swap {1 0 6 7 2 3 4 5 54 46 36 50 10 34 58 12 17 53 8 49 63 31 11 20 42 43 15 37 16 44 48 23 32 33 24 21 29 18 51 41 26 45 60 59 57 47 38 52 61 35 62 19 27 39 30 55 56 25 9 28 22 40 14 13} -defaultsOSRD -pinDir axis0_resetn right -pinY axis0_resetn 40R -pinDir axis1_resetn right -pinY axis1_resetn 20R -pinDir s_axi_clk left -pinY s_axi_clk 140L -pinBusDir gt_loopback_in left -pinBusY gt_loopback_in 200L -pinDir axis_clk_in left -pinY axis_clk_in 20L -pinDir core_clk_in left -pinY core_clk_in 40L -pinDir ts_clk_in left -pinY ts_clk_in 60L -pinDir clkwiz_locked left -pinY clkwiz_locked 80L -pinDir rx_core_clk right -pinY rx_core_clk 940R -pinDir tx_core_clk right -pinY tx_core_clk 780R -pinDir rx_axi_clk right -pinY rx_axi_clk 580R -pinDir tx_axi_clk right -pinY tx_axi_clk 860R -pinBusDir rx_flexif_clk right -pinBusY rx_flexif_clk 100R -pinBusDir tx_flexif_clk right -pinBusY tx_flexif_clk 540R -pinDir rx_macif_clk right -pinY rx_macif_clk 980R -pinDir tx_macif_clk right -pinY tx_macif_clk 140R -pinBusDir ts_clk right -pinBusY ts_clk 240R -pinDir ch0_rx_usr_clk_0 right -pinY ch0_rx_usr_clk_0 920R -pinDir ch0_rx_usr_clk_1 right -pinY ch0_rx_usr_clk_1 60R -pinDir ch0_tx_usr_clk_0 right -pinY ch0_tx_usr_clk_0 840R -pinDir ch0_tx_usr_clk_1 right -pinY ch0_tx_usr_clk_1 1080R -pinDir ch0_rx_usr_clk2_0 right -pinY ch0_rx_usr_clk2_0 520R -pinDir ch0_rx_usr_clk2_1 right -pinY ch0_rx_usr_clk2_1 120R -pinDir ch0_tx_usr_clk2_0 right -pinY ch0_tx_usr_clk2_0 300R -pinDir ch0_tx_usr_clk2_1 right -pinY ch0_tx_usr_clk2_1 700R -pinBusDir rx_serdes_clk right -pinBusY rx_serdes_clk 720R -pinBusDir tx_serdes_clk right -pinBusY tx_serdes_clk 200R -pinBusDir rx_alt_serdes_clk right -pinBusY rx_alt_serdes_clk 600R -pinBusDir tx_alt_serdes_clk right -pinBusY tx_alt_serdes_clk 220R -pinDir gtpowergood_0 right -pinY gtpowergood_0 740R -pinDir gtpowergood_1 right -pinY gtpowergood_1 820R -pinDir gtpowergood_in right -pinY gtpowergood_in 360R -pinBusDir user_gt_reset_rx_datapath left -pinBusY user_gt_reset_rx_datapath 220L -pinDir user_gt_reset_all left -pinY user_gt_reset_all 240L -pinDir gt_reset_tx_datapath_in_0 right -pinY gt_reset_tx_datapath_in_0 380R -pinDir gt_reset_tx_datapath_in_1 right -pinY gt_reset_tx_datapath_in_1 320R -pinDir gt_reset_rx_datapath_in_0 right -pinY gt_reset_rx_datapath_in_0 480R -pinDir gt_reset_rx_datapath_in_1 right -pinY gt_reset_rx_datapath_in_1 260R -pinDir gt_reset_all_in right -pinY gt_reset_all_in 880R -pinDir gt_rx_reset_done_out_0 right -pinY gt_rx_reset_done_out_0 680R -pinDir gt_rx_reset_done_out_1 right -pinY gt_rx_reset_done_out_1 420R -pinDir gt_rx_reset_done_out_2 right -pinY gt_rx_reset_done_out_2 760R -pinDir gt_rx_reset_done_out_3 right -pinY gt_rx_reset_done_out_3 1020R -pinDir gt_rx_reset_done_out_4 right -pinY gt_rx_reset_done_out_4 1000R -pinDir gt_rx_reset_done_out_5 right -pinY gt_rx_reset_done_out_5 960R -pinDir gt_rx_reset_done_out_6 right -pinY gt_rx_reset_done_out_6 800R -pinDir gt_rx_reset_done_out_7 right -pinY gt_rx_reset_done_out_7 620R -pinDir gt_tx_reset_done_out_0 right -pinY gt_tx_reset_done_out_0 900R -pinDir gt_tx_reset_done_out_1 right -pinY gt_tx_reset_done_out_1 1040R -pinDir gt_tx_reset_done_out_2 right -pinY gt_tx_reset_done_out_2 560R -pinDir gt_tx_reset_done_out_3 right -pinY gt_tx_reset_done_out_3 1060R -pinDir gt_tx_reset_done_out_4 right -pinY gt_tx_reset_done_out_4 280R -pinDir gt_tx_reset_done_out_5 right -pinY gt_tx_reset_done_out_5 440R -pinDir gt_tx_reset_done_out_6 right -pinY gt_tx_reset_done_out_6 640R -pinDir gt_tx_reset_done_out_7 right -pinY gt_tx_reset_done_out_7 500R -pinBusDir gt_rx_reset_done left -pinBusY gt_rx_reset_done 260L -pinBusDir gt_tx_reset_done left -pinBusY gt_tx_reset_done 280L -pinBusDir gt_loopback_0 right -pinBusY gt_loopback_0 400R -pinBusDir gt_loopback_1 right -pinBusY gt_loopback_1 80R -pinDir gt_rxcdrhold_0 right -pinY gt_rxcdrhold_0 460R -pinDir gt_rxcdrhold_1 right -pinY gt_rxcdrhold_1 340R -pinBusDir gt_txmaincursor right -pinBusY gt_txmaincursor 660R -pinBusDir gt_txprecursor right -pinBusY gt_txprecursor 180R -pinBusDir gt_txpostcursor right -pinBusY gt_txpostcursor 160R
preplace inst clk_wizard -pg 1 -lvl 1 -x 190 -y 40 -swap {4 0 2 1 3} -defaultsOSRD -pinDir locked right -pinY locked 180R -pinDir clk_in1 right -pinY clk_in1 20R -pinDir core_clk right -pinY core_clk 140R -pinDir axis_clk right -pinY axis_clk 40R -pinDir ts_clk right -pinY ts_clk 160R
preplace inst dcmac_ctrl -pg 1 -lvl 1 -x 190 -y 320 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 22 23 25 26} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir clk left -pinY clk 40L -pinDir resetn left -pinY resetn 100L -pinDir gt_reset_all right -pinY gt_reset_all 60R -pinBusDir gt_loopback right -pinBusY gt_loopback 20R -pinBusDir gt_reset_rx_datapath right -pinBusY gt_reset_rx_datapath 40R -pinBusDir rx_reset_done right -pinBusY rx_reset_done 80R -pinBusDir tx_reset_done right -pinBusY tx_reset_done 100R
preplace inst rx0 -pg 1 -lvl 4 -x 1550 -y 260 -swap {0 1 2 3 4 5 6 8 7 14 12 20 15 21 11 13 17 16 19 18 9 10 22} -defaultsOSRD -pinDir rx0_user right -pinY rx0_user 20R -pinDir axis_clk left -pinY axis_clk 40L -pinDir axis_resetn left -pinY axis_resetn 20L -pinDir tvalid left -pinY tvalid 160L -pinBusDir data0 left -pinBusY data0 120L -pinBusDir data1 left -pinBusY data1 280L -pinDir ena0 left -pinY ena0 180L -pinDir ena1 left -pinY ena1 300L -pinDir err0 left -pinY err0 100L -pinDir err1 left -pinY err1 140L -pinDir sop0 left -pinY sop0 220L -pinDir sop1 left -pinY sop1 200L -pinDir eop0 left -pinY eop0 260L -pinDir eop1 left -pinY eop1 240L -pinBusDir mty0 left -pinBusY mty0 60L -pinBusDir mty1 left -pinBusY mty1 80L -pinDir rx0_user_clk right -pinY rx0_user_clk 40R
preplace inst tx0 -pg 1 -lvl 4 -x 1550 -y 1000 -swap {0 1 2 3 4 5 7 6 14 12 20 16 13 18 21 8 15 10 9 11 19 17 23 22} -defaultsOSRD -pinDir tx0_user right -pinY tx0_user 20R -pinDir axis_clk left -pinY axis_clk 40L -pinDir axis_resetn left -pinY axis_resetn 20L -pinBusDir tx_axis_tdata0 left -pinBusY tx_axis_tdata0 180L -pinBusDir tx_axis_tdata1 left -pinBusY tx_axis_tdata1 140L -pinDir tx_axis_tuser_ena0 left -pinY tx_axis_tuser_ena0 300L -pinDir tx_axis_tuser_ena1 left -pinY tx_axis_tuser_ena1 220L -pinDir tx_axis_tuser_sop0 left -pinY tx_axis_tuser_sop0 160L -pinDir tx_axis_tuser_sop1 left -pinY tx_axis_tuser_sop1 260L -pinDir tx_axis_tuser_eop0 left -pinY tx_axis_tuser_eop0 320L -pinDir tx_axis_tuser_eop1 left -pinY tx_axis_tuser_eop1 60L -pinBusDir tx_axis_tuser_mty0 left -pinBusY tx_axis_tuser_mty0 200L -pinBusDir tx_axis_tuser_mty1 left -pinBusY tx_axis_tuser_mty1 100L -pinDir tx_axis_tuser_err0 left -pinY tx_axis_tuser_err0 80L -pinDir tx_axis_tuser_err1 left -pinY tx_axis_tuser_err1 120L -pinDir tx_axis_valid left -pinY tx_axis_valid 280L -pinDir tx_axis_ready left -pinY tx_axis_ready 240L -pinDir tx0_user_clk right -pinY tx0_user_clk 60R -pinDir tx0_user_resetn right -pinY tx0_user_resetn 40R
preplace inst tx1 -pg 1 -lvl 4 -x 1550 -y 1390 -swap {0 1 2 3 4 5 7 6 8 20 15 16 13 18 19 11 21 9 14 17 12 10 23 22} -defaultsOSRD -pinDir tx1_user right -pinY tx1_user 20R -pinDir axis_clk left -pinY axis_clk 40L -pinDir axis_resetn left -pinY axis_resetn 20L -pinBusDir tx_axis_tdata0 left -pinBusY tx_axis_tdata0 60L -pinBusDir tx_axis_tdata1 left -pinBusY tx_axis_tdata1 300L -pinDir tx_axis_tuser_ena0 left -pinY tx_axis_tuser_ena0 200L -pinDir tx_axis_tuser_ena1 left -pinY tx_axis_tuser_ena1 220L -pinDir tx_axis_tuser_sop0 left -pinY tx_axis_tuser_sop0 160L -pinDir tx_axis_tuser_sop1 left -pinY tx_axis_tuser_sop1 260L -pinDir tx_axis_tuser_eop0 left -pinY tx_axis_tuser_eop0 280L -pinDir tx_axis_tuser_eop1 left -pinY tx_axis_tuser_eop1 120L -pinBusDir tx_axis_tuser_mty0 left -pinBusY tx_axis_tuser_mty0 320L -pinBusDir tx_axis_tuser_mty1 left -pinBusY tx_axis_tuser_mty1 80L -pinDir tx_axis_tuser_err0 left -pinY tx_axis_tuser_err0 180L -pinDir tx_axis_tuser_err1 left -pinY tx_axis_tuser_err1 240L -pinDir tx_axis_valid left -pinY tx_axis_valid 140L -pinDir tx_axis_ready left -pinY tx_axis_ready 100L -pinDir tx1_user_clk right -pinY tx1_user_clk 60R -pinDir tx1_user_resetn right -pinY tx1_user_resetn 40R
preplace inst rx1 -pg 1 -lvl 4 -x 1550 -y 630 -swap {0 1 2 3 4 5 6 8 7 20 14 21 19 17 15 10 11 16 18 9 12 13 22} -defaultsOSRD -pinDir rx1_user right -pinY rx1_user 20R -pinDir axis_clk left -pinY axis_clk 40L -pinDir axis_resetn left -pinY axis_resetn 20L -pinDir tvalid left -pinY tvalid 280L -pinBusDir data0 left -pinBusY data0 160L -pinBusDir data1 left -pinBusY data1 300L -pinDir ena0 left -pinY ena0 260L -pinDir ena1 left -pinY ena1 220L -pinDir err0 left -pinY err0 180L -pinDir err1 left -pinY err1 80L -pinDir sop0 left -pinY sop0 100L -pinDir sop1 left -pinY sop1 200L -pinDir eop0 left -pinY eop0 240L -pinDir eop1 left -pinY eop1 60L -pinBusDir mty0 left -pinBusY mty0 120L -pinBusDir mty1 left -pinBusY mty1 140L -pinDir rx1_user_clk right -pinY rx1_user_clk 40R
preplace netloc clk_wizard_axis_clk 1 1 3 400 80 N 80 1340
preplace netloc clk_wizard_core_clk1 1 1 1 N 180
preplace netloc clk_wizard_locked 1 1 1 N 220
preplace netloc clk_wizard_ts_clk1 1 1 1 N 200
preplace netloc data0_1 1 3 1 N 380
preplace netloc data0_2 1 3 1 N 790
preplace netloc data1_1 1 3 1 N 540
preplace netloc data1_2 1 3 1 N 930
preplace netloc dcmac_ctrl_0_gt_reset_all 1 1 1 N 380
preplace netloc dcmac_ctrl_gt_loopback 1 1 1 N 340
preplace netloc dcmac_ctrl_gt_reset_rx_datapath 1 1 1 N 360
preplace netloc dcmac_helper_axis0_resetn 1 2 2 940 60 1360
preplace netloc dcmac_helper_axis1_resetn 1 2 2 880 40 1380
preplace netloc dcmac_helper_gt_reset_tx_datapath_in_0 1 2 1 N 520
preplace netloc dcmac_helper_gt_rx_reset_done 1 1 1 N 400
preplace netloc dcmac_helper_gt_tx_reset_done 1 1 1 N 420
preplace netloc dcmac_helper_gtpowergood_in 1 2 1 N 500
preplace netloc dcmac_helper_rx_alt_serdes_clk 1 2 1 N 740
preplace netloc dcmac_helper_rx_axi_clk 1 2 1 N 720
preplace netloc dcmac_helper_rx_core_clk 1 2 1 N 1080
preplace netloc dcmac_helper_rx_macif_clk 1 2 1 N 1120
preplace netloc dcmac_helper_rx_serdes_clk 1 2 1 N 860
preplace netloc dcmac_helper_tx_alt_serdes_clk 1 2 1 N 360
preplace netloc dcmac_helper_tx_axi_clk 1 2 1 N 1000
preplace netloc dcmac_helper_tx_macif_clk 1 2 1 N 280
preplace netloc dcmac_ip_IBUFDS_ODIV2 1 1 2 NJ 60 900
preplace netloc dcmac_ip_ch0_rx_usr_clk2_0 1 2 1 N 660
preplace netloc dcmac_ip_ch0_rx_usr_clk2_1 1 2 1 N 260
preplace netloc dcmac_ip_ch0_rx_usr_clk_0 1 2 1 N 1060
preplace netloc dcmac_ip_ch0_rx_usr_clk_1 1 2 1 N 200
preplace netloc dcmac_ip_ch0_tx_usr_clk2_0 1 2 1 N 440
preplace netloc dcmac_ip_ch0_tx_usr_clk2_1 1 2 1 N 840
preplace netloc dcmac_ip_ch0_tx_usr_clk_0 1 2 1 N 980
preplace netloc dcmac_ip_ch0_tx_usr_clk_1 1 2 1 N 1220
preplace netloc dcmac_ip_gt_rx_reset_done_out_0 1 2 1 N 820
preplace netloc dcmac_ip_gt_rx_reset_done_out_1 1 2 1 N 560
preplace netloc dcmac_ip_gt_rx_reset_done_out_2 1 2 1 N 900
preplace netloc dcmac_ip_gt_rx_reset_done_out_3 1 2 1 N 1160
preplace netloc dcmac_ip_gt_rx_reset_done_out_4 1 2 1 N 1140
preplace netloc dcmac_ip_gt_rx_reset_done_out_5 1 2 1 N 1100
preplace netloc dcmac_ip_gt_rx_reset_done_out_6 1 2 1 N 940
preplace netloc dcmac_ip_gt_rx_reset_done_out_7 1 2 1 N 760
preplace netloc dcmac_ip_gt_tx_reset_done_out_0 1 2 1 N 1040
preplace netloc dcmac_ip_gt_tx_reset_done_out_1 1 2 1 N 1180
preplace netloc dcmac_ip_gt_tx_reset_done_out_2 1 2 1 N 700
preplace netloc dcmac_ip_gt_tx_reset_done_out_3 1 2 1 N 1200
preplace netloc dcmac_ip_gt_tx_reset_done_out_4 1 2 1 N 420
preplace netloc dcmac_ip_gt_tx_reset_done_out_5 1 2 1 N 580
preplace netloc dcmac_ip_gt_tx_reset_done_out_6 1 2 1 N 780
preplace netloc dcmac_ip_gt_tx_reset_done_out_7 1 2 1 N 640
preplace netloc dcmac_ip_gtpowergood_0 1 2 1 N 880
preplace netloc dcmac_ip_gtpowergood_1 1 2 1 N 960
preplace netloc dcmac_ip_rx_axis_tuser_ena2 1 3 1 N 890
preplace netloc dcmac_ip_rx_axis_tuser_ena3 1 3 1 N 850
preplace netloc dcmac_ip_rx_axis_tuser_eop0 1 3 1 N 520
preplace netloc dcmac_ip_rx_axis_tuser_eop1 1 3 1 N 500
preplace netloc dcmac_ip_rx_axis_tuser_eop2 1 3 1 N 870
preplace netloc dcmac_ip_rx_axis_tuser_eop3 1 3 1 N 690
preplace netloc dcmac_ip_rx_axis_tuser_err0 1 3 1 N 360
preplace netloc dcmac_ip_rx_axis_tuser_err1 1 3 1 N 400
preplace netloc dcmac_ip_rx_axis_tuser_err2 1 3 1 N 810
preplace netloc dcmac_ip_rx_axis_tuser_err3 1 3 1 N 710
preplace netloc dcmac_ip_rx_axis_tuser_mty0 1 3 1 N 320
preplace netloc dcmac_ip_rx_axis_tuser_mty1 1 3 1 N 340
preplace netloc dcmac_ip_rx_axis_tuser_mty2 1 3 1 N 750
preplace netloc dcmac_ip_rx_axis_tuser_mty3 1 3 1 N 770
preplace netloc dcmac_ip_rx_axis_tuser_sop0 1 3 1 N 480
preplace netloc dcmac_ip_rx_axis_tuser_sop1 1 3 1 N 460
preplace netloc dcmac_ip_rx_axis_tuser_sop2 1 3 1 N 730
preplace netloc dcmac_ip_rx_axis_tuser_sop3 1 3 1 N 830
preplace netloc dcmac_ip_tx_axis_tready_0 1 3 1 N 1240
preplace netloc dcmac_ip_tx_axis_tready_1 1 3 1 N 1490
preplace netloc ena0_1 1 3 1 N 440
preplace netloc ena1_1 1 3 1 N 560
preplace netloc gt_loopback_0_1 1 2 1 N 540
preplace netloc gt_loopback_1_1 1 2 1 N 220
preplace netloc gt_reset_all_in_1 1 2 1 N 1020
preplace netloc gt_reset_rx_datapath_in_0_1 1 2 1 N 620
preplace netloc gt_reset_rx_datapath_in_1_1 1 2 1 N 400
preplace netloc gt_reset_tx_datapath_in_1_1 1 2 1 N 460
preplace netloc gt_rxcdrhold_0_1 1 2 1 N 600
preplace netloc gt_rxcdrhold_1_1 1 2 1 N 480
preplace netloc gt_txmaincursor_1 1 2 1 N 800
preplace netloc gt_txpostcursor_1 1 2 1 N 300
preplace netloc gt_txprecursor_1 1 2 1 N 320
preplace netloc rx_flexif_clk_1 1 2 1 N 240
preplace netloc s_axi_aresetn_1 1 0 3 20 480 380J 100 920
preplace netloc s_axi_clk_1 1 0 3 20 280 360 1280 900
preplace netloc ts_clk_1 1 2 1 N 380
preplace netloc tvalid_1 1 3 1 N 420
preplace netloc tvalid_2 1 3 1 N 910
preplace netloc tx0_user_clk_1 1 4 1 N 1060
preplace netloc tx0_user_resetn_1 1 4 1 N 1040
preplace netloc tx1_tx_axis_tdata0 1 3 1 N 1450
preplace netloc tx1_tx_axis_tdata1 1 3 1 N 1690
preplace netloc tx1_user_clk_1 1 4 1 N 1450
preplace netloc tx1_user_resetn_1 1 4 1 N 1430
preplace netloc tx_axis_tdata0_1 1 3 1 N 1180
preplace netloc tx_axis_tdata1_1 1 3 1 N 1140
preplace netloc tx_axis_tuser_ena0_1 1 3 1 N 1300
preplace netloc tx_axis_tuser_ena1_1 1 3 1 N 1220
preplace netloc tx_axis_tuser_ena2_1 1 3 1 N 1590
preplace netloc tx_axis_tuser_ena3_1 1 3 1 N 1610
preplace netloc tx_axis_tuser_eop0_1 1 3 1 N 1320
preplace netloc tx_axis_tuser_eop1_1 1 3 1 N 1060
preplace netloc tx_axis_tuser_eop2_1 1 3 1 N 1670
preplace netloc tx_axis_tuser_eop3_1 1 3 1 N 1510
preplace netloc tx_axis_tuser_err0_1 1 3 1 N 1080
preplace netloc tx_axis_tuser_err1_1 1 3 1 N 1120
preplace netloc tx_axis_tuser_err2_1 1 3 1 N 1570
preplace netloc tx_axis_tuser_err3_1 1 3 1 N 1630
preplace netloc tx_axis_tuser_mty0_1 1 3 1 N 1200
preplace netloc tx_axis_tuser_mty1_1 1 3 1 N 1100
preplace netloc tx_axis_tuser_mty2_1 1 3 1 N 1710
preplace netloc tx_axis_tuser_mty3_1 1 3 1 N 1470
preplace netloc tx_axis_tuser_sop0_1 1 3 1 N 1160
preplace netloc tx_axis_tuser_sop1_1 1 3 1 N 1260
preplace netloc tx_axis_tuser_sop2_1 1 3 1 N 1550
preplace netloc tx_axis_tuser_sop3_1 1 3 1 N 1650
preplace netloc tx_axis_tvalid_0_1 1 3 1 N 1280
preplace netloc tx_axis_tvalid_1_1 1 3 1 N 1530
preplace netloc tx_core_clk_1 1 2 1 N 920
preplace netloc tx_flexif_clk_1 1 2 1 N 680
preplace netloc tx_serdes_clk_1 1 2 1 N 340
preplace netloc rx1_user_clk_1 1 4 1 N 670
preplace netloc rx0_user_clk_1 1 4 1 N 300
preplace netloc CLK_IN_D_0_1 1 3 2 NJ 140 N
preplace netloc CLK_IN_D_1_1 1 3 2 NJ 180 N
preplace netloc S_AXI_CTL_1 1 0 1 NJ 340
preplace netloc dcmac_ip_GT_Serial_1 1 3 2 NJ 160 N
preplace netloc gt_quad_base_GT_Serial 1 3 2 NJ 200 N
preplace netloc s_axi_1 1 3 2 NJ 220 N
preplace netloc tx0_user_1 1 4 1 N 1020
preplace netloc tx1_user_1 1 4 1 N 1410
preplace netloc rx1_rx1_user 1 4 1 N 650
preplace netloc rx0_rx0_user 1 4 1 N 280
levelinfo -pg 1 0 190 640 1140 1550 1740
pagesize -pg 1 -db -bbox -sgen -150 0 1910 1760
",
   "No Loops_PinnedBlocks":"/dcmac_ip|/dcmac_helper|/clk_wizard|/dcmac_ctrl|/rx0|/tx0|/tx1|/rx1|",
   "No Loops_PinnedPorts":"s_axi_aresetn|s_axi_clk|tx0_user_resetn|tx1_user_resetn|tx0_user_clk|tx1_user_clk|rx1_user_clk|rx0_user_clk|qsfp0_gt|qsfp1_gt|qsfp0_clk|qsfp1_clk|s_axi_dcmac|s_axi_ctl|tx0_user|tx1_user|rx1_user|rx0_user|",
   "No Loops_ScaleFactor":"0.417664",
   "No Loops_TopLeft":"-939,2",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port GT_Serial -pg 1 -lvl 3 -x 950 -y 60 -defaultsOSRD
preplace port GT_Serial_1 -pg 1 -lvl 3 -x 950 -y 80 -defaultsOSRD
preplace port CLK_IN_D_0 -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port CLK_IN_D_1 -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port ctl_txrx_port0 -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port ctl_txrx_port1 -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port ctl_txrx_port2 -pg 1 -lvl 0 -x 0 -y 760 -defaultsOSRD
preplace port ctl_txrx_port3 -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port ctl_txrx_port4 -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port ctl_txrx_port5 -pg 1 -lvl 0 -x 0 -y 820 -defaultsOSRD
preplace port ctl_port -pg 1 -lvl 0 -x 0 -y 840 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 920 -defaultsOSRD
preplace port port-id_tx_axi_clk -pg 1 -lvl 0 -x 0 -y 2020 -defaultsOSRD
preplace port port-id_rx_axi_clk -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port port-id_tx_core_reset -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace port port-id_rx_core_reset -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_rx_macif_clk -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD
preplace port port-id_tx_macif_clk -pg 1 -lvl 0 -x 0 -y 2120 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 1000 -defaultsOSRD
preplace port port-id_IBUFDS_ODIV2 -pg 1 -lvl 3 -x 950 -y 220 -defaultsOSRD
preplace port port-id_gtpowergood_0 -pg 1 -lvl 3 -x 950 -y 140 -defaultsOSRD
preplace port port-id_gtpowergood_1 -pg 1 -lvl 3 -x 950 -y 300 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena0 -pg 1 -lvl 0 -x 0 -y 1580 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena1 -pg 1 -lvl 0 -x 0 -y 1600 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena2 -pg 1 -lvl 0 -x 0 -y 1620 -defaultsOSRD
preplace port port-id_tx_axis_tuser_ena3 -pg 1 -lvl 0 -x 0 -y 1640 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop0 -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop1 -pg 1 -lvl 0 -x 0 -y 1680 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop2 -pg 1 -lvl 0 -x 0 -y 1700 -defaultsOSRD
preplace port port-id_tx_axis_tuser_eop3 -pg 1 -lvl 0 -x 0 -y 1720 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err0 -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err1 -pg 1 -lvl 0 -x 0 -y 1760 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err2 -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace port port-id_tx_axis_tuser_err3 -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop0 -pg 1 -lvl 0 -x 0 -y 1900 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop1 -pg 1 -lvl 0 -x 0 -y 1920 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop2 -pg 1 -lvl 0 -x 0 -y 1940 -defaultsOSRD
preplace port port-id_tx_axis_tuser_sop3 -pg 1 -lvl 0 -x 0 -y 1960 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 1980 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x 0 -y 2000 -defaultsOSRD
preplace port port-id_gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 2260 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 2240 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena0 -pg 1 -lvl 3 -x 950 -y 420 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena1 -pg 1 -lvl 3 -x 950 -y 440 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena2 -pg 1 -lvl 3 -x 950 -y 460 -defaultsOSRD
preplace port port-id_rx_axis_tuser_ena3 -pg 1 -lvl 3 -x 950 -y 480 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop0 -pg 1 -lvl 3 -x 950 -y 500 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop1 -pg 1 -lvl 3 -x 950 -y 520 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop2 -pg 1 -lvl 3 -x 950 -y 540 -defaultsOSRD
preplace port port-id_rx_axis_tuser_eop3 -pg 1 -lvl 3 -x 950 -y 560 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err0 -pg 1 -lvl 3 -x 950 -y 580 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err1 -pg 1 -lvl 3 -x 950 -y 600 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err2 -pg 1 -lvl 3 -x 950 -y 620 -defaultsOSRD
preplace port port-id_rx_axis_tuser_err3 -pg 1 -lvl 3 -x 950 -y 640 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop0 -pg 1 -lvl 3 -x 950 -y 740 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop1 -pg 1 -lvl 3 -x 950 -y 760 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop2 -pg 1 -lvl 3 -x 950 -y 780 -defaultsOSRD
preplace port port-id_rx_axis_tuser_sop3 -pg 1 -lvl 3 -x 950 -y 800 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 3 -x 950 -y 820 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 3 -x 950 -y 840 -defaultsOSRD
preplace port port-id_tx_axis_taf_0 -pg 1 -lvl 3 -x 950 -y 2440 -defaultsOSRD
preplace port port-id_tx_axis_taf_1 -pg 1 -lvl 3 -x 950 -y 2460 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 3 -x 950 -y 2480 -defaultsOSRD
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 3 -x 950 -y 2500 -defaultsOSRD
preplace port port-id_rx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_0 -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_1 -pg 1 -lvl 0 -x 0 -y 1320 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_2 -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_3 -pg 1 -lvl 0 -x 0 -y 1360 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_4 -pg 1 -lvl 0 -x 0 -y 1380 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagin_5 -pg 1 -lvl 0 -x 0 -y 1400 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_tick -pg 1 -lvl 0 -x 0 -y 1460 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_start -pg 1 -lvl 3 -x 950 -y 880 -defaultsOSRD
preplace port port-id_rx_lane_aligner_fill_valid -pg 1 -lvl 3 -x 950 -y 900 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 950 -y 940 -defaultsOSRD
preplace port port-id_rx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 960 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_0 -pg 1 -lvl 3 -x 950 -y 1040 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_1 -pg 1 -lvl 3 -x 950 -y 1060 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_2 -pg 1 -lvl 3 -x 950 -y 1080 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_3 -pg 1 -lvl 3 -x 950 -y 1100 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_4 -pg 1 -lvl 3 -x 950 -y 1120 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_restart_5 -pg 1 -lvl 3 -x 950 -y 1140 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_0 -pg 1 -lvl 3 -x 950 -y 1160 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_1 -pg 1 -lvl 3 -x 950 -y 1180 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_2 -pg 1 -lvl 3 -x 950 -y 1200 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_3 -pg 1 -lvl 3 -x 950 -y 1220 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_4 -pg 1 -lvl 3 -x 950 -y 1240 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_5 -pg 1 -lvl 3 -x 950 -y 1260 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_6 -pg 1 -lvl 3 -x 950 -y 1280 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_7 -pg 1 -lvl 3 -x 950 -y 1300 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_8 -pg 1 -lvl 3 -x 950 -y 1320 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_9 -pg 1 -lvl 3 -x 950 -y 1340 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_10 -pg 1 -lvl 3 -x 950 -y 1360 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_11 -pg 1 -lvl 3 -x 950 -y 1380 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_12 -pg 1 -lvl 3 -x 950 -y 1400 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_13 -pg 1 -lvl 3 -x 950 -y 1420 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_14 -pg 1 -lvl 3 -x 950 -y 1440 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_15 -pg 1 -lvl 3 -x 950 -y 1460 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_16 -pg 1 -lvl 3 -x 950 -y 1480 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_17 -pg 1 -lvl 3 -x 950 -y 1500 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_18 -pg 1 -lvl 3 -x 950 -y 1520 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_19 -pg 1 -lvl 3 -x 950 -y 1540 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_20 -pg 1 -lvl 3 -x 950 -y 1560 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_21 -pg 1 -lvl 3 -x 950 -y 1580 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_22 -pg 1 -lvl 3 -x 950 -y 1600 -defaultsOSRD
preplace port port-id_rx_serdes_albuf_slip_23 -pg 1 -lvl 3 -x 950 -y 1620 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_0 -pg 1 -lvl 3 -x 950 -y 1640 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_1 -pg 1 -lvl 3 -x 950 -y 1660 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_2 -pg 1 -lvl 3 -x 950 -y 1680 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_3 -pg 1 -lvl 3 -x 950 -y 1700 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_4 -pg 1 -lvl 3 -x 950 -y 1720 -defaultsOSRD
preplace port port-id_rx_serdes_fifo_flagout_5 -pg 1 -lvl 3 -x 950 -y 1740 -defaultsOSRD
preplace port port-id_rx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 1800 -defaultsOSRD
preplace port port-id_c0_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 1900 -defaultsOSRD
preplace port port-id_c1_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2000 -defaultsOSRD
preplace port port-id_c2_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2100 -defaultsOSRD
preplace port port-id_c3_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2200 -defaultsOSRD
preplace port port-id_c4_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2300 -defaultsOSRD
preplace port port-id_c5_stat_rx_corrected_lane_delay_valid -pg 1 -lvl 3 -x 950 -y 2400 -defaultsOSRD
preplace port port-id_tx_all_channel_mac_pm_rdy -pg 1 -lvl 3 -x 950 -y 2420 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_start -pg 1 -lvl 3 -x 950 -y 2540 -defaultsOSRD
preplace port port-id_tx_pcs_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 2560 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_0 -pg 1 -lvl 3 -x 950 -y 2600 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_1 -pg 1 -lvl 3 -x 950 -y 2620 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_2 -pg 1 -lvl 3 -x 950 -y 2640 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_3 -pg 1 -lvl 3 -x 950 -y 2660 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_4 -pg 1 -lvl 3 -x 950 -y 2680 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_5 -pg 1 -lvl 3 -x 950 -y 2700 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_0 -pg 1 -lvl 3 -x 950 -y 2720 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_1 -pg 1 -lvl 3 -x 950 -y 2740 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_2 -pg 1 -lvl 3 -x 950 -y 2760 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_3 -pg 1 -lvl 3 -x 950 -y 2780 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_4 -pg 1 -lvl 3 -x 950 -y 2800 -defaultsOSRD
preplace port port-id_tx_serdes_is_am_prefifo_5 -pg 1 -lvl 3 -x 950 -y 2820 -defaultsOSRD
preplace port port-id_tx_tsmac_tdm_stats_valid -pg 1 -lvl 3 -x 950 -y 2880 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 2280 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_0 -pg 1 -lvl 0 -x 0 -y 2300 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_0 -pg 1 -lvl 3 -x 950 -y 2900 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_0 -pg 1 -lvl 3 -x 950 -y 2920 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 2320 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_1 -pg 1 -lvl 0 -x 0 -y 2340 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_1 -pg 1 -lvl 3 -x 950 -y 2940 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_1 -pg 1 -lvl 3 -x 950 -y 2960 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 2360 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_2 -pg 1 -lvl 0 -x 0 -y 2380 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_2 -pg 1 -lvl 3 -x 950 -y 2980 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_2 -pg 1 -lvl 3 -x 950 -y 3000 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 2400 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_3 -pg 1 -lvl 0 -x 0 -y 2420 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_3 -pg 1 -lvl 3 -x 950 -y 3020 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_3 -pg 1 -lvl 3 -x 950 -y 3040 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_4 -pg 1 -lvl 0 -x 0 -y 2440 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_4 -pg 1 -lvl 0 -x 0 -y 2460 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_4 -pg 1 -lvl 3 -x 950 -y 3060 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_4 -pg 1 -lvl 3 -x 950 -y 3080 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_5 -pg 1 -lvl 0 -x 0 -y 2480 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_5 -pg 1 -lvl 0 -x 0 -y 2500 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_5 -pg 1 -lvl 3 -x 950 -y 3100 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_5 -pg 1 -lvl 3 -x 950 -y 3120 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_6 -pg 1 -lvl 0 -x 0 -y 2520 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_6 -pg 1 -lvl 0 -x 0 -y 2540 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_6 -pg 1 -lvl 3 -x 950 -y 3140 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_6 -pg 1 -lvl 3 -x 950 -y 3160 -defaultsOSRD
preplace port port-id_gt_reset_tx_datapath_in_7 -pg 1 -lvl 0 -x 0 -y 2560 -defaultsOSRD
preplace port port-id_gt_reset_rx_datapath_in_7 -pg 1 -lvl 0 -x 0 -y 2580 -defaultsOSRD
preplace port port-id_gt_tx_reset_done_out_7 -pg 1 -lvl 3 -x 950 -y 3180 -defaultsOSRD
preplace port port-id_gt_rx_reset_done_out_7 -pg 1 -lvl 3 -x 950 -y 3200 -defaultsOSRD
preplace port port-id_tx_core_clk -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port port-id_rx_core_clk -pg 1 -lvl 0 -x 0 -y 1200 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 0 -x 0 -y 2220 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 0 -x 0 -y 1420 -defaultsOSRD
preplace portBus gt_txprecursor -pg 1 -lvl 0 -x 0 -y 880 -defaultsOSRD
preplace portBus gt_txpostcursor -pg 1 -lvl 0 -x 0 -y 860 -defaultsOSRD
preplace portBus gt_txmaincursor -pg 1 -lvl 0 -x 0 -y 900 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_0 -pg 1 -lvl 3 -x 950 -y 240 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_0 -pg 1 -lvl 3 -x 950 -y 160 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_0 -pg 1 -lvl 3 -x 950 -y 320 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_0 -pg 1 -lvl 3 -x 950 -y 180 -defaultsOSRD
preplace portBus ch0_loopback_0 -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus ch0_tx_usr_clk_1 -pg 1 -lvl 3 -x 950 -y 260 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2_1 -pg 1 -lvl 3 -x 950 -y 280 -defaultsOSRD
preplace portBus ch0_rx_usr_clk_1 -pg 1 -lvl 3 -x 950 -y 100 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2_1 -pg 1 -lvl 3 -x 950 -y 120 -defaultsOSRD
preplace portBus gpo -pg 1 -lvl 3 -x 950 -y 200 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace portBus tx_axis_tdata1 -pg 1 -lvl 0 -x 0 -y 1520 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x 0 -y 1540 -defaultsOSRD
preplace portBus tx_axis_tdata3 -pg 1 -lvl 0 -x 0 -y 1560 -defaultsOSRD
preplace portBus tx_axis_tuser_mty0 -pg 1 -lvl 0 -x 0 -y 1820 -defaultsOSRD
preplace portBus tx_axis_tuser_mty1 -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace portBus tx_axis_tuser_mty2 -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace portBus tx_axis_tuser_mty3 -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace portBus tx_preamblein_0 -pg 1 -lvl 0 -x 0 -y 2160 -defaultsOSRD
preplace portBus tx_preamblein_1 -pg 1 -lvl 0 -x 0 -y 2180 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 3 -x 950 -y 340 -defaultsOSRD
preplace portBus rx_axis_tdata1 -pg 1 -lvl 3 -x 950 -y 360 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 3 -x 950 -y 380 -defaultsOSRD
preplace portBus rx_axis_tdata3 -pg 1 -lvl 3 -x 950 -y 400 -defaultsOSRD
preplace portBus rx_axis_tuser_mty0 -pg 1 -lvl 3 -x 950 -y 660 -defaultsOSRD
preplace portBus rx_axis_tuser_mty1 -pg 1 -lvl 3 -x 950 -y 680 -defaultsOSRD
preplace portBus rx_axis_tuser_mty2 -pg 1 -lvl 3 -x 950 -y 700 -defaultsOSRD
preplace portBus rx_axis_tuser_mty3 -pg 1 -lvl 3 -x 950 -y 720 -defaultsOSRD
preplace portBus ctl_rsvd_in -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace portBus rsvd_in_rx_mac -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace portBus rsvd_in_rx_phy -pg 1 -lvl 0 -x 0 -y 1080 -defaultsOSRD
preplace portBus rx_channel_flush -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace portBus tx_channel_flush -pg 1 -lvl 0 -x 0 -y 2040 -defaultsOSRD
preplace portBus rx_lane_aligner_fill -pg 1 -lvl 3 -x 950 -y 860 -defaultsOSRD
preplace portBus rx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 920 -defaultsOSRD
preplace portBus rx_port_pm_rdy -pg 1 -lvl 3 -x 950 -y 980 -defaultsOSRD
preplace portBus rx_preambleout_0 -pg 1 -lvl 3 -x 950 -y 1000 -defaultsOSRD
preplace portBus rx_preambleout_1 -pg 1 -lvl 3 -x 950 -y 1020 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 1760 -defaultsOSRD
preplace portBus rx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 950 -y 1780 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 1820 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 1840 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 1860 -defaultsOSRD
preplace portBus c0_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 1880 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 1920 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 1940 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 1960 -defaultsOSRD
preplace portBus c1_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 1980 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2020 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2040 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2060 -defaultsOSRD
preplace portBus c2_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2080 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2120 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2140 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2160 -defaultsOSRD
preplace portBus c3_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2180 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2220 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2240 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2260 -defaultsOSRD
preplace portBus c4_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2280 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_0 -pg 1 -lvl 3 -x 950 -y 2320 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_1 -pg 1 -lvl 3 -x 950 -y 2340 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_2 -pg 1 -lvl 3 -x 950 -y 2360 -defaultsOSRD
preplace portBus c5_stat_rx_corrected_lane_delay_3 -pg 1 -lvl 3 -x 950 -y 2380 -defaultsOSRD
preplace portBus tx_pcs_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 2520 -defaultsOSRD
preplace portBus tx_port_pm_rdy -pg 1 -lvl 3 -x 950 -y 2580 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_data -pg 1 -lvl 3 -x 950 -y 2840 -defaultsOSRD
preplace portBus tx_tsmac_tdm_stats_id -pg 1 -lvl 3 -x 950 -y 2860 -defaultsOSRD
preplace portBus tx_serdes_clk -pg 1 -lvl 0 -x 0 -y 2200 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1120 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 2100 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 1240 -defaultsOSRD
preplace portBus ts_clk -pg 1 -lvl 0 -x 0 -y 1440 -defaultsOSRD
preplace portBus tx_port_pm_tick -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace portBus rx_port_pm_tick -pg 1 -lvl 0 -x 0 -y 1160 -defaultsOSRD
preplace inst dcmac_ip -pg 1 -lvl 2 -x 670 -y 1630 -defaultsOSRD
preplace inst dcmac_helper -pg 1 -lvl 1 -x 200 -y 970 -defaultsOSRD
preplace netloc apb3clk_quad_1 1 0 2 70J 880 360J
preplace netloc tx_axi_clk_1 1 0 2 NJ 2020 NJ
preplace netloc rx_axi_clk_1 1 0 2 NJ 1140 NJ
preplace netloc tx_core_reset_1 1 0 2 NJ 2080 NJ
preplace netloc rx_core_reset_1 1 0 2 NJ 1220 NJ
preplace netloc tx_serdes_reset_1 1 0 2 NJ 2220 NJ
preplace netloc rx_serdes_reset_1 1 0 2 NJ 1420 NJ
preplace netloc rx_macif_clk_1 1 0 2 NJ 1260 NJ
preplace netloc tx_macif_clk_1 1 0 2 NJ 2120 NJ
preplace netloc s_axi_aclk_1 1 0 2 60J 1070 370J
preplace netloc s_axi_aresetn_1 1 0 2 70J 1060 360J
preplace netloc bufg_gt_odiv2_usrclk 1 2 1 NJ 220
preplace netloc gt_txprecursor_1 1 0 2 40J 860 380J
preplace netloc gt_txpostcursor_1 1 0 2 30J 850 390J
preplace netloc gt_txmaincursor_1 1 0 2 60J 870 370J
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O1 1 2 1 NJ 240
preplace netloc util_ds_buf_mbufg_tx_0_MBUFG_GT_O2 1 2 1 NJ 160
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O1 1 2 1 NJ 320
preplace netloc util_ds_buf_mbufg_rx_0_MBUFG_GT_O2 1 2 1 NJ 180
preplace netloc gt_quad_base_gtpowergood 1 2 1 NJ 140
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O1 1 2 1 NJ 260
preplace netloc util_ds_buf_mbufg_tx_1_MBUFG_GT_O2 1 2 1 NJ 280
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O1 1 2 1 NJ 100
preplace netloc util_ds_buf_mbufg_rx_1_MBUFG_GT_O2 1 2 1 NJ 120
preplace netloc gt_quad_base_1_gtpowergood 1 2 1 NJ 300
preplace netloc gt_quad_base_gpo 1 2 1 NJ 200
preplace netloc tx_axis_tdata0_1 1 0 2 NJ 1500 NJ
preplace netloc tx_axis_tdata1_1 1 0 2 NJ 1520 NJ
preplace netloc tx_axis_tdata2_1 1 0 2 NJ 1540 NJ
preplace netloc tx_axis_tdata3_1 1 0 2 NJ 1560 NJ
preplace netloc tx_axis_tuser_ena0_1 1 0 2 NJ 1580 NJ
preplace netloc tx_axis_tuser_ena1_1 1 0 2 NJ 1600 NJ
preplace netloc tx_axis_tuser_ena2_1 1 0 2 NJ 1620 NJ
preplace netloc tx_axis_tuser_ena3_1 1 0 2 NJ 1640 NJ
preplace netloc tx_axis_tuser_eop0_1 1 0 2 NJ 1660 NJ
preplace netloc tx_axis_tuser_eop1_1 1 0 2 NJ 1680 NJ
preplace netloc tx_axis_tuser_eop2_1 1 0 2 NJ 1700 NJ
preplace netloc tx_axis_tuser_eop3_1 1 0 2 NJ 1720 NJ
preplace netloc tx_axis_tuser_err0_1 1 0 2 NJ 1740 NJ
preplace netloc tx_axis_tuser_err1_1 1 0 2 NJ 1760 NJ
preplace netloc tx_axis_tuser_err2_1 1 0 2 NJ 1780 NJ
preplace netloc tx_axis_tuser_err3_1 1 0 2 NJ 1800 NJ
preplace netloc tx_axis_tuser_mty0_1 1 0 2 NJ 1820 NJ
preplace netloc tx_axis_tuser_mty1_1 1 0 2 NJ 1840 NJ
preplace netloc tx_axis_tuser_mty2_1 1 0 2 NJ 1860 NJ
preplace netloc tx_axis_tuser_mty3_1 1 0 2 NJ 1880 NJ
preplace netloc tx_axis_tuser_sop0_1 1 0 2 NJ 1900 NJ
preplace netloc tx_axis_tuser_sop1_1 1 0 2 NJ 1920 NJ
preplace netloc tx_axis_tuser_sop2_1 1 0 2 NJ 1940 NJ
preplace netloc tx_axis_tuser_sop3_1 1 0 2 NJ 1960 NJ
preplace netloc tx_axis_tvalid_0_1 1 0 2 NJ 1980 NJ
preplace netloc tx_axis_tvalid_1_1 1 0 2 NJ 2000 NJ
preplace netloc tx_preamblein_0_1 1 0 2 NJ 2160 NJ
preplace netloc tx_preamblein_1_1 1 0 2 NJ 2180 NJ
preplace netloc gt_reset_all_in_1 1 0 2 NJ 2260 NJ
preplace netloc gtpowergood_in_1 1 0 2 NJ 2240 NJ
preplace netloc dcmac_0_rx_axis_tdata0 1 2 1 NJ 340
preplace netloc dcmac_0_rx_axis_tdata1 1 2 1 NJ 360
preplace netloc dcmac_0_rx_axis_tdata2 1 2 1 NJ 380
preplace netloc dcmac_0_rx_axis_tdata3 1 2 1 NJ 400
preplace netloc dcmac_0_rx_axis_tuser_ena0 1 2 1 NJ 420
preplace netloc dcmac_0_rx_axis_tuser_ena1 1 2 1 NJ 440
preplace netloc dcmac_0_rx_axis_tuser_ena2 1 2 1 NJ 460
preplace netloc dcmac_0_rx_axis_tuser_ena3 1 2 1 NJ 480
preplace netloc dcmac_0_rx_axis_tuser_eop0 1 2 1 NJ 500
preplace netloc dcmac_0_rx_axis_tuser_eop1 1 2 1 NJ 520
preplace netloc dcmac_0_rx_axis_tuser_eop2 1 2 1 NJ 540
preplace netloc dcmac_0_rx_axis_tuser_eop3 1 2 1 NJ 560
preplace netloc dcmac_0_rx_axis_tuser_err0 1 2 1 NJ 580
preplace netloc dcmac_0_rx_axis_tuser_err1 1 2 1 NJ 600
preplace netloc dcmac_0_rx_axis_tuser_err2 1 2 1 NJ 620
preplace netloc dcmac_0_rx_axis_tuser_err3 1 2 1 NJ 640
preplace netloc dcmac_0_rx_axis_tuser_mty0 1 2 1 NJ 660
preplace netloc dcmac_0_rx_axis_tuser_mty1 1 2 1 NJ 680
preplace netloc dcmac_0_rx_axis_tuser_mty2 1 2 1 NJ 700
preplace netloc dcmac_0_rx_axis_tuser_mty3 1 2 1 NJ 720
preplace netloc dcmac_0_rx_axis_tuser_sop0 1 2 1 NJ 740
preplace netloc dcmac_0_rx_axis_tuser_sop1 1 2 1 NJ 760
preplace netloc dcmac_0_rx_axis_tuser_sop2 1 2 1 NJ 780
preplace netloc dcmac_0_rx_axis_tuser_sop3 1 2 1 NJ 800
preplace netloc dcmac_0_rx_axis_tvalid_0 1 2 1 NJ 820
preplace netloc dcmac_0_rx_axis_tvalid_1 1 2 1 NJ 840
preplace netloc dcmac_0_tx_axis_taf_0 1 2 1 NJ 2440
preplace netloc dcmac_0_tx_axis_taf_1 1 2 1 NJ 2460
preplace netloc dcmac_0_tx_axis_tready_0 1 2 1 NJ 2480
preplace netloc dcmac_0_tx_axis_tready_1 1 2 1 NJ 2500
preplace netloc ctl_rsvd_in_1 1 0 2 50J 1080 380J
preplace netloc rsvd_in_rx_mac_1 1 0 2 40J 1090 390J
preplace netloc rsvd_in_rx_phy_1 1 0 2 30J 1100 400J
preplace netloc rx_all_channel_mac_pm_tick_1 1 0 2 20J 1110 410J
preplace netloc rx_channel_flush_1 1 0 2 NJ 1180 NJ
preplace netloc rx_serdes_fifo_flagin_0_1 1 0 2 NJ 1300 NJ
preplace netloc rx_serdes_fifo_flagin_1_1 1 0 2 NJ 1320 NJ
preplace netloc rx_serdes_fifo_flagin_2_1 1 0 2 NJ 1340 NJ
preplace netloc rx_serdes_fifo_flagin_3_1 1 0 2 NJ 1360 NJ
preplace netloc rx_serdes_fifo_flagin_4_1 1 0 2 NJ 1380 NJ
preplace netloc rx_serdes_fifo_flagin_5_1 1 0 2 NJ 1400 NJ
preplace netloc tx_all_channel_mac_pm_tick_1 1 0 2 NJ 1460 NJ
preplace netloc tx_channel_flush_1 1 0 2 NJ 2040 NJ
preplace netloc dcmac_0_rx_lane_aligner_fill 1 2 1 NJ 860
preplace netloc dcmac_0_rx_lane_aligner_fill_start 1 2 1 NJ 880
preplace netloc dcmac_0_rx_lane_aligner_fill_valid 1 2 1 NJ 900
preplace netloc dcmac_0_rx_pcs_tdm_stats_data 1 2 1 NJ 920
preplace netloc dcmac_0_rx_pcs_tdm_stats_start 1 2 1 NJ 940
preplace netloc dcmac_0_rx_pcs_tdm_stats_valid 1 2 1 NJ 960
preplace netloc dcmac_0_rx_port_pm_rdy 1 2 1 NJ 980
preplace netloc dcmac_0_rx_preambleout_0 1 2 1 NJ 1000
preplace netloc dcmac_0_rx_preambleout_1 1 2 1 NJ 1020
preplace netloc dcmac_0_rx_serdes_albuf_restart_0 1 2 1 NJ 1040
preplace netloc dcmac_0_rx_serdes_albuf_restart_1 1 2 1 NJ 1060
preplace netloc dcmac_0_rx_serdes_albuf_restart_2 1 2 1 NJ 1080
preplace netloc dcmac_0_rx_serdes_albuf_restart_3 1 2 1 NJ 1100
preplace netloc dcmac_0_rx_serdes_albuf_restart_4 1 2 1 NJ 1120
preplace netloc dcmac_0_rx_serdes_albuf_restart_5 1 2 1 NJ 1140
preplace netloc dcmac_0_rx_serdes_albuf_slip_0 1 2 1 NJ 1160
preplace netloc dcmac_0_rx_serdes_albuf_slip_1 1 2 1 NJ 1180
preplace netloc dcmac_0_rx_serdes_albuf_slip_2 1 2 1 NJ 1200
preplace netloc dcmac_0_rx_serdes_albuf_slip_3 1 2 1 NJ 1220
preplace netloc dcmac_0_rx_serdes_albuf_slip_4 1 2 1 NJ 1240
preplace netloc dcmac_0_rx_serdes_albuf_slip_5 1 2 1 NJ 1260
preplace netloc dcmac_0_rx_serdes_albuf_slip_6 1 2 1 NJ 1280
preplace netloc dcmac_0_rx_serdes_albuf_slip_7 1 2 1 NJ 1300
preplace netloc dcmac_0_rx_serdes_albuf_slip_8 1 2 1 NJ 1320
preplace netloc dcmac_0_rx_serdes_albuf_slip_9 1 2 1 NJ 1340
preplace netloc dcmac_0_rx_serdes_albuf_slip_10 1 2 1 NJ 1360
preplace netloc dcmac_0_rx_serdes_albuf_slip_11 1 2 1 NJ 1380
preplace netloc dcmac_0_rx_serdes_albuf_slip_12 1 2 1 NJ 1400
preplace netloc dcmac_0_rx_serdes_albuf_slip_13 1 2 1 NJ 1420
preplace netloc dcmac_0_rx_serdes_albuf_slip_14 1 2 1 NJ 1440
preplace netloc dcmac_0_rx_serdes_albuf_slip_15 1 2 1 NJ 1460
preplace netloc dcmac_0_rx_serdes_albuf_slip_16 1 2 1 NJ 1480
preplace netloc dcmac_0_rx_serdes_albuf_slip_17 1 2 1 NJ 1500
preplace netloc dcmac_0_rx_serdes_albuf_slip_18 1 2 1 NJ 1520
preplace netloc dcmac_0_rx_serdes_albuf_slip_19 1 2 1 NJ 1540
preplace netloc dcmac_0_rx_serdes_albuf_slip_20 1 2 1 NJ 1560
preplace netloc dcmac_0_rx_serdes_albuf_slip_21 1 2 1 NJ 1580
preplace netloc dcmac_0_rx_serdes_albuf_slip_22 1 2 1 NJ 1600
preplace netloc dcmac_0_rx_serdes_albuf_slip_23 1 2 1 NJ 1620
preplace netloc dcmac_0_rx_serdes_fifo_flagout_0 1 2 1 NJ 1640
preplace netloc dcmac_0_rx_serdes_fifo_flagout_1 1 2 1 NJ 1660
preplace netloc dcmac_0_rx_serdes_fifo_flagout_2 1 2 1 NJ 1680
preplace netloc dcmac_0_rx_serdes_fifo_flagout_3 1 2 1 NJ 1700
preplace netloc dcmac_0_rx_serdes_fifo_flagout_4 1 2 1 NJ 1720
preplace netloc dcmac_0_rx_serdes_fifo_flagout_5 1 2 1 NJ 1740
preplace netloc dcmac_0_rx_tsmac_tdm_stats_data 1 2 1 NJ 1760
preplace netloc dcmac_0_rx_tsmac_tdm_stats_id 1 2 1 NJ 1780
preplace netloc dcmac_0_rx_tsmac_tdm_stats_valid 1 2 1 NJ 1800
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_0 1 2 1 NJ 1820
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_1 1 2 1 NJ 1840
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_2 1 2 1 NJ 1860
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_3 1 2 1 NJ 1880
preplace netloc dcmac_0_c0_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 1900
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_0 1 2 1 NJ 1920
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_1 1 2 1 NJ 1940
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_2 1 2 1 NJ 1960
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_3 1 2 1 NJ 1980
preplace netloc dcmac_0_c1_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2000
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2020
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2040
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2060
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2080
preplace netloc dcmac_0_c2_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2100
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2120
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2140
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2160
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2180
preplace netloc dcmac_0_c3_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2200
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2220
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2240
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2260
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2280
preplace netloc dcmac_0_c4_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2300
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_0 1 2 1 NJ 2320
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_1 1 2 1 NJ 2340
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_2 1 2 1 NJ 2360
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_3 1 2 1 NJ 2380
preplace netloc dcmac_0_c5_stat_rx_corrected_lane_delay_valid 1 2 1 NJ 2400
preplace netloc dcmac_0_tx_all_channel_mac_pm_rdy 1 2 1 NJ 2420
preplace netloc dcmac_0_tx_pcs_tdm_stats_data 1 2 1 NJ 2520
preplace netloc dcmac_0_tx_pcs_tdm_stats_start 1 2 1 NJ 2540
preplace netloc dcmac_0_tx_pcs_tdm_stats_valid 1 2 1 NJ 2560
preplace netloc dcmac_0_tx_port_pm_rdy 1 2 1 NJ 2580
preplace netloc dcmac_0_tx_serdes_is_am_0 1 2 1 NJ 2600
preplace netloc dcmac_0_tx_serdes_is_am_1 1 2 1 NJ 2620
preplace netloc dcmac_0_tx_serdes_is_am_2 1 2 1 NJ 2640
preplace netloc dcmac_0_tx_serdes_is_am_3 1 2 1 NJ 2660
preplace netloc dcmac_0_tx_serdes_is_am_4 1 2 1 NJ 2680
preplace netloc dcmac_0_tx_serdes_is_am_5 1 2 1 NJ 2700
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_0 1 2 1 NJ 2720
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_1 1 2 1 NJ 2740
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_2 1 2 1 NJ 2760
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_3 1 2 1 NJ 2780
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_4 1 2 1 NJ 2800
preplace netloc dcmac_0_tx_serdes_is_am_prefifo_5 1 2 1 NJ 2820
preplace netloc dcmac_0_tx_tsmac_tdm_stats_data 1 2 1 NJ 2840
preplace netloc dcmac_0_tx_tsmac_tdm_stats_id 1 2 1 NJ 2860
preplace netloc dcmac_0_tx_tsmac_tdm_stats_valid 1 2 1 NJ 2880
preplace netloc gt_reset_tx_datapath_in_0_1 1 0 2 NJ 2280 NJ
preplace netloc gt_reset_rx_datapath_in_0_1 1 0 2 NJ 2300 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_0 1 2 1 NJ 2900
preplace netloc dcmac_0_gt_rx_reset_done_out_0 1 2 1 NJ 2920
preplace netloc gt_reset_tx_datapath_in_1_1 1 0 2 NJ 2320 NJ
preplace netloc gt_reset_rx_datapath_in_1_1 1 0 2 NJ 2340 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_1 1 2 1 NJ 2940
preplace netloc dcmac_0_gt_rx_reset_done_out_1 1 2 1 NJ 2960
preplace netloc gt_reset_tx_datapath_in_2_1 1 0 2 NJ 2360 NJ
preplace netloc gt_reset_rx_datapath_in_2_1 1 0 2 NJ 2380 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_2 1 2 1 NJ 2980
preplace netloc dcmac_0_gt_rx_reset_done_out_2 1 2 1 NJ 3000
preplace netloc gt_reset_tx_datapath_in_3_1 1 0 2 NJ 2400 NJ
preplace netloc gt_reset_rx_datapath_in_3_1 1 0 2 NJ 2420 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_3 1 2 1 NJ 3020
preplace netloc dcmac_0_gt_rx_reset_done_out_3 1 2 1 NJ 3040
preplace netloc gt_reset_tx_datapath_in_4_1 1 0 2 NJ 2440 NJ
preplace netloc gt_reset_rx_datapath_in_4_1 1 0 2 NJ 2460 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_4 1 2 1 NJ 3060
preplace netloc dcmac_0_gt_rx_reset_done_out_4 1 2 1 NJ 3080
preplace netloc gt_reset_tx_datapath_in_5_1 1 0 2 NJ 2480 NJ
preplace netloc gt_reset_rx_datapath_in_5_1 1 0 2 NJ 2500 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_5 1 2 1 NJ 3100
preplace netloc dcmac_0_gt_rx_reset_done_out_5 1 2 1 NJ 3120
preplace netloc gt_reset_tx_datapath_in_6_1 1 0 2 NJ 2520 NJ
preplace netloc gt_reset_rx_datapath_in_6_1 1 0 2 NJ 2540 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_6 1 2 1 NJ 3140
preplace netloc dcmac_0_gt_rx_reset_done_out_6 1 2 1 NJ 3160
preplace netloc gt_reset_tx_datapath_in_7_1 1 0 2 NJ 2560 NJ
preplace netloc gt_reset_rx_datapath_in_7_1 1 0 2 NJ 2580 NJ
preplace netloc dcmac_0_gt_tx_reset_done_out_7 1 2 1 NJ 3180
preplace netloc dcmac_0_gt_rx_reset_done_out_7 1 2 1 NJ 3200
preplace netloc tx_core_clk_1 1 0 2 NJ 2060 NJ
preplace netloc rx_core_clk_1 1 0 2 NJ 1200 NJ
preplace netloc tx_serdes_clk_1 1 0 2 NJ 2200 NJ
preplace netloc rx_serdes_clk_1 1 0 2 NJ 1280 NJ
preplace netloc tx_alt_serdes_clk_1 1 0 2 NJ 1480 NJ
preplace netloc rx_alt_serdes_clk_1 1 0 2 NJ 1120 NJ
preplace netloc tx_flexif_clk_1 1 0 2 NJ 2100 NJ
preplace netloc rx_flexif_clk_1 1 0 2 NJ 1240 NJ
preplace netloc ts_clk_1 1 0 2 NJ 1440 NJ
preplace netloc tx_port_pm_tick_1 1 0 2 NJ 2140 NJ
preplace netloc rx_port_pm_tick_1 1 0 2 NJ 1160 NJ
preplace netloc gt_rxcdrhold_0_1 1 1 1 330 980n
preplace netloc gt_rxcdrhold_1_1 1 1 1 340 920n
preplace netloc gt_loopback_1_1 1 1 1 350 960n
preplace netloc gt_loopback_0_1 1 1 1 N 940
preplace netloc gt_quad_base_GT_Serial 1 2 1 NJ 60
preplace netloc gt_quad_base_1_GT_Serial 1 2 1 NJ 80
preplace netloc CLK_IN_D_0_1 1 0 2 NJ 660 NJ
preplace netloc CLK_IN_D_1_1 1 0 2 NJ 680 NJ
preplace netloc s_axi_1 1 0 2 NJ 740 390J
preplace netloc ctl_txrx_port0_1 1 0 2 NJ 700 380J
preplace netloc ctl_txrx_port1_1 1 0 2 NJ 720 370J
preplace netloc ctl_txrx_port2_1 1 0 2 NJ 760 NJ
preplace netloc ctl_txrx_port3_1 1 0 2 NJ 780 NJ
preplace netloc ctl_txrx_port4_1 1 0 2 NJ 800 NJ
preplace netloc ctl_txrx_port5_1 1 0 2 NJ 820 NJ
preplace netloc ctl_port_1 1 0 2 NJ 840 NJ
levelinfo -pg 1 0 200 670 950
pagesize -pg 1 -db -bbox -sgen -260 0 1300 3250
"
}
0
