// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "08/23/2014 22:06:15"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MIPS32 (
	CLOCK_50,
	Write_Register_WB,
	Write_Data_WB,
	RegWrite_WB,
	PCSrc_MEM,
	RegWrite_MEM,
	MemtoReg_MEM,
	Branch_MEM,
	MemRead_MEM,
	MemWrite_MEM,
	Zero_MEM,
	ALU_Result_MEM,
	Write_Data_MEM,
	Write_Register_MEM);
input 	CLOCK_50;
input 	[4:0] Write_Register_WB;
input 	[31:0] Write_Data_WB;
input 	RegWrite_WB;
input 	PCSrc_MEM;
output 	RegWrite_MEM;
output 	MemtoReg_MEM;
output 	Branch_MEM;
output 	MemRead_MEM;
output 	MemWrite_MEM;
output 	Zero_MEM;
output 	[31:0] ALU_Result_MEM;
output 	Write_Data_MEM;
output 	[4:0] Write_Register_MEM;

// Design Ports Information
// RegWrite_MEM	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemtoReg_MEM	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Branch_MEM	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemRead_MEM	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MemWrite_MEM	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Zero_MEM	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[0]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[1]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[3]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[5]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[6]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[7]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[8]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[9]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[10]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[11]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[12]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[13]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[14]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[15]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[16]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[17]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[18]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[19]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[20]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[21]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[22]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[23]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[24]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[25]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[26]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[27]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[28]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[29]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[30]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ALU_Result_MEM[31]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Data_MEM	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_MEM[0]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_MEM[1]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_MEM[2]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_MEM[3]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Write_Register_MEM[4]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// RegWrite_WB	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[4]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[0]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[1]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[2]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Register_WB[3]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[2]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[1]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[0]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[20]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[19]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[18]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[17]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[16]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[15]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[14]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[13]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[12]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[11]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[10]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[9]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[8]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[7]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[6]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[5]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[4]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[3]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[22]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[21]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[23]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[24]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[28]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[27]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[26]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[25]	=>  Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[29]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[30]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// Write_Data_WB[31]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// PCSrc_MEM	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout ;
wire \EX_ALU|Add0~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~3_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout ;
wire \EX_ALU|Add0~12_combout ;
wire \EX_ALU|Add0~14_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout ;
wire \EX_ALU|Add0~18_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout ;
wire \EX_ALU|Add0~19_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout ;
wire \EX_ALU|Add0~20_combout ;
wire \EX_ALU|Add0~23_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout ;
wire \EX_ALU|Add0~24_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ;
wire \EX_ALU|Add0~25_combout ;
wire \EX_ALU|Add0~29_combout ;
wire \EX_ALU|Add0~66_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~5_combout ;
wire \EX_ALU|Add0~72_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout ;
wire \EX_ALU|Add0~78_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout ;
wire \EX_ALU|Add0~80_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout ;
wire \EX_ALU|Add0~90_combout ;
wire \EX_ALU|Add0~93_combout ;
wire \EX_ALU|Equal0~2_combout ;
wire \EX_ALU|Equal0~3_combout ;
wire \EX_ALU|Equal0~7_combout ;
wire \EX_ALU|WideOr1~0_combout ;
wire \EX_ALU|WideOr1~1_combout ;
wire \EX_ALU|WideOr1~2_combout ;
wire \EX_ALU|WideOr1~3_combout ;
wire \EX_ALU|WideOr1~4_combout ;
wire \EX_ALU|WideOr1~5_combout ;
wire \EX_ALU|WideOr1~6_combout ;
wire \EX_ALU|WideOr1~7_combout ;
wire \EX_ALU|WideOr1~8_combout ;
wire \EX_ALU|WideOr1~9_combout ;
wire \EX_ALU|WideOr1~combout ;
wire \EX_ALU|WideOr0~0_combout ;
wire \EX_ALU|WideOr0~1_combout ;
wire \EX_ALU|WideOr0~2_combout ;
wire \EX_ALU|WideOr0~3_combout ;
wire \EX_ALU|WideOr0~4_combout ;
wire \EX_ALU|WideOr0~5_combout ;
wire \EX_ALU|WideOr0~6_combout ;
wire \EX_ALU|WideOr0~7_combout ;
wire \EX_ALU|WideOr0~8_combout ;
wire \EX_ALU|WideOr0~9_combout ;
wire \EX_ALU|WideOr0~combout ;
wire \EX_ALU_Control|ALU_Control_EX[0]~6_combout ;
wire \EX_ALU|Mux31~0_combout ;
wire \ID_Control|RegWrite_ID~3_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~1_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~3_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~6_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~7_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~9_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~10_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~11_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~12_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~13_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~15_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~16_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~17_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~19_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~22_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~25_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~27_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~28_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~29_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~30_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \~GND~combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6_combout ;
wire \PCSrc_MEM~combout ;
wire \IF_PC_Mux|Next_PC_IF[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~9 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~13 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14_combout ;
wire \IF_PC_Mux|Next_PC_IF[6]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~15 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16_combout ;
wire \IF_PC_Mux|Next_PC_IF[7]~5_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12_combout ;
wire \IF_PC_Mux|Next_PC_IF[5]~3_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10_combout ;
wire \IF_PC_Mux|Next_PC_IF[4]~2_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8_combout ;
wire \IF_PC_Mux|Next_PC_IF[3]~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \ID_Control|RegWrite_ID~2_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder_combout ;
wire \ID_Control|RegWrite_ID~4_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~regout ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28 ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~regout ;
wire \EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ;
wire \ID_Control|Decoder0~1_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \EX_MEM_Pipeline_Stage|Branch_MEM~regout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~regout ;
wire \ID_Control|Decoder0~3_combout ;
wire \ID_EX_Pipeline_Stage|MemWrite_EX~regout ;
wire \EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ;
wire \ID_Control|ALUSrc_ID~1_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~regout ;
wire \ID_Registers|always2~0_combout ;
wire \RegWrite_WB~combout ;
wire \ID_Registers|always2~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ;
wire \ID_Registers|Equal1~0_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~18_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout ;
wire \ID_Control|Decoder0~4_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~2_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~0_combout ;
wire \EX_ALU|Add0~27_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~19_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout ;
wire \EX_ALU|Add0~28_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout ;
wire \ID_Registers|Equal0~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout ;
wire \ID_Registers|Read_Data_1_ID[3]~20_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2 ;
wire \ID_Registers|Read_Data_1_ID[2]~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout ;
wire \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout ;
wire \EX_ALU_Control|ALU_Control_EX[2]~1_combout ;
wire \EX_ALU|Add0~2_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \ID_Registers|Read_Data_2_ID[0]~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ;
wire \EX_ALU|Add0~3_combout ;
wire \EX_ALU|Add0~5_cout ;
wire \EX_ALU|Add0~7 ;
wire \EX_ALU|Add0~9 ;
wire \EX_ALU|Add0~11 ;
wire \EX_ALU|Add0~31 ;
wire \EX_ALU|Add0~33 ;
wire \EX_ALU|Add0~34_combout ;
wire \EX_ALU_Control|WideOr0~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[1]~4_combout ;
wire \EX_ALU|Mux29~0_combout ;
wire \EX_ALU|Mux26~0_combout ;
wire \EX_ALU|Add0~10_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20 ;
wire \ID_Registers|Read_Data_1_ID[20]~3_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19 ;
wire \ID_Registers|Read_Data_2_ID[19]~4_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout ;
wire \EX_ALU|Add0~13_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 ;
wire \ID_Registers|Read_Data_1_ID[18]~5_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17 ;
wire \ID_Registers|Read_Data_2_ID[17]~6_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout ;
wire \EX_ALU|Add0~15_combout ;
wire \EX_ALU|Add0~16_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout ;
wire \EX_ALU|Add0~17_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14 ;
wire \ID_Registers|Read_Data_1_ID[14]~9_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13 ;
wire \ID_Registers|Read_Data_1_ID[13]~10_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12 ;
wire \ID_Registers|Read_Data_1_ID[12]~11_combout ;
wire \EX_ALU|Add0~21_combout ;
wire \EX_ALU|Add0~22_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9 ;
wire \ID_Registers|Read_Data_1_ID[9]~14_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8 ;
wire \ID_Registers|Read_Data_1_ID[8]~15_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7 ;
wire \ID_Registers|Read_Data_1_ID[7]~16_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6 ;
wire \ID_Registers|Read_Data_2_ID[6]~17_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ;
wire \EX_ALU|Add0~26_combout ;
wire \EX_ALU|Add0~35 ;
wire \EX_ALU|Add0~37 ;
wire \EX_ALU|Add0~39 ;
wire \EX_ALU|Add0~41 ;
wire \EX_ALU|Add0~43 ;
wire \EX_ALU|Add0~45 ;
wire \EX_ALU|Add0~47 ;
wire \EX_ALU|Add0~49 ;
wire \EX_ALU|Add0~51 ;
wire \EX_ALU|Add0~53 ;
wire \EX_ALU|Add0~55 ;
wire \EX_ALU|Add0~57 ;
wire \EX_ALU|Add0~59 ;
wire \EX_ALU|Add0~61 ;
wire \EX_ALU|Add0~63 ;
wire \EX_ALU|Add0~64_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22 ;
wire \ID_Registers|Read_Data_1_ID[22]~21_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout ;
wire \EX_ALU|Add0~67_combout ;
wire \EX_ALU|Add0~65 ;
wire \EX_ALU|Add0~69 ;
wire \EX_ALU|Add0~70_combout ;
wire \EX_ALU|Equal0~0_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~24_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ;
wire \EX_ALU|Add0~75_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23 ;
wire \ID_Registers|Read_Data_1_ID[23]~23_combout ;
wire \EX_ALU|Add0~71 ;
wire \EX_ALU|Add0~74 ;
wire \EX_ALU|Add0~76_combout ;
wire \EX_ALU|Mux7~0_combout ;
wire \EX_ALU|Equal0~1_combout ;
wire \EX_ALU|Add0~32_combout ;
wire \EX_ALU|Add0~68_combout ;
wire \EX_ALU|Equal0~5_combout ;
wire \EX_ALU|Add0~36_combout ;
wire \EX_ALU|Add0~38_combout ;
wire \EX_ALU|Add0~40_combout ;
wire \EX_ALU|Equal0~6_combout ;
wire \EX_ALU|Add0~30_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31 ;
wire \ID_Registers|Read_Data_1_ID[31]~31_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31 ;
wire \ID_Registers|Read_Data_2_ID[31]~31_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ;
wire \EX_ALU|Add0~96_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30 ;
wire \ID_Registers|Read_Data_1_ID[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29 ;
wire \ID_Registers|Read_Data_1_ID[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28 ;
wire \ID_Registers|Read_Data_1_ID[28]~25_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27 ;
wire \ID_Registers|Read_Data_2_ID[27]~26_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout ;
wire \EX_ALU|Add0~79_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26 ;
wire \ID_Registers|Read_Data_1_ID[26]~27_combout ;
wire \EX_ALU|Add0~81_combout ;
wire \EX_ALU|Add0~77 ;
wire \EX_ALU|Add0~83 ;
wire \EX_ALU|Add0~85 ;
wire \EX_ALU|Add0~87 ;
wire \EX_ALU|Add0~89 ;
wire \EX_ALU|Add0~92 ;
wire \EX_ALU|Add0~95 ;
wire \EX_ALU|Add0~97_combout ;
wire \EX_ALU|Equal0~4_combout ;
wire \EX_ALU|Equal0~8_combout ;
wire \EX_ALU|Add0~50_combout ;
wire \EX_ALU|Add0~52_combout ;
wire \EX_ALU|Add0~48_combout ;
wire \EX_ALU|Equal0~9_combout ;
wire \EX_ALU|Add0~58_combout ;
wire \EX_ALU|Add0~60_combout ;
wire \EX_ALU|Add0~56_combout ;
wire \EX_ALU|Equal0~10_combout ;
wire \EX_ALU|Add0~6_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25 ;
wire \ID_Registers|Read_Data_1_ID[25]~28_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24 ;
wire \ID_Registers|Read_Data_1_ID[24]~24_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23 ;
wire \ID_Registers|Read_Data_2_ID[23]~23_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22 ;
wire \ID_Registers|Read_Data_2_ID[22]~21_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 ;
wire \ID_Registers|Read_Data_2_ID[18]~5_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16 ;
wire \ID_Registers|Read_Data_2_ID[16]~7_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15 ;
wire \ID_Registers|Read_Data_1_ID[15]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~12_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10 ;
wire \ID_Registers|Read_Data_2_ID[10]~13_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9 ;
wire \ID_Registers|Read_Data_2_ID[9]~14_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5 ;
wire \ID_Registers|Read_Data_1_ID[5]~18_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~20_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ;
wire \ID_Registers|Read_Data_1_ID[0]~2_combout ;
wire \EX_ALU|LessThan0~1_cout ;
wire \EX_ALU|LessThan0~3_cout ;
wire \EX_ALU|LessThan0~5_cout ;
wire \EX_ALU|LessThan0~7_cout ;
wire \EX_ALU|LessThan0~9_cout ;
wire \EX_ALU|LessThan0~11_cout ;
wire \EX_ALU|LessThan0~13_cout ;
wire \EX_ALU|LessThan0~15_cout ;
wire \EX_ALU|LessThan0~17_cout ;
wire \EX_ALU|LessThan0~19_cout ;
wire \EX_ALU|LessThan0~21_cout ;
wire \EX_ALU|LessThan0~23_cout ;
wire \EX_ALU|LessThan0~25_cout ;
wire \EX_ALU|LessThan0~27_cout ;
wire \EX_ALU|LessThan0~29_cout ;
wire \EX_ALU|LessThan0~31_cout ;
wire \EX_ALU|LessThan0~33_cout ;
wire \EX_ALU|LessThan0~35_cout ;
wire \EX_ALU|LessThan0~37_cout ;
wire \EX_ALU|LessThan0~39_cout ;
wire \EX_ALU|LessThan0~41_cout ;
wire \EX_ALU|LessThan0~43_cout ;
wire \EX_ALU|LessThan0~45_cout ;
wire \EX_ALU|LessThan0~47_cout ;
wire \EX_ALU|LessThan0~49_cout ;
wire \EX_ALU|LessThan0~51_cout ;
wire \EX_ALU|LessThan0~53_cout ;
wire \EX_ALU|LessThan0~55_cout ;
wire \EX_ALU|LessThan0~57_cout ;
wire \EX_ALU|LessThan0~59_cout ;
wire \EX_ALU|LessThan0~61_cout ;
wire \EX_ALU|LessThan0~62_combout ;
wire \EX_ALU|ALU_Result_EX~0_combout ;
wire \EX_ALU|Mux31~1_combout ;
wire \EX_ALU|Equal0~11_combout ;
wire \EX_ALU|Equal0~12_combout ;
wire \EX_MEM_Pipeline_Stage|Zero_MEM~regout ;
wire \EX_ALU|Add0~8_combout ;
wire \EX_ALU|Mux30~0_combout ;
wire \EX_ALU|Mux29~1_combout ;
wire \EX_ALU|Mux28~0_combout ;
wire \EX_ALU|Mux27~0_combout ;
wire \EX_ALU|Mux25~0_combout ;
wire \EX_ALU|Mux24~0_combout ;
wire \EX_ALU|Mux23~0_combout ;
wire \EX_ALU|Add0~42_combout ;
wire \EX_ALU|Mux22~0_combout ;
wire \EX_ALU|Add0~44_combout ;
wire \EX_ALU|Mux21~0_combout ;
wire \EX_ALU|Add0~46_combout ;
wire \EX_ALU|Mux20~0_combout ;
wire \EX_ALU|Mux19~0_combout ;
wire \EX_ALU|Mux18~0_combout ;
wire \EX_ALU|Mux17~0_combout ;
wire \EX_ALU|Add0~54_combout ;
wire \EX_ALU|Mux16~0_combout ;
wire \EX_ALU|Mux15~0_combout ;
wire \EX_ALU|Mux14~0_combout ;
wire \EX_ALU|Mux13~0_combout ;
wire \EX_ALU|Add0~62_combout ;
wire \EX_ALU|Mux12~0_combout ;
wire \EX_ALU|Mux11~0_combout ;
wire \EX_ALU|Mux10~0_combout ;
wire \EX_ALU|Mux9~0_combout ;
wire \EX_ALU|Add0~73_combout ;
wire \EX_ALU|Mux8~0_combout ;
wire \EX_ALU|Add0~82_combout ;
wire \EX_ALU|Mux6~0_combout ;
wire \EX_ALU|Add0~84_combout ;
wire \EX_ALU|Mux5~0_combout ;
wire \EX_ALU|Add0~86_combout ;
wire \EX_ALU|Mux4~0_combout ;
wire \EX_ALU|Add0~88_combout ;
wire \EX_ALU|Mux3~0_combout ;
wire \EX_ALU|Add0~91_combout ;
wire \EX_ALU|Mux2~0_combout ;
wire \EX_ALU|Add0~94_combout ;
wire \EX_ALU|Mux1~0_combout ;
wire \EX_ALU|Mux0~0_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|Write_Data_MEM~regout ;
wire \EX_Dest_Mux|Write_Register_EX[0]~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \EX_Dest_Mux|Write_Register_EX[1]~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[2]~2_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[3]~3_combout ;
wire \EX_Dest_Mux|Write_Register_EX[4]~4_combout ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|PC_Plus_4_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;
wire [4:0] \EX_MEM_Pipeline_Stage|Write_Register_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Branch_Dest_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|ALU_Result_MEM ;
wire [4:0] \Write_Register_WB~combout ;
wire [31:0] \Write_Data_WB~combout ;

wire [17:0] \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [17:0] \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ;
wire [13:0] \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [13:0] \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ;
wire [17:0] \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [13:0] \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;

assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [17];

assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus [17];

assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3~portadataout  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31  = \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [13];

assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31  = \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus [13];

assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];

assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3~portadataout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [5];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [6];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [7];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [8];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [9];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [10];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [11];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [12];
assign \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [13];

// Location: M4K_X13_Y23
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [20],\Write_Data_WB~combout [19],\Write_Data_WB~combout [18],\Write_Data_WB~combout [17],\Write_Data_WB~combout [16],\Write_Data_WB~combout [15],\Write_Data_WB~combout [14],\Write_Data_WB~combout [13],\Write_Data_WB~combout [12],\Write_Data_WB~combout [11],\Write_Data_WB~combout [10],
\Write_Data_WB~combout [9],\Write_Data_WB~combout [8],\Write_Data_WB~combout [7],\Write_Data_WB~combout [6],\Write_Data_WB~combout [2],\Write_Data_WB~combout [1],\Write_Data_WB~combout [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 18;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000400000001C00060001400040000C00020000400000000400000001C00060001400040000C00020000400000000400000001C00060001400040000C0002000040000;
// synopsys translate_on

// Location: M4K_X13_Y22
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [20],\Write_Data_WB~combout [19],\Write_Data_WB~combout [18],\Write_Data_WB~combout [17],\Write_Data_WB~combout [16],\Write_Data_WB~combout [15],\Write_Data_WB~combout [14],\Write_Data_WB~combout [13],\Write_Data_WB~combout [12],\Write_Data_WB~combout [11],\Write_Data_WB~combout [10],
\Write_Data_WB~combout [9],\Write_Data_WB~combout [8],\Write_Data_WB~combout [7],\Write_Data_WB~combout [6],\Write_Data_WB~combout [2],\Write_Data_WB~combout [1],\Write_Data_WB~combout [0]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_data_width = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_data_width = 18;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0 .mem_init0 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000400000001C00060001400040000C00020000400000000400000001C00060001400040000C00020000400000000400000001C00060001400040000C0002000040000;
// synopsys translate_on

// Location: M4K_X13_Y19
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [31],\Write_Data_WB~combout [30],\Write_Data_WB~combout [29],\Write_Data_WB~combout [28],\Write_Data_WB~combout [27],\Write_Data_WB~combout [26],\Write_Data_WB~combout [25],\Write_Data_WB~combout [24],\Write_Data_WB~combout [23],\Write_Data_WB~combout [22],\Write_Data_WB~combout [21],
\Write_Data_WB~combout [5],\Write_Data_WB~combout [4],\Write_Data_WB~combout [3]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 14;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 3;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 14;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 3;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000661998666159856611984661198466119846611984660D983660998266099826609982660998266059816601980660198066019806601980;
// synopsys translate_on

// Location: M4K_X13_Y18
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(\ID_Registers|always2~1_combout ),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(!\CLOCK_50~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(\ID_Registers|always2~1_combout ),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc,vcc}),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ,
\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ,\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 }),
	.portabyteenamasks(1'b1),
	.portbdatain({\Write_Data_WB~combout [31],\Write_Data_WB~combout [30],\Write_Data_WB~combout [29],\Write_Data_WB~combout [28],\Write_Data_WB~combout [27],\Write_Data_WB~combout [26],\Write_Data_WB~combout [25],\Write_Data_WB~combout [24],\Write_Data_WB~combout [23],\Write_Data_WB~combout [22],\Write_Data_WB~combout [21],
\Write_Data_WB~combout [5],\Write_Data_WB~combout [4],\Write_Data_WB~combout [3]}),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\Write_Register_WB~combout [4],\Write_Register_WB~combout [3],\Write_Register_WB~combout [2],\Write_Register_WB~combout [1],\Write_Register_WB~combout [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_ovh1:auto_generated|altsyncram_ril1:altsyncram1|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .operation_mode = "bidir_dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_data_width = 14;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_first_bit_number = 3;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_address_width = 8;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_in_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_data_width = 14;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_first_bit_number = 3;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_last_address = 255;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_depth = 256;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .port_b_read_enable_write_enable_clock = "clock1";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000661998666159856611984661198466119846611984660D983660998266099826609982660998266059816601980660198066019806601980;
// synopsys translate_on

// Location: M4K_X13_Y21
cycloneii_ram_block \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\IF_PC_Reg|PC_IF [7],\IF_PC_Reg|PC_IF [6],\IF_PC_Reg|PC_IF [5],\IF_PC_Reg|PC_IF [4],\IF_PC_Reg|PC_IF [3],\IF_PC_Reg|PC_IF [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400000000000000002B8A0000000000000023444000000000000000450000000000000000000;
// synopsys translate_on

// Location: M4K_X13_Y20
cycloneii_ram_block \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(!\CLOCK_50~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(14'b00000000000000),
	.portaaddr({\IF_PC_Reg|PC_IF [7],\IF_PC_Reg|PC_IF [6],\IF_PC_Reg|PC_IF [5],\IF_PC_Reg|PC_IF [4],\IF_PC_Reg|PC_IF [3],\IF_PC_Reg|PC_IF [2],\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .init_file = "db/MIPS32.ram0_IF_Instruction_Memory_5cd28467.hdl.mif";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "IF_Instruction_Memory:IF_Instruction_Memory|altsyncram:Instruction_Memory_rtl_0|altsyncram_e381:auto_generated|ALTSYNCRAM";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 14;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 255;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 256;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 8;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 14;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020000000000000080100000000000000000000000000C000000000000000;
// synopsys translate_on

// Location: LCFF_X17_Y20_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]));

// Location: LCFF_X15_Y21_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[2]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]));

// Location: LCCOMB_X15_Y21_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~0 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~0 .lut_mask = 16'hFA50;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N12
cycloneii_lcell_comb \EX_ALU|Add0~1 (
// Equation(s):
// \EX_ALU|Add0~1_combout  = \EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~1 .lut_mask = 16'h556A;
defparam \EX_ALU|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]));

// Location: LCCOMB_X15_Y21_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~1 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~1 .lut_mask = 16'hCCAA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N10
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~3 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~3_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & 
// \EX_ALU_Control|ALU_Control_EX[2]~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~3 .lut_mask = 16'h0200;
defparam \EX_ALU_Control|ALU_Control_EX[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[20]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]));

// Location: LCCOMB_X16_Y21_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~3 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [20])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~3 .lut_mask = 16'hAAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N12
cycloneii_lcell_comb \EX_ALU|Add0~12 (
// Equation(s):
// \EX_ALU|Add0~12_combout  = \EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~12 .lut_mask = 16'h1E3C;
defparam \EX_ALU|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[19]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]));

// Location: LCCOMB_X17_Y21_N16
cycloneii_lcell_comb \EX_ALU|Add0~14 (
// Equation(s):
// \EX_ALU|Add0~14_combout  = \EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~14 .lut_mask = 16'h1E3C;
defparam \EX_ALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[17]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]));

// Location: LCFF_X14_Y22_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[16]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]));

// Location: LCFF_X15_Y19_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[15]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]));

// Location: LCFF_X15_Y21_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[14]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]));

// Location: LCCOMB_X15_Y21_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~9 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [14])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [14])))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~9 .lut_mask = 16'hF5A0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N30
cycloneii_lcell_comb \EX_ALU|Add0~18 (
// Equation(s):
// \EX_ALU|Add0~18_combout  = \EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~18 .lut_mask = 16'h1E5A;
defparam \EX_ALU|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[13]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]));

// Location: LCCOMB_X15_Y20_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~10 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [13]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~10 .lut_mask = 16'hEE44;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N26
cycloneii_lcell_comb \EX_ALU|Add0~19 (
// Equation(s):
// \EX_ALU|Add0~19_combout  = \EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~19 .lut_mask = 16'h15EA;
defparam \EX_ALU|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[12]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]));

// Location: LCCOMB_X15_Y20_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~11 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [12])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [12])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~11 .lut_mask = 16'hACAC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N28
cycloneii_lcell_comb \EX_ALU|Add0~20 (
// Equation(s):
// \EX_ALU|Add0~20_combout  = \EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~20 .lut_mask = 16'h3666;
defparam \EX_ALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [11]));

// Location: LCFF_X15_Y22_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[11]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]));

// Location: LCFF_X15_Y22_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[10]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]));

// Location: LCCOMB_X17_Y20_N10
cycloneii_lcell_comb \EX_ALU|Add0~23 (
// Equation(s):
// \EX_ALU|Add0~23_combout  = \EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~23 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]));

// Location: LCFF_X14_Y20_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[8]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]));

// Location: LCCOMB_X14_Y20_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~15 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [8]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~15 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N20
cycloneii_lcell_comb \EX_ALU|Add0~24 (
// Equation(s):
// \EX_ALU|Add0~24_combout  = \EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~24 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]));

// Location: LCFF_X14_Y20_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]));

// Location: LCCOMB_X14_Y20_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~16 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~16 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N14
cycloneii_lcell_comb \EX_ALU|Add0~25 (
// Equation(s):
// \EX_ALU|Add0~25_combout  = \EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~25 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[6]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]));

// Location: LCFF_X16_Y20_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[4]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]));

// Location: LCCOMB_X17_Y21_N20
cycloneii_lcell_comb \EX_ALU|Add0~29 (
// Equation(s):
// \EX_ALU|Add0~29_combout  = \EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~29 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N10
cycloneii_lcell_comb \EX_ALU|Add0~66 (
// Equation(s):
// \EX_ALU|Add0~66_combout  = \EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~66_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~66 .lut_mask = 16'h336C;
defparam \EX_ALU|Add0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[21]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]));

// Location: LCFF_X14_Y22_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[21]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]));

// Location: LCCOMB_X14_Y19_N14
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~5 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~5_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~5 .lut_mask = 16'h0300;
defparam \EX_ALU_Control|ALU_Control_EX[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N14
cycloneii_lcell_comb \EX_ALU|Add0~72 (
// Equation(s):
// \EX_ALU|Add0~72_combout  = \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~72_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~72 .lut_mask = 16'h5666;
defparam \EX_ALU|Add0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[28]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]));

// Location: LCCOMB_X16_Y21_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~25 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~25 .lut_mask = 16'hE2E2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N6
cycloneii_lcell_comb \EX_ALU|Add0~78 (
// Equation(s):
// \EX_ALU|Add0~78_combout  = \EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~78_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~78 .lut_mask = 16'h1E3C;
defparam \EX_ALU|Add0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[27]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]));

// Location: LCFF_X17_Y19_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[26]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]));

// Location: LCCOMB_X17_Y19_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~27 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~27 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N30
cycloneii_lcell_comb \EX_ALU|Add0~80 (
// Equation(s):
// \EX_ALU|Add0~80_combout  = \EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~80 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[25]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]));

// Location: LCCOMB_X17_Y19_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~28 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~28 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]));

// Location: LCCOMB_X17_Y19_N10
cycloneii_lcell_comb \EX_ALU|Add0~90 (
// Equation(s):
// \EX_ALU|Add0~90_combout  = \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~90_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~90 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]));

// Location: LCCOMB_X17_Y19_N0
cycloneii_lcell_comb \EX_ALU|Add0~93 (
// Equation(s):
// \EX_ALU|Add0~93_combout  = \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~93_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~93 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N18
cycloneii_lcell_comb \EX_ALU|Equal0~2 (
// Equation(s):
// \EX_ALU|Equal0~2_combout  = (\EX_ALU|Add0~84_combout ) # ((\EX_ALU|Add0~86_combout ) # ((\EX_ALU|Add0~94_combout ) # (\EX_ALU|Add0~91_combout )))

	.dataa(\EX_ALU|Add0~84_combout ),
	.datab(\EX_ALU|Add0~86_combout ),
	.datac(\EX_ALU|Add0~94_combout ),
	.datad(\EX_ALU|Add0~91_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~2 .lut_mask = 16'hFFFE;
defparam \EX_ALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N6
cycloneii_lcell_comb \EX_ALU|Equal0~3 (
// Equation(s):
// \EX_ALU|Equal0~3_combout  = ((!\EX_ALU|Add0~88_combout  & (!\EX_ALU|Add0~82_combout  & !\EX_ALU|Equal0~2_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Add0~88_combout ),
	.datab(\EX_ALU|Mux29~0_combout ),
	.datac(\EX_ALU|Add0~82_combout ),
	.datad(\EX_ALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~3 .lut_mask = 16'h3337;
defparam \EX_ALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N14
cycloneii_lcell_comb \EX_ALU|Equal0~7 (
// Equation(s):
// \EX_ALU|Equal0~7_combout  = ((!\EX_ALU|Add0~44_combout  & (!\EX_ALU|Add0~42_combout  & !\EX_ALU|Add0~46_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(\EX_ALU|Add0~44_combout ),
	.datac(\EX_ALU|Add0~42_combout ),
	.datad(\EX_ALU|Add0~46_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~7 .lut_mask = 16'h5557;
defparam \EX_ALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N28
cycloneii_lcell_comb \EX_ALU|WideOr1~0 (
// Equation(s):
// \EX_ALU|WideOr1~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~0 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N12
cycloneii_lcell_comb \EX_ALU|WideOr1~1 (
// Equation(s):
// \EX_ALU|WideOr1~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~1 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N22
cycloneii_lcell_comb \EX_ALU|WideOr1~2 (
// Equation(s):
// \EX_ALU|WideOr1~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~2 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N26
cycloneii_lcell_comb \EX_ALU|WideOr1~3 (
// Equation(s):
// \EX_ALU|WideOr1~3_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~3 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N2
cycloneii_lcell_comb \EX_ALU|WideOr1~4 (
// Equation(s):
// \EX_ALU|WideOr1~4_combout  = (\EX_ALU|WideOr1~0_combout ) # ((\EX_ALU|WideOr1~3_combout ) # ((\EX_ALU|WideOr1~2_combout ) # (\EX_ALU|WideOr1~1_combout )))

	.dataa(\EX_ALU|WideOr1~0_combout ),
	.datab(\EX_ALU|WideOr1~3_combout ),
	.datac(\EX_ALU|WideOr1~2_combout ),
	.datad(\EX_ALU|WideOr1~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~4 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N18
cycloneii_lcell_comb \EX_ALU|WideOr1~5 (
// Equation(s):
// \EX_ALU|WideOr1~5_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~5 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N16
cycloneii_lcell_comb \EX_ALU|WideOr1~6 (
// Equation(s):
// \EX_ALU|WideOr1~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout ) # ((\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [13]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX 
// [13])))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~6 .lut_mask = 16'hFEF4;
defparam \EX_ALU|WideOr1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N2
cycloneii_lcell_comb \EX_ALU|WideOr1~7 (
// Equation(s):
// \EX_ALU|WideOr1~7_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout ) # ((\EX_ALU|WideOr1~6_combout ) # ((\EX_ALU|WideOr1~5_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout ),
	.datab(\EX_ALU|WideOr1~6_combout ),
	.datac(\EX_ALU|WideOr1~5_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~7 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N16
cycloneii_lcell_comb \EX_ALU|WideOr1~8 (
// Equation(s):
// \EX_ALU|WideOr1~8_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~8 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N28
cycloneii_lcell_comb \EX_ALU|WideOr1~9 (
// Equation(s):
// \EX_ALU|WideOr1~9_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1~9 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N20
cycloneii_lcell_comb \EX_ALU|WideOr1 (
// Equation(s):
// \EX_ALU|WideOr1~combout  = (\EX_ALU|WideOr1~8_combout ) # ((\EX_ALU|WideOr1~7_combout ) # ((\EX_ALU|WideOr1~9_combout ) # (\EX_ALU|WideOr1~4_combout )))

	.dataa(\EX_ALU|WideOr1~8_combout ),
	.datab(\EX_ALU|WideOr1~7_combout ),
	.datac(\EX_ALU|WideOr1~9_combout ),
	.datad(\EX_ALU|WideOr1~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr1~combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr1 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N10
cycloneii_lcell_comb \EX_ALU|WideOr0~0 (
// Equation(s):
// \EX_ALU|WideOr0~0_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N4
cycloneii_lcell_comb \EX_ALU|WideOr0~1 (
// Equation(s):
// \EX_ALU|WideOr0~1_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [5])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~1 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N26
cycloneii_lcell_comb \EX_ALU|WideOr0~2 (
// Equation(s):
// \EX_ALU|WideOr0~2_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [11])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~2 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N0
cycloneii_lcell_comb \EX_ALU|WideOr0~3 (
// Equation(s):
// \EX_ALU|WideOr0~3_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [12])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~3 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N2
cycloneii_lcell_comb \EX_ALU|WideOr0~4 (
// Equation(s):
// \EX_ALU|WideOr0~4_combout  = (\EX_ALU|WideOr0~0_combout ) # ((\EX_ALU|WideOr0~2_combout ) # ((\EX_ALU|WideOr0~1_combout ) # (\EX_ALU|WideOr0~3_combout )))

	.dataa(\EX_ALU|WideOr0~0_combout ),
	.datab(\EX_ALU|WideOr0~2_combout ),
	.datac(\EX_ALU|WideOr0~1_combout ),
	.datad(\EX_ALU|WideOr0~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~4 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N24
cycloneii_lcell_comb \EX_ALU|WideOr0~5 (
// Equation(s):
// \EX_ALU|WideOr0~5_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [17])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~5 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N10
cycloneii_lcell_comb \EX_ALU|WideOr0~6 (
// Equation(s):
// \EX_ALU|WideOr0~6_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~6 .lut_mask = 16'hFFF0;
defparam \EX_ALU|WideOr0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N0
cycloneii_lcell_comb \EX_ALU|WideOr0~7 (
// Equation(s):
// \EX_ALU|WideOr0~7_combout  = (\EX_ALU|WideOr0~6_combout ) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]) # ((\EX_ALU|WideOr0~5_combout ) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22])))

	.dataa(\EX_ALU|WideOr0~6_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datac(\EX_ALU|WideOr0~5_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~7 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N24
cycloneii_lcell_comb \EX_ALU|WideOr0~8 (
// Equation(s):
// \EX_ALU|WideOr0~8_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [24])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~8 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N14
cycloneii_lcell_comb \EX_ALU|WideOr0~9 (
// Equation(s):
// \EX_ALU|WideOr0~9_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]) # ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]) # (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31])))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0~9 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N20
cycloneii_lcell_comb \EX_ALU|WideOr0 (
// Equation(s):
// \EX_ALU|WideOr0~combout  = (\EX_ALU|WideOr0~9_combout ) # ((\EX_ALU|WideOr0~8_combout ) # ((\EX_ALU|WideOr0~7_combout ) # (\EX_ALU|WideOr0~4_combout )))

	.dataa(\EX_ALU|WideOr0~9_combout ),
	.datab(\EX_ALU|WideOr0~8_combout ),
	.datac(\EX_ALU|WideOr0~7_combout ),
	.datad(\EX_ALU|WideOr0~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|WideOr0 .lut_mask = 16'hFFFE;
defparam \EX_ALU|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N6
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[0]~6 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[0]~6_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\EX_ALU_Control|WideOr0~0_combout ) # (!\EX_ALU_Control|ALU_Control_EX[2]~5_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~5_combout ),
	.datac(\EX_ALU_Control|WideOr0~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[0]~6 .lut_mask = 16'hF300;
defparam \EX_ALU_Control|ALU_Control_EX[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N8
cycloneii_lcell_comb \EX_ALU|Mux31~0 (
// Equation(s):
// \EX_ALU|Mux31~0_combout  = (\EX_ALU_Control|ALU_Control_EX[0]~6_combout  & ((\EX_ALU_Control|ALU_Control_EX[1]~4_combout ) # ((\EX_ALU|WideOr1~combout ) # (\EX_ALU|WideOr0~combout )))) # (!\EX_ALU_Control|ALU_Control_EX[0]~6_combout  & 
// (!\EX_ALU_Control|ALU_Control_EX[1]~4_combout  & (\EX_ALU|WideOr1~combout  & \EX_ALU|WideOr0~combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[0]~6_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~4_combout ),
	.datac(\EX_ALU|WideOr1~combout ),
	.datad(\EX_ALU|WideOr0~combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~0 .lut_mask = 16'hBAA8;
defparam \EX_ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [17]));

// Location: LCFF_X15_Y21_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [18]));

// Location: LCCOMB_X12_Y21_N10
cycloneii_lcell_comb \ID_Control|RegWrite_ID~3 (
// Equation(s):
// \ID_Control|RegWrite_ID~3_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [30] & !\IF_ID_Pipeline_Stage|Instruction_ID [29])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~3 .lut_mask = 16'h000F;
defparam \ID_Control|RegWrite_ID~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [4]));

// Location: LCFF_X14_Y21_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [17]));

// Location: LCCOMB_X14_Y21_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~0_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a2 ),
	.datac(vcc),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~0 .lut_mask = 16'h88CC;
defparam \ID_Registers|Read_Data_2_ID[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [21]));

// Location: LCCOMB_X15_Y21_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~1_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a1 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~1 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~3_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~3 .lut_mask = 16'hDD00;
defparam \ID_Registers|Read_Data_2_ID[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~4_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~4 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~6_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a17 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~6 .lut_mask = 16'hD0D0;
defparam \ID_Registers|Read_Data_1_ID[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~7_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~7 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~8_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~8 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~9_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a14 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~9 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~10_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a13 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~10 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~11_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a12 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~11 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [11]));

// Location: LCCOMB_X15_Y22_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~12_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a11 ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~12 .lut_mask = 16'h8A8A;
defparam \ID_Registers|Read_Data_1_ID[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~13_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a10 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~13 .lut_mask = 16'hD0D0;
defparam \ID_Registers|Read_Data_1_ID[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [8]));

// Location: LCCOMB_X14_Y20_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~15_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~15 .lut_mask = 16'hBB00;
defparam \ID_Registers|Read_Data_2_ID[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [7]));

// Location: LCCOMB_X14_Y20_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~16_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~16 .lut_mask = 16'hBB00;
defparam \ID_Registers|Read_Data_2_ID[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~17_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~17 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~19_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a4 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~19 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~22_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~22 .lut_mask = 16'hAF00;
defparam \ID_Registers|Read_Data_2_ID[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~22_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~22 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~25_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a28 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~25 .lut_mask = 16'hC0F0;
defparam \ID_Registers|Read_Data_2_ID[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~26_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~26 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~27_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a26 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~27 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~28_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a25 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~28 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~29_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a29 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~29 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~30_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a30 ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~30 .lut_mask = 16'hC0CC;
defparam \ID_Registers|Read_Data_2_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]));

// Location: LCFF_X12_Y20_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]));

// Location: LCFF_X11_Y20_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]));

// Location: LCFF_X11_Y20_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]));

// Location: LCFF_X11_Y20_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCFF_X11_Y20_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X11_Y20_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCFF_X11_Y20_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCCOMB_X14_Y21_N18
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N6
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N28
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a11 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N20
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N4
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N8
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N6
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N10
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h33CC;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCFF_X15_Y20_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]));

// Location: LCCOMB_X12_Y20_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2] $ (VCC))) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX 
// [2] & VCC))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7  = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & \ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6 .lut_mask = 16'h6688;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2]));

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \PCSrc_MEM~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\PCSrc_MEM~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PCSrc_MEM));
// synopsys translate_off
defparam \PCSrc_MEM~I .input_async_reset = "none";
defparam \PCSrc_MEM~I .input_power_up = "low";
defparam \PCSrc_MEM~I .input_register_mode = "none";
defparam \PCSrc_MEM~I .input_sync_reset = "none";
defparam \PCSrc_MEM~I .oe_async_reset = "none";
defparam \PCSrc_MEM~I .oe_power_up = "low";
defparam \PCSrc_MEM~I .oe_register_mode = "none";
defparam \PCSrc_MEM~I .oe_sync_reset = "none";
defparam \PCSrc_MEM~I .operation_mode = "input";
defparam \PCSrc_MEM~I .output_async_reset = "none";
defparam \PCSrc_MEM~I .output_power_up = "low";
defparam \PCSrc_MEM~I .output_register_mode = "none";
defparam \PCSrc_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N26
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[2]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[2]~0_combout  = (\PCSrc_MEM~combout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [2]),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .lut_mask = 16'hF0AA;
defparam \IF_PC_Mux|Next_PC_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: LCCOMB_X11_Y20_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X11_Y20_N28
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCCOMB_X12_Y20_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|PC_Plus_4_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|PC_Plus_4_EX[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]));

// Location: LCCOMB_X12_Y20_N18
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7  & VCC)) # 
// (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 )))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 
// )) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 ) # (GND)))))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~9  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3] & 
// ((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 ) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]))))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[2]~7 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~9 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8 .lut_mask = 16'h9617;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N20
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10_combout  = ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] $ (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] $ (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~9 )))) # (GND)
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]) # (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~9 ))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4] & 
// (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~9 )))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~9 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10 .lut_mask = 16'h698E;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N22
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12_combout  = (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11  & VCC)) # 
// (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 )))) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & 
// (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 )) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 ) # (GND)))))
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~13  = CARRY((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 )) # (!\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5] & 
// ((!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 ) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]))))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [5]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~11 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~13 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12 .lut_mask = 16'h9617;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y20_N24
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14_combout  = ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] $ (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] $ (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~13 )))) # (GND)
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~15  = CARRY((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] & ((\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]) # (!\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~13 ))) # 
// (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] & (\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6] & !\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~13 )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~13 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14_combout ),
	.cout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~15 ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14 .lut_mask = 16'h698E;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y20_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]));

// Location: LCCOMB_X11_Y20_N18
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[6]~4 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[6]~4_combout  = (\PCSrc_MEM~combout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.datab(\PCSrc_MEM~combout ),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [6]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .lut_mask = 16'hEE22;
defparam \IF_PC_Mux|Next_PC_IF[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[6]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: LCCOMB_X11_Y20_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = \IF_PC_Add|PC_Plus_4_IF[6]~9  $ (\IF_PC_Reg|PC_IF [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N16
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [5]));

// Location: LCFF_X17_Y20_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]));

// Location: LCCOMB_X12_Y20_N26
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16 (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16_combout  = \ID_EX_Pipeline_Stage|PC_Plus_4_EX [7] $ (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] $ (\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~15 ))

	.dataa(\ID_EX_Pipeline_Stage|PC_Plus_4_EX [7]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[6]~15 ),
	.combout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16 .lut_mask = 16'h9696;
defparam \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X12_Y20_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]));

// Location: LCCOMB_X11_Y20_N22
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[7]~5 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[7]~5_combout  = (\PCSrc_MEM~combout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [7]),
	.datad(\PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .lut_mask = 16'hF0CC;
defparam \IF_PC_Mux|Next_PC_IF[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[7]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: LCCOMB_X12_Y20_N0
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3~portadataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [3]));

// Location: LCFF_X17_Y21_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]));

// Location: LCFF_X12_Y20_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[5]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5]));

// Location: LCCOMB_X11_Y20_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[5]~3 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[5]~3_combout  = (\PCSrc_MEM~combout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [5]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .lut_mask = 16'hFC30;
defparam \IF_PC_Mux|Next_PC_IF[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[5]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: LCFF_X14_Y21_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a2 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [2]));

// Location: LCFF_X15_Y21_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]));

// Location: LCFF_X12_Y20_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[4]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]));

// Location: LCCOMB_X11_Y20_N0
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[4]~2 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[4]~2_combout  = (\PCSrc_MEM~combout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [4]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .lut_mask = 16'hFC30;
defparam \IF_PC_Mux|Next_PC_IF[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[4]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: LCCOMB_X14_Y21_N24
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [1]));

// Location: LCCOMB_X15_Y21_N22
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]));

// Location: LCFF_X12_Y20_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM[3]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3]));

// Location: LCCOMB_X11_Y20_N16
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[3]~1 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[3]~1_combout  = (\PCSrc_MEM~combout  & ((\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3]))) # (!\PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ))

	.dataa(vcc),
	.datab(\PCSrc_MEM~combout ),
	.datac(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datad(\EX_MEM_Pipeline_Stage|Branch_Dest_MEM [3]),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .lut_mask = 16'hFC30;
defparam \IF_PC_Mux|Next_PC_IF[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X11_Y20_N17
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[3]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: LCFF_X12_Y21_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a30 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [30]));

// Location: LCCOMB_X12_Y21_N2
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [27]));

// Location: LCCOMB_X12_Y21_N24
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [26]));

// Location: LCFF_X12_Y21_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a31 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [31]));

// Location: LCCOMB_X12_Y21_N8
cycloneii_lcell_comb \ID_Control|RegWrite_ID~2 (
// Equation(s):
// \ID_Control|RegWrite_ID~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [28]) # ((\IF_ID_Pipeline_Stage|Instruction_ID [27] & ((!\IF_ID_Pipeline_Stage|Instruction_ID [31]) # (!\IF_ID_Pipeline_Stage|Instruction_ID [26]))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & ((\IF_ID_Pipeline_Stage|Instruction_ID [26]) # (\IF_ID_Pipeline_Stage|Instruction_ID [31]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~2 .lut_mask = 16'hBFFE;
defparam \ID_Control|RegWrite_ID~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N6
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [29]));

// Location: LCCOMB_X12_Y21_N18
cycloneii_lcell_comb \ID_Control|RegWrite_ID~4 (
// Equation(s):
// \ID_Control|RegWrite_ID~4_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [30] & (!\ID_Control|RegWrite_ID~2_combout  & !\IF_ID_Pipeline_Stage|Instruction_ID [29]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.datac(\ID_Control|RegWrite_ID~2_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~4 .lut_mask = 16'h0003;
defparam \ID_Control|RegWrite_ID~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|RegWrite_ID~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ));

// Location: LCCOMB_X8_Y21_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|RegWrite_EX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X8_Y21_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|RegWrite_MEM (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|RegWrite_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ));

// Location: LCFF_X12_Y21_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a28 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [28]));

// Location: LCCOMB_X12_Y21_N12
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [26] & (\IF_ID_Pipeline_Stage|Instruction_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [30] & !\IF_ID_Pipeline_Stage|Instruction_ID [28])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [30]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h0008;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y21_N0
cycloneii_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & (\ID_Control|ALUSrc_ID~0_combout  & \IF_ID_Pipeline_Stage|Instruction_ID [31]))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(vcc),
	.datac(\ID_Control|ALUSrc_ID~0_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h5000;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemRead_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemRead_EX~regout ));

// Location: LCFF_X8_Y21_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemtoReg_MEM (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ));

// Location: LCCOMB_X12_Y21_N30
cycloneii_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (\ID_Control|RegWrite_ID~3_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [26] & !\IF_ID_Pipeline_Stage|Instruction_ID [31])))

	.dataa(\ID_Control|RegWrite_ID~3_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [26]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h0002;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N4
cycloneii_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (\ID_Control|Decoder0~1_combout  & \IF_ID_Pipeline_Stage|Instruction_ID [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'hF000;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [0]));

// Location: LCFF_X15_Y19_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Branch_MEM (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ));

// Location: LCFF_X8_Y21_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemRead_MEM (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ));

// Location: LCCOMB_X12_Y21_N14
cycloneii_lcell_comb \ID_Control|Decoder0~3 (
// Equation(s):
// \ID_Control|Decoder0~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [29] & (\ID_Control|ALUSrc_ID~0_combout  & \IF_ID_Pipeline_Stage|Instruction_ID [31]))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datab(vcc),
	.datac(\ID_Control|ALUSrc_ID~0_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~3 .lut_mask = 16'hA000;
defparam \ID_Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemWrite_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ));

// Location: LCFF_X12_Y21_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemWrite_MEM (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ));

// Location: LCCOMB_X15_Y21_N16
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~1 (
// Equation(s):
// \ID_Control|ALUSrc_ID~1_combout  = (\ID_Control|ALUSrc_ID~0_combout  & \IF_ID_Pipeline_Stage|Instruction_ID [31])

	.dataa(\ID_Control|ALUSrc_ID~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~1 .lut_mask = 16'hAA00;
defparam \ID_Control|ALUSrc_ID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|ALUSrc_ID~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ));

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[2]));
// synopsys translate_off
defparam \Write_Register_WB[2]~I .input_async_reset = "none";
defparam \Write_Register_WB[2]~I .input_power_up = "low";
defparam \Write_Register_WB[2]~I .input_register_mode = "none";
defparam \Write_Register_WB[2]~I .input_sync_reset = "none";
defparam \Write_Register_WB[2]~I .oe_async_reset = "none";
defparam \Write_Register_WB[2]~I .oe_power_up = "low";
defparam \Write_Register_WB[2]~I .oe_register_mode = "none";
defparam \Write_Register_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[2]~I .operation_mode = "input";
defparam \Write_Register_WB[2]~I .output_async_reset = "none";
defparam \Write_Register_WB[2]~I .output_power_up = "low";
defparam \Write_Register_WB[2]~I .output_register_mode = "none";
defparam \Write_Register_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[1]));
// synopsys translate_off
defparam \Write_Register_WB[1]~I .input_async_reset = "none";
defparam \Write_Register_WB[1]~I .input_power_up = "low";
defparam \Write_Register_WB[1]~I .input_register_mode = "none";
defparam \Write_Register_WB[1]~I .input_sync_reset = "none";
defparam \Write_Register_WB[1]~I .oe_async_reset = "none";
defparam \Write_Register_WB[1]~I .oe_power_up = "low";
defparam \Write_Register_WB[1]~I .oe_register_mode = "none";
defparam \Write_Register_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[1]~I .operation_mode = "input";
defparam \Write_Register_WB[1]~I .output_async_reset = "none";
defparam \Write_Register_WB[1]~I .output_power_up = "low";
defparam \Write_Register_WB[1]~I .output_register_mode = "none";
defparam \Write_Register_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[0]));
// synopsys translate_off
defparam \Write_Register_WB[0]~I .input_async_reset = "none";
defparam \Write_Register_WB[0]~I .input_power_up = "low";
defparam \Write_Register_WB[0]~I .input_register_mode = "none";
defparam \Write_Register_WB[0]~I .input_sync_reset = "none";
defparam \Write_Register_WB[0]~I .oe_async_reset = "none";
defparam \Write_Register_WB[0]~I .oe_power_up = "low";
defparam \Write_Register_WB[0]~I .oe_register_mode = "none";
defparam \Write_Register_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[0]~I .operation_mode = "input";
defparam \Write_Register_WB[0]~I .output_async_reset = "none";
defparam \Write_Register_WB[0]~I .output_power_up = "low";
defparam \Write_Register_WB[0]~I .output_register_mode = "none";
defparam \Write_Register_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N0
cycloneii_lcell_comb \ID_Registers|always2~0 (
// Equation(s):
// \ID_Registers|always2~0_combout  = (\Write_Register_WB~combout [3]) # ((\Write_Register_WB~combout [2]) # ((\Write_Register_WB~combout [1]) # (\Write_Register_WB~combout [0])))

	.dataa(\Write_Register_WB~combout [3]),
	.datab(\Write_Register_WB~combout [2]),
	.datac(\Write_Register_WB~combout [1]),
	.datad(\Write_Register_WB~combout [0]),
	.cin(gnd),
	.combout(\ID_Registers|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~0 .lut_mask = 16'hFFFE;
defparam \ID_Registers|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[4]));
// synopsys translate_off
defparam \Write_Register_WB[4]~I .input_async_reset = "none";
defparam \Write_Register_WB[4]~I .input_power_up = "low";
defparam \Write_Register_WB[4]~I .input_register_mode = "none";
defparam \Write_Register_WB[4]~I .input_sync_reset = "none";
defparam \Write_Register_WB[4]~I .oe_async_reset = "none";
defparam \Write_Register_WB[4]~I .oe_power_up = "low";
defparam \Write_Register_WB[4]~I .oe_register_mode = "none";
defparam \Write_Register_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[4]~I .operation_mode = "input";
defparam \Write_Register_WB[4]~I .output_async_reset = "none";
defparam \Write_Register_WB[4]~I .output_power_up = "low";
defparam \Write_Register_WB[4]~I .output_register_mode = "none";
defparam \Write_Register_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \RegWrite_WB~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\RegWrite_WB~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_WB));
// synopsys translate_off
defparam \RegWrite_WB~I .input_async_reset = "none";
defparam \RegWrite_WB~I .input_power_up = "low";
defparam \RegWrite_WB~I .input_register_mode = "none";
defparam \RegWrite_WB~I .input_sync_reset = "none";
defparam \RegWrite_WB~I .oe_async_reset = "none";
defparam \RegWrite_WB~I .oe_power_up = "low";
defparam \RegWrite_WB~I .oe_register_mode = "none";
defparam \RegWrite_WB~I .oe_sync_reset = "none";
defparam \RegWrite_WB~I .operation_mode = "input";
defparam \RegWrite_WB~I .output_async_reset = "none";
defparam \RegWrite_WB~I .output_power_up = "low";
defparam \RegWrite_WB~I .output_register_mode = "none";
defparam \RegWrite_WB~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X12_Y23_N6
cycloneii_lcell_comb \ID_Registers|always2~1 (
// Equation(s):
// \ID_Registers|always2~1_combout  = (\RegWrite_WB~combout  & ((\ID_Registers|always2~0_combout ) # (\Write_Register_WB~combout [4])))

	.dataa(vcc),
	.datab(\ID_Registers|always2~0_combout ),
	.datac(\Write_Register_WB~combout [4]),
	.datad(\RegWrite_WB~combout ),
	.cin(gnd),
	.combout(\ID_Registers|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~1 .lut_mask = 16'hFC00;
defparam \ID_Registers|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[3]));
// synopsys translate_off
defparam \Write_Data_WB[3]~I .input_async_reset = "none";
defparam \Write_Data_WB[3]~I .input_power_up = "low";
defparam \Write_Data_WB[3]~I .input_register_mode = "none";
defparam \Write_Data_WB[3]~I .input_sync_reset = "none";
defparam \Write_Data_WB[3]~I .oe_async_reset = "none";
defparam \Write_Data_WB[3]~I .oe_power_up = "low";
defparam \Write_Data_WB[3]~I .oe_register_mode = "none";
defparam \Write_Data_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[3]~I .operation_mode = "input";
defparam \Write_Data_WB[3]~I .output_async_reset = "none";
defparam \Write_Data_WB[3]~I .output_power_up = "low";
defparam \Write_Data_WB[3]~I .output_register_mode = "none";
defparam \Write_Data_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Register_WB[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Register_WB~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_WB[3]));
// synopsys translate_off
defparam \Write_Register_WB[3]~I .input_async_reset = "none";
defparam \Write_Register_WB[3]~I .input_power_up = "low";
defparam \Write_Register_WB[3]~I .input_register_mode = "none";
defparam \Write_Register_WB[3]~I .input_sync_reset = "none";
defparam \Write_Register_WB[3]~I .oe_async_reset = "none";
defparam \Write_Register_WB[3]~I .oe_power_up = "low";
defparam \Write_Register_WB[3]~I .oe_register_mode = "none";
defparam \Write_Register_WB[3]~I .oe_sync_reset = "none";
defparam \Write_Register_WB[3]~I .operation_mode = "input";
defparam \Write_Register_WB[3]~I .output_async_reset = "none";
defparam \Write_Register_WB[3]~I .output_power_up = "low";
defparam \Write_Register_WB[3]~I .output_register_mode = "none";
defparam \Write_Register_WB[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[4]));
// synopsys translate_off
defparam \Write_Data_WB[4]~I .input_async_reset = "none";
defparam \Write_Data_WB[4]~I .input_power_up = "low";
defparam \Write_Data_WB[4]~I .input_register_mode = "none";
defparam \Write_Data_WB[4]~I .input_sync_reset = "none";
defparam \Write_Data_WB[4]~I .oe_async_reset = "none";
defparam \Write_Data_WB[4]~I .oe_power_up = "low";
defparam \Write_Data_WB[4]~I .oe_register_mode = "none";
defparam \Write_Data_WB[4]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[4]~I .operation_mode = "input";
defparam \Write_Data_WB[4]~I .output_async_reset = "none";
defparam \Write_Data_WB[4]~I .output_power_up = "low";
defparam \Write_Data_WB[4]~I .output_register_mode = "none";
defparam \Write_Data_WB[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[5]));
// synopsys translate_off
defparam \Write_Data_WB[5]~I .input_async_reset = "none";
defparam \Write_Data_WB[5]~I .input_power_up = "low";
defparam \Write_Data_WB[5]~I .input_register_mode = "none";
defparam \Write_Data_WB[5]~I .input_sync_reset = "none";
defparam \Write_Data_WB[5]~I .oe_async_reset = "none";
defparam \Write_Data_WB[5]~I .oe_power_up = "low";
defparam \Write_Data_WB[5]~I .oe_register_mode = "none";
defparam \Write_Data_WB[5]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[5]~I .operation_mode = "input";
defparam \Write_Data_WB[5]~I .output_async_reset = "none";
defparam \Write_Data_WB[5]~I .output_power_up = "low";
defparam \Write_Data_WB[5]~I .output_register_mode = "none";
defparam \Write_Data_WB[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[21]));
// synopsys translate_off
defparam \Write_Data_WB[21]~I .input_async_reset = "none";
defparam \Write_Data_WB[21]~I .input_power_up = "low";
defparam \Write_Data_WB[21]~I .input_register_mode = "none";
defparam \Write_Data_WB[21]~I .input_sync_reset = "none";
defparam \Write_Data_WB[21]~I .oe_async_reset = "none";
defparam \Write_Data_WB[21]~I .oe_power_up = "low";
defparam \Write_Data_WB[21]~I .oe_register_mode = "none";
defparam \Write_Data_WB[21]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[21]~I .operation_mode = "input";
defparam \Write_Data_WB[21]~I .output_async_reset = "none";
defparam \Write_Data_WB[21]~I .output_power_up = "low";
defparam \Write_Data_WB[21]~I .output_register_mode = "none";
defparam \Write_Data_WB[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[22]));
// synopsys translate_off
defparam \Write_Data_WB[22]~I .input_async_reset = "none";
defparam \Write_Data_WB[22]~I .input_power_up = "low";
defparam \Write_Data_WB[22]~I .input_register_mode = "none";
defparam \Write_Data_WB[22]~I .input_sync_reset = "none";
defparam \Write_Data_WB[22]~I .oe_async_reset = "none";
defparam \Write_Data_WB[22]~I .oe_power_up = "low";
defparam \Write_Data_WB[22]~I .oe_register_mode = "none";
defparam \Write_Data_WB[22]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[22]~I .operation_mode = "input";
defparam \Write_Data_WB[22]~I .output_async_reset = "none";
defparam \Write_Data_WB[22]~I .output_power_up = "low";
defparam \Write_Data_WB[22]~I .output_register_mode = "none";
defparam \Write_Data_WB[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[23]));
// synopsys translate_off
defparam \Write_Data_WB[23]~I .input_async_reset = "none";
defparam \Write_Data_WB[23]~I .input_power_up = "low";
defparam \Write_Data_WB[23]~I .input_register_mode = "none";
defparam \Write_Data_WB[23]~I .input_sync_reset = "none";
defparam \Write_Data_WB[23]~I .oe_async_reset = "none";
defparam \Write_Data_WB[23]~I .oe_power_up = "low";
defparam \Write_Data_WB[23]~I .oe_register_mode = "none";
defparam \Write_Data_WB[23]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[23]~I .operation_mode = "input";
defparam \Write_Data_WB[23]~I .output_async_reset = "none";
defparam \Write_Data_WB[23]~I .output_power_up = "low";
defparam \Write_Data_WB[23]~I .output_register_mode = "none";
defparam \Write_Data_WB[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[24]));
// synopsys translate_off
defparam \Write_Data_WB[24]~I .input_async_reset = "none";
defparam \Write_Data_WB[24]~I .input_power_up = "low";
defparam \Write_Data_WB[24]~I .input_register_mode = "none";
defparam \Write_Data_WB[24]~I .input_sync_reset = "none";
defparam \Write_Data_WB[24]~I .oe_async_reset = "none";
defparam \Write_Data_WB[24]~I .oe_power_up = "low";
defparam \Write_Data_WB[24]~I .oe_register_mode = "none";
defparam \Write_Data_WB[24]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[24]~I .operation_mode = "input";
defparam \Write_Data_WB[24]~I .output_async_reset = "none";
defparam \Write_Data_WB[24]~I .output_power_up = "low";
defparam \Write_Data_WB[24]~I .output_register_mode = "none";
defparam \Write_Data_WB[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[25]));
// synopsys translate_off
defparam \Write_Data_WB[25]~I .input_async_reset = "none";
defparam \Write_Data_WB[25]~I .input_power_up = "low";
defparam \Write_Data_WB[25]~I .input_register_mode = "none";
defparam \Write_Data_WB[25]~I .input_sync_reset = "none";
defparam \Write_Data_WB[25]~I .oe_async_reset = "none";
defparam \Write_Data_WB[25]~I .oe_power_up = "low";
defparam \Write_Data_WB[25]~I .oe_register_mode = "none";
defparam \Write_Data_WB[25]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[25]~I .operation_mode = "input";
defparam \Write_Data_WB[25]~I .output_async_reset = "none";
defparam \Write_Data_WB[25]~I .output_power_up = "low";
defparam \Write_Data_WB[25]~I .output_register_mode = "none";
defparam \Write_Data_WB[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[26]));
// synopsys translate_off
defparam \Write_Data_WB[26]~I .input_async_reset = "none";
defparam \Write_Data_WB[26]~I .input_power_up = "low";
defparam \Write_Data_WB[26]~I .input_register_mode = "none";
defparam \Write_Data_WB[26]~I .input_sync_reset = "none";
defparam \Write_Data_WB[26]~I .oe_async_reset = "none";
defparam \Write_Data_WB[26]~I .oe_power_up = "low";
defparam \Write_Data_WB[26]~I .oe_register_mode = "none";
defparam \Write_Data_WB[26]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[26]~I .operation_mode = "input";
defparam \Write_Data_WB[26]~I .output_async_reset = "none";
defparam \Write_Data_WB[26]~I .output_power_up = "low";
defparam \Write_Data_WB[26]~I .output_register_mode = "none";
defparam \Write_Data_WB[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[27]));
// synopsys translate_off
defparam \Write_Data_WB[27]~I .input_async_reset = "none";
defparam \Write_Data_WB[27]~I .input_power_up = "low";
defparam \Write_Data_WB[27]~I .input_register_mode = "none";
defparam \Write_Data_WB[27]~I .input_sync_reset = "none";
defparam \Write_Data_WB[27]~I .oe_async_reset = "none";
defparam \Write_Data_WB[27]~I .oe_power_up = "low";
defparam \Write_Data_WB[27]~I .oe_register_mode = "none";
defparam \Write_Data_WB[27]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[27]~I .operation_mode = "input";
defparam \Write_Data_WB[27]~I .output_async_reset = "none";
defparam \Write_Data_WB[27]~I .output_power_up = "low";
defparam \Write_Data_WB[27]~I .output_register_mode = "none";
defparam \Write_Data_WB[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[28]));
// synopsys translate_off
defparam \Write_Data_WB[28]~I .input_async_reset = "none";
defparam \Write_Data_WB[28]~I .input_power_up = "low";
defparam \Write_Data_WB[28]~I .input_register_mode = "none";
defparam \Write_Data_WB[28]~I .input_sync_reset = "none";
defparam \Write_Data_WB[28]~I .oe_async_reset = "none";
defparam \Write_Data_WB[28]~I .oe_power_up = "low";
defparam \Write_Data_WB[28]~I .oe_register_mode = "none";
defparam \Write_Data_WB[28]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[28]~I .operation_mode = "input";
defparam \Write_Data_WB[28]~I .output_async_reset = "none";
defparam \Write_Data_WB[28]~I .output_power_up = "low";
defparam \Write_Data_WB[28]~I .output_register_mode = "none";
defparam \Write_Data_WB[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[29]));
// synopsys translate_off
defparam \Write_Data_WB[29]~I .input_async_reset = "none";
defparam \Write_Data_WB[29]~I .input_power_up = "low";
defparam \Write_Data_WB[29]~I .input_register_mode = "none";
defparam \Write_Data_WB[29]~I .input_sync_reset = "none";
defparam \Write_Data_WB[29]~I .oe_async_reset = "none";
defparam \Write_Data_WB[29]~I .oe_power_up = "low";
defparam \Write_Data_WB[29]~I .oe_register_mode = "none";
defparam \Write_Data_WB[29]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[29]~I .operation_mode = "input";
defparam \Write_Data_WB[29]~I .output_async_reset = "none";
defparam \Write_Data_WB[29]~I .output_power_up = "low";
defparam \Write_Data_WB[29]~I .output_register_mode = "none";
defparam \Write_Data_WB[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[30]));
// synopsys translate_off
defparam \Write_Data_WB[30]~I .input_async_reset = "none";
defparam \Write_Data_WB[30]~I .input_power_up = "low";
defparam \Write_Data_WB[30]~I .input_register_mode = "none";
defparam \Write_Data_WB[30]~I .input_sync_reset = "none";
defparam \Write_Data_WB[30]~I .oe_async_reset = "none";
defparam \Write_Data_WB[30]~I .oe_power_up = "low";
defparam \Write_Data_WB[30]~I .oe_register_mode = "none";
defparam \Write_Data_WB[30]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[30]~I .operation_mode = "input";
defparam \Write_Data_WB[30]~I .output_async_reset = "none";
defparam \Write_Data_WB[30]~I .output_power_up = "low";
defparam \Write_Data_WB[30]~I .output_register_mode = "none";
defparam \Write_Data_WB[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[31]));
// synopsys translate_off
defparam \Write_Data_WB[31]~I .input_async_reset = "none";
defparam \Write_Data_WB[31]~I .input_power_up = "low";
defparam \Write_Data_WB[31]~I .input_register_mode = "none";
defparam \Write_Data_WB[31]~I .input_sync_reset = "none";
defparam \Write_Data_WB[31]~I .oe_async_reset = "none";
defparam \Write_Data_WB[31]~I .oe_power_up = "low";
defparam \Write_Data_WB[31]~I .oe_register_mode = "none";
defparam \Write_Data_WB[31]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[31]~I .operation_mode = "input";
defparam \Write_Data_WB[31]~I .output_async_reset = "none";
defparam \Write_Data_WB[31]~I .output_power_up = "low";
defparam \Write_Data_WB[31]~I .output_register_mode = "none";
defparam \Write_Data_WB[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N2
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [19]));

// Location: LCFF_X14_Y21_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a16 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [16]));

// Location: LCCOMB_X14_Y21_N28
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [18]));

// Location: LCCOMB_X14_Y21_N12
cycloneii_lcell_comb \ID_Registers|Equal1~0 (
// Equation(s):
// \ID_Registers|Equal1~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & !\IF_ID_Pipeline_Stage|Instruction_ID [18])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_Registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal1~0 .lut_mask = 16'h0001;
defparam \ID_Registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~18_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a5 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~18 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[5]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]));

// Location: LCCOMB_X17_Y21_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~18 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [5])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~18 .lut_mask = 16'hCFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N2
cycloneii_lcell_comb \ID_Control|Decoder0~4 (
// Equation(s):
// \ID_Control|Decoder0~4_combout  = (\ID_Control|Decoder0~1_combout  & !\IF_ID_Pipeline_Stage|Instruction_ID [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Control|Decoder0~1_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~4 .lut_mask = 16'h00F0;
defparam \ID_Control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [1]));

// Location: LCCOMB_X17_Y20_N12
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~2 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~2_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [0] & !\ID_EX_Pipeline_Stage|ALUOp_EX [1])

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~2 .lut_mask = 16'h00CC;
defparam \EX_ALU_Control|ALU_Control_EX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N0
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~0 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~0_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4] & (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & \ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~0 .lut_mask = 16'h1000;
defparam \EX_ALU_Control|ALU_Control_EX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N24
cycloneii_lcell_comb \EX_ALU|Add0~27 (
// Equation(s):
// \EX_ALU|Add0~27_combout  = \EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~27 .lut_mask = 16'h363C;
defparam \EX_ALU|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y21_N10
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [20]));

// Location: LCCOMB_X17_Y20_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~19_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a4 ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(vcc),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~19 .lut_mask = 16'h88AA;
defparam \ID_Registers|Read_Data_2_ID[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[4]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]));

// Location: LCCOMB_X17_Y20_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~19 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [4])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~19 .lut_mask = 16'hACAC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N2
cycloneii_lcell_comb \EX_ALU|Add0~28 (
// Equation(s):
// \EX_ALU|Add0~28_combout  = \EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~28 .lut_mask = 16'h0F78;
defparam \EX_ALU|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N10
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [25]));

// Location: LCCOMB_X12_Y20_N30
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [24]));

// Location: LCFF_X12_Y20_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a23 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [23]));

// Location: LCCOMB_X12_Y21_N26
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y21_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [22]));

// Location: LCCOMB_X12_Y20_N28
cycloneii_lcell_comb \ID_Registers|Equal0~0 (
// Equation(s):
// \ID_Registers|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\IF_ID_Pipeline_Stage|Instruction_ID [24] & (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & !\IF_ID_Pipeline_Stage|Instruction_ID [22])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~0 .lut_mask = 16'h0001;
defparam \ID_Registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~20_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~20 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[3]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]));

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[0]));
// synopsys translate_off
defparam \Write_Data_WB[0]~I .input_async_reset = "none";
defparam \Write_Data_WB[0]~I .input_power_up = "low";
defparam \Write_Data_WB[0]~I .input_register_mode = "none";
defparam \Write_Data_WB[0]~I .input_sync_reset = "none";
defparam \Write_Data_WB[0]~I .oe_async_reset = "none";
defparam \Write_Data_WB[0]~I .oe_power_up = "low";
defparam \Write_Data_WB[0]~I .oe_register_mode = "none";
defparam \Write_Data_WB[0]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[0]~I .operation_mode = "input";
defparam \Write_Data_WB[0]~I .output_async_reset = "none";
defparam \Write_Data_WB[0]~I .output_power_up = "low";
defparam \Write_Data_WB[0]~I .output_register_mode = "none";
defparam \Write_Data_WB[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[1]));
// synopsys translate_off
defparam \Write_Data_WB[1]~I .input_async_reset = "none";
defparam \Write_Data_WB[1]~I .input_power_up = "low";
defparam \Write_Data_WB[1]~I .input_register_mode = "none";
defparam \Write_Data_WB[1]~I .input_sync_reset = "none";
defparam \Write_Data_WB[1]~I .oe_async_reset = "none";
defparam \Write_Data_WB[1]~I .oe_power_up = "low";
defparam \Write_Data_WB[1]~I .oe_register_mode = "none";
defparam \Write_Data_WB[1]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[1]~I .operation_mode = "input";
defparam \Write_Data_WB[1]~I .output_async_reset = "none";
defparam \Write_Data_WB[1]~I .output_power_up = "low";
defparam \Write_Data_WB[1]~I .output_register_mode = "none";
defparam \Write_Data_WB[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[2]));
// synopsys translate_off
defparam \Write_Data_WB[2]~I .input_async_reset = "none";
defparam \Write_Data_WB[2]~I .input_power_up = "low";
defparam \Write_Data_WB[2]~I .input_register_mode = "none";
defparam \Write_Data_WB[2]~I .input_sync_reset = "none";
defparam \Write_Data_WB[2]~I .oe_async_reset = "none";
defparam \Write_Data_WB[2]~I .oe_power_up = "low";
defparam \Write_Data_WB[2]~I .oe_register_mode = "none";
defparam \Write_Data_WB[2]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[2]~I .operation_mode = "input";
defparam \Write_Data_WB[2]~I .output_async_reset = "none";
defparam \Write_Data_WB[2]~I .output_power_up = "low";
defparam \Write_Data_WB[2]~I .output_register_mode = "none";
defparam \Write_Data_WB[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[6]));
// synopsys translate_off
defparam \Write_Data_WB[6]~I .input_async_reset = "none";
defparam \Write_Data_WB[6]~I .input_power_up = "low";
defparam \Write_Data_WB[6]~I .input_register_mode = "none";
defparam \Write_Data_WB[6]~I .input_sync_reset = "none";
defparam \Write_Data_WB[6]~I .oe_async_reset = "none";
defparam \Write_Data_WB[6]~I .oe_power_up = "low";
defparam \Write_Data_WB[6]~I .oe_register_mode = "none";
defparam \Write_Data_WB[6]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[6]~I .operation_mode = "input";
defparam \Write_Data_WB[6]~I .output_async_reset = "none";
defparam \Write_Data_WB[6]~I .output_power_up = "low";
defparam \Write_Data_WB[6]~I .output_register_mode = "none";
defparam \Write_Data_WB[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[7]));
// synopsys translate_off
defparam \Write_Data_WB[7]~I .input_async_reset = "none";
defparam \Write_Data_WB[7]~I .input_power_up = "low";
defparam \Write_Data_WB[7]~I .input_register_mode = "none";
defparam \Write_Data_WB[7]~I .input_sync_reset = "none";
defparam \Write_Data_WB[7]~I .oe_async_reset = "none";
defparam \Write_Data_WB[7]~I .oe_power_up = "low";
defparam \Write_Data_WB[7]~I .oe_register_mode = "none";
defparam \Write_Data_WB[7]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[7]~I .operation_mode = "input";
defparam \Write_Data_WB[7]~I .output_async_reset = "none";
defparam \Write_Data_WB[7]~I .output_power_up = "low";
defparam \Write_Data_WB[7]~I .output_register_mode = "none";
defparam \Write_Data_WB[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[8]));
// synopsys translate_off
defparam \Write_Data_WB[8]~I .input_async_reset = "none";
defparam \Write_Data_WB[8]~I .input_power_up = "low";
defparam \Write_Data_WB[8]~I .input_register_mode = "none";
defparam \Write_Data_WB[8]~I .input_sync_reset = "none";
defparam \Write_Data_WB[8]~I .oe_async_reset = "none";
defparam \Write_Data_WB[8]~I .oe_power_up = "low";
defparam \Write_Data_WB[8]~I .oe_register_mode = "none";
defparam \Write_Data_WB[8]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[8]~I .operation_mode = "input";
defparam \Write_Data_WB[8]~I .output_async_reset = "none";
defparam \Write_Data_WB[8]~I .output_power_up = "low";
defparam \Write_Data_WB[8]~I .output_register_mode = "none";
defparam \Write_Data_WB[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[9]));
// synopsys translate_off
defparam \Write_Data_WB[9]~I .input_async_reset = "none";
defparam \Write_Data_WB[9]~I .input_power_up = "low";
defparam \Write_Data_WB[9]~I .input_register_mode = "none";
defparam \Write_Data_WB[9]~I .input_sync_reset = "none";
defparam \Write_Data_WB[9]~I .oe_async_reset = "none";
defparam \Write_Data_WB[9]~I .oe_power_up = "low";
defparam \Write_Data_WB[9]~I .oe_register_mode = "none";
defparam \Write_Data_WB[9]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[9]~I .operation_mode = "input";
defparam \Write_Data_WB[9]~I .output_async_reset = "none";
defparam \Write_Data_WB[9]~I .output_power_up = "low";
defparam \Write_Data_WB[9]~I .output_register_mode = "none";
defparam \Write_Data_WB[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[10]));
// synopsys translate_off
defparam \Write_Data_WB[10]~I .input_async_reset = "none";
defparam \Write_Data_WB[10]~I .input_power_up = "low";
defparam \Write_Data_WB[10]~I .input_register_mode = "none";
defparam \Write_Data_WB[10]~I .input_sync_reset = "none";
defparam \Write_Data_WB[10]~I .oe_async_reset = "none";
defparam \Write_Data_WB[10]~I .oe_power_up = "low";
defparam \Write_Data_WB[10]~I .oe_register_mode = "none";
defparam \Write_Data_WB[10]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[10]~I .operation_mode = "input";
defparam \Write_Data_WB[10]~I .output_async_reset = "none";
defparam \Write_Data_WB[10]~I .output_power_up = "low";
defparam \Write_Data_WB[10]~I .output_register_mode = "none";
defparam \Write_Data_WB[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[11]));
// synopsys translate_off
defparam \Write_Data_WB[11]~I .input_async_reset = "none";
defparam \Write_Data_WB[11]~I .input_power_up = "low";
defparam \Write_Data_WB[11]~I .input_register_mode = "none";
defparam \Write_Data_WB[11]~I .input_sync_reset = "none";
defparam \Write_Data_WB[11]~I .oe_async_reset = "none";
defparam \Write_Data_WB[11]~I .oe_power_up = "low";
defparam \Write_Data_WB[11]~I .oe_register_mode = "none";
defparam \Write_Data_WB[11]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[11]~I .operation_mode = "input";
defparam \Write_Data_WB[11]~I .output_async_reset = "none";
defparam \Write_Data_WB[11]~I .output_power_up = "low";
defparam \Write_Data_WB[11]~I .output_register_mode = "none";
defparam \Write_Data_WB[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[12]));
// synopsys translate_off
defparam \Write_Data_WB[12]~I .input_async_reset = "none";
defparam \Write_Data_WB[12]~I .input_power_up = "low";
defparam \Write_Data_WB[12]~I .input_register_mode = "none";
defparam \Write_Data_WB[12]~I .input_sync_reset = "none";
defparam \Write_Data_WB[12]~I .oe_async_reset = "none";
defparam \Write_Data_WB[12]~I .oe_power_up = "low";
defparam \Write_Data_WB[12]~I .oe_register_mode = "none";
defparam \Write_Data_WB[12]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[12]~I .operation_mode = "input";
defparam \Write_Data_WB[12]~I .output_async_reset = "none";
defparam \Write_Data_WB[12]~I .output_power_up = "low";
defparam \Write_Data_WB[12]~I .output_register_mode = "none";
defparam \Write_Data_WB[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[13]));
// synopsys translate_off
defparam \Write_Data_WB[13]~I .input_async_reset = "none";
defparam \Write_Data_WB[13]~I .input_power_up = "low";
defparam \Write_Data_WB[13]~I .input_register_mode = "none";
defparam \Write_Data_WB[13]~I .input_sync_reset = "none";
defparam \Write_Data_WB[13]~I .oe_async_reset = "none";
defparam \Write_Data_WB[13]~I .oe_power_up = "low";
defparam \Write_Data_WB[13]~I .oe_register_mode = "none";
defparam \Write_Data_WB[13]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[13]~I .operation_mode = "input";
defparam \Write_Data_WB[13]~I .output_async_reset = "none";
defparam \Write_Data_WB[13]~I .output_power_up = "low";
defparam \Write_Data_WB[13]~I .output_register_mode = "none";
defparam \Write_Data_WB[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[14]));
// synopsys translate_off
defparam \Write_Data_WB[14]~I .input_async_reset = "none";
defparam \Write_Data_WB[14]~I .input_power_up = "low";
defparam \Write_Data_WB[14]~I .input_register_mode = "none";
defparam \Write_Data_WB[14]~I .input_sync_reset = "none";
defparam \Write_Data_WB[14]~I .oe_async_reset = "none";
defparam \Write_Data_WB[14]~I .oe_power_up = "low";
defparam \Write_Data_WB[14]~I .oe_register_mode = "none";
defparam \Write_Data_WB[14]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[14]~I .operation_mode = "input";
defparam \Write_Data_WB[14]~I .output_async_reset = "none";
defparam \Write_Data_WB[14]~I .output_power_up = "low";
defparam \Write_Data_WB[14]~I .output_register_mode = "none";
defparam \Write_Data_WB[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[15]));
// synopsys translate_off
defparam \Write_Data_WB[15]~I .input_async_reset = "none";
defparam \Write_Data_WB[15]~I .input_power_up = "low";
defparam \Write_Data_WB[15]~I .input_register_mode = "none";
defparam \Write_Data_WB[15]~I .input_sync_reset = "none";
defparam \Write_Data_WB[15]~I .oe_async_reset = "none";
defparam \Write_Data_WB[15]~I .oe_power_up = "low";
defparam \Write_Data_WB[15]~I .oe_register_mode = "none";
defparam \Write_Data_WB[15]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[15]~I .operation_mode = "input";
defparam \Write_Data_WB[15]~I .output_async_reset = "none";
defparam \Write_Data_WB[15]~I .output_power_up = "low";
defparam \Write_Data_WB[15]~I .output_register_mode = "none";
defparam \Write_Data_WB[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[16]));
// synopsys translate_off
defparam \Write_Data_WB[16]~I .input_async_reset = "none";
defparam \Write_Data_WB[16]~I .input_power_up = "low";
defparam \Write_Data_WB[16]~I .input_register_mode = "none";
defparam \Write_Data_WB[16]~I .input_sync_reset = "none";
defparam \Write_Data_WB[16]~I .oe_async_reset = "none";
defparam \Write_Data_WB[16]~I .oe_power_up = "low";
defparam \Write_Data_WB[16]~I .oe_register_mode = "none";
defparam \Write_Data_WB[16]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[16]~I .operation_mode = "input";
defparam \Write_Data_WB[16]~I .output_async_reset = "none";
defparam \Write_Data_WB[16]~I .output_power_up = "low";
defparam \Write_Data_WB[16]~I .output_register_mode = "none";
defparam \Write_Data_WB[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[17]));
// synopsys translate_off
defparam \Write_Data_WB[17]~I .input_async_reset = "none";
defparam \Write_Data_WB[17]~I .input_power_up = "low";
defparam \Write_Data_WB[17]~I .input_register_mode = "none";
defparam \Write_Data_WB[17]~I .input_sync_reset = "none";
defparam \Write_Data_WB[17]~I .oe_async_reset = "none";
defparam \Write_Data_WB[17]~I .oe_power_up = "low";
defparam \Write_Data_WB[17]~I .oe_register_mode = "none";
defparam \Write_Data_WB[17]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[17]~I .operation_mode = "input";
defparam \Write_Data_WB[17]~I .output_async_reset = "none";
defparam \Write_Data_WB[17]~I .output_power_up = "low";
defparam \Write_Data_WB[17]~I .output_register_mode = "none";
defparam \Write_Data_WB[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[18]));
// synopsys translate_off
defparam \Write_Data_WB[18]~I .input_async_reset = "none";
defparam \Write_Data_WB[18]~I .input_power_up = "low";
defparam \Write_Data_WB[18]~I .input_register_mode = "none";
defparam \Write_Data_WB[18]~I .input_sync_reset = "none";
defparam \Write_Data_WB[18]~I .oe_async_reset = "none";
defparam \Write_Data_WB[18]~I .oe_power_up = "low";
defparam \Write_Data_WB[18]~I .oe_register_mode = "none";
defparam \Write_Data_WB[18]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[18]~I .operation_mode = "input";
defparam \Write_Data_WB[18]~I .output_async_reset = "none";
defparam \Write_Data_WB[18]~I .output_power_up = "low";
defparam \Write_Data_WB[18]~I .output_register_mode = "none";
defparam \Write_Data_WB[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[19]));
// synopsys translate_off
defparam \Write_Data_WB[19]~I .input_async_reset = "none";
defparam \Write_Data_WB[19]~I .input_power_up = "low";
defparam \Write_Data_WB[19]~I .input_register_mode = "none";
defparam \Write_Data_WB[19]~I .input_sync_reset = "none";
defparam \Write_Data_WB[19]~I .oe_async_reset = "none";
defparam \Write_Data_WB[19]~I .oe_power_up = "low";
defparam \Write_Data_WB[19]~I .oe_register_mode = "none";
defparam \Write_Data_WB[19]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[19]~I .operation_mode = "input";
defparam \Write_Data_WB[19]~I .output_async_reset = "none";
defparam \Write_Data_WB[19]~I .output_power_up = "low";
defparam \Write_Data_WB[19]~I .output_register_mode = "none";
defparam \Write_Data_WB[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Write_Data_WB[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Write_Data_WB~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_WB[20]));
// synopsys translate_off
defparam \Write_Data_WB[20]~I .input_async_reset = "none";
defparam \Write_Data_WB[20]~I .input_power_up = "low";
defparam \Write_Data_WB[20]~I .input_register_mode = "none";
defparam \Write_Data_WB[20]~I .input_sync_reset = "none";
defparam \Write_Data_WB[20]~I .oe_async_reset = "none";
defparam \Write_Data_WB[20]~I .oe_power_up = "low";
defparam \Write_Data_WB[20]~I .oe_register_mode = "none";
defparam \Write_Data_WB[20]~I .oe_sync_reset = "none";
defparam \Write_Data_WB[20]~I .operation_mode = "input";
defparam \Write_Data_WB[20]~I .output_async_reset = "none";
defparam \Write_Data_WB[20]~I .output_power_up = "low";
defparam \Write_Data_WB[20]~I .output_register_mode = "none";
defparam \Write_Data_WB[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~0_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a2 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~0 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[2]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]));

// Location: LCCOMB_X14_Y21_N22
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [0]));

// Location: LCCOMB_X15_Y21_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]));

// Location: LCCOMB_X15_Y21_N24
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[2]~1 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[2]~1_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[2]~1 .lut_mask = 16'h1100;
defparam \EX_ALU_Control|ALU_Control_EX[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N14
cycloneii_lcell_comb \EX_ALU|Add0~2 (
// Equation(s):
// \EX_ALU|Add0~2_combout  = \EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~2 .lut_mask = 16'h556A;
defparam \EX_ALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y21_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~2_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~2 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]));

// Location: LCCOMB_X15_Y21_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~2 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [0])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .lut_mask = 16'hCCF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N4
cycloneii_lcell_comb \EX_ALU|Add0~3 (
// Equation(s):
// \EX_ALU|Add0~3_combout  = \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~3 .lut_mask = 16'h3666;
defparam \EX_ALU|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N16
cycloneii_lcell_comb \EX_ALU|Add0~5 (
// Equation(s):
// \EX_ALU|Add0~5_cout  = CARRY((\EX_ALU_Control|ALU_Control_EX[2]~3_combout ) # (\EX_ALU_Control|ALU_Control_EX[2]~2_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~3_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|Add0~5_cout ));
// synopsys translate_off
defparam \EX_ALU|Add0~5 .lut_mask = 16'h00EE;
defparam \EX_ALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N18
cycloneii_lcell_comb \EX_ALU|Add0~6 (
// Equation(s):
// \EX_ALU|Add0~6_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & ((\EX_ALU|Add0~3_combout  & (\EX_ALU|Add0~5_cout  & VCC)) # (!\EX_ALU|Add0~3_combout  & (!\EX_ALU|Add0~5_cout )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & 
// ((\EX_ALU|Add0~3_combout  & (!\EX_ALU|Add0~5_cout )) # (!\EX_ALU|Add0~3_combout  & ((\EX_ALU|Add0~5_cout ) # (GND)))))
// \EX_ALU|Add0~7  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & (!\EX_ALU|Add0~3_combout  & !\EX_ALU|Add0~5_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [0] & ((!\EX_ALU|Add0~5_cout ) # (!\EX_ALU|Add0~3_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datab(\EX_ALU|Add0~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~5_cout ),
	.combout(\EX_ALU|Add0~6_combout ),
	.cout(\EX_ALU|Add0~7 ));
// synopsys translate_off
defparam \EX_ALU|Add0~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N20
cycloneii_lcell_comb \EX_ALU|Add0~8 (
// Equation(s):
// \EX_ALU|Add0~8_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] $ (\EX_ALU|Add0~2_combout  $ (!\EX_ALU|Add0~7 )))) # (GND)
// \EX_ALU|Add0~9  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & ((\EX_ALU|Add0~2_combout ) # (!\EX_ALU|Add0~7 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & (\EX_ALU|Add0~2_combout  & !\EX_ALU|Add0~7 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datab(\EX_ALU|Add0~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~7 ),
	.combout(\EX_ALU|Add0~8_combout ),
	.cout(\EX_ALU|Add0~9 ));
// synopsys translate_off
defparam \EX_ALU|Add0~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N22
cycloneii_lcell_comb \EX_ALU|Add0~10 (
// Equation(s):
// \EX_ALU|Add0~10_combout  = (\EX_ALU|Add0~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & (\EX_ALU|Add0~9  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & (!\EX_ALU|Add0~9 )))) # (!\EX_ALU|Add0~1_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & (!\EX_ALU|Add0~9 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & ((\EX_ALU|Add0~9 ) # (GND)))))
// \EX_ALU|Add0~11  = CARRY((\EX_ALU|Add0~1_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & !\EX_ALU|Add0~9 )) # (!\EX_ALU|Add0~1_combout  & ((!\EX_ALU|Add0~9 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]))))

	.dataa(\EX_ALU|Add0~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~9 ),
	.combout(\EX_ALU|Add0~10_combout ),
	.cout(\EX_ALU|Add0~11 ));
// synopsys translate_off
defparam \EX_ALU|Add0~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N24
cycloneii_lcell_comb \EX_ALU|Add0~30 (
// Equation(s):
// \EX_ALU|Add0~30_combout  = ((\EX_ALU|Add0~29_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] $ (!\EX_ALU|Add0~11 )))) # (GND)
// \EX_ALU|Add0~31  = CARRY((\EX_ALU|Add0~29_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]) # (!\EX_ALU|Add0~11 ))) # (!\EX_ALU|Add0~29_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] & !\EX_ALU|Add0~11 )))

	.dataa(\EX_ALU|Add0~29_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~11 ),
	.combout(\EX_ALU|Add0~30_combout ),
	.cout(\EX_ALU|Add0~31 ));
// synopsys translate_off
defparam \EX_ALU|Add0~30 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N26
cycloneii_lcell_comb \EX_ALU|Add0~32 (
// Equation(s):
// \EX_ALU|Add0~32_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & ((\EX_ALU|Add0~28_combout  & (\EX_ALU|Add0~31  & VCC)) # (!\EX_ALU|Add0~28_combout  & (!\EX_ALU|Add0~31 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & ((\EX_ALU|Add0~28_combout  & 
// (!\EX_ALU|Add0~31 )) # (!\EX_ALU|Add0~28_combout  & ((\EX_ALU|Add0~31 ) # (GND)))))
// \EX_ALU|Add0~33  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & (!\EX_ALU|Add0~28_combout  & !\EX_ALU|Add0~31 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & ((!\EX_ALU|Add0~31 ) # (!\EX_ALU|Add0~28_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datab(\EX_ALU|Add0~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~31 ),
	.combout(\EX_ALU|Add0~32_combout ),
	.cout(\EX_ALU|Add0~33 ));
// synopsys translate_off
defparam \EX_ALU|Add0~32 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N28
cycloneii_lcell_comb \EX_ALU|Add0~34 (
// Equation(s):
// \EX_ALU|Add0~34_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5] $ (\EX_ALU|Add0~27_combout  $ (!\EX_ALU|Add0~33 )))) # (GND)
// \EX_ALU|Add0~35  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5] & ((\EX_ALU|Add0~27_combout ) # (!\EX_ALU|Add0~33 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [5] & (\EX_ALU|Add0~27_combout  & !\EX_ALU|Add0~33 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datab(\EX_ALU|Add0~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~33 ),
	.combout(\EX_ALU|Add0~34_combout ),
	.cout(\EX_ALU|Add0~35 ));
// synopsys translate_off
defparam \EX_ALU|Add0~34 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N4
cycloneii_lcell_comb \EX_ALU_Control|WideOr0~0 (
// Equation(s):
// \EX_ALU_Control|WideOr0~0_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & 
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr0~0 .lut_mask = 16'hFEFA;
defparam \EX_ALU_Control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y19_N28
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[1]~4 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[1]~4_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]) # ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]) # 
// (!\EX_ALU_Control|ALU_Control_EX[2]~0_combout )))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[1]~4 .lut_mask = 16'hEFFF;
defparam \EX_ALU_Control|ALU_Control_EX[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N10
cycloneii_lcell_comb \EX_ALU|Mux29~0 (
// Equation(s):
// \EX_ALU|Mux29~0_combout  = (\EX_ALU_Control|ALU_Control_EX[1]~4_combout  & (((\EX_ALU_Control|ALU_Control_EX[2]~5_combout  & !\EX_ALU_Control|WideOr0~0_combout )) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~5_combout ),
	.datab(\EX_ALU_Control|WideOr0~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU_Control|ALU_Control_EX[1]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~0 .lut_mask = 16'h2F00;
defparam \EX_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N30
cycloneii_lcell_comb \EX_ALU|Mux26~0 (
// Equation(s):
// \EX_ALU|Mux26~0_combout  = (\EX_ALU|Add0~34_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~34_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~3_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a20 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~3 .lut_mask = 16'hD0D0;
defparam \ID_Registers|Read_Data_1_ID[20]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[20]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]));

// Location: LCFF_X12_Y20_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a15 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [15]));

// Location: LCFF_X15_Y19_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [15]));

// Location: LCCOMB_X15_Y21_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~4_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~4 .lut_mask = 16'hBB00;
defparam \ID_Registers|Read_Data_2_ID[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[19]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]));

// Location: LCCOMB_X16_Y21_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~4 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [19])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~4 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N30
cycloneii_lcell_comb \EX_ALU|Add0~13 (
// Equation(s):
// \EX_ALU|Add0~13_combout  = \EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~13 .lut_mask = 16'h1E3C;
defparam \EX_ALU|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~5_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a18 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~5 .lut_mask = 16'hD0D0;
defparam \ID_Registers|Read_Data_1_ID[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[18]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]));

// Location: LCCOMB_X16_Y21_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~6_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a17 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~6 .lut_mask = 16'hC0F0;
defparam \ID_Registers|Read_Data_2_ID[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[17]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]));

// Location: LCCOMB_X16_Y21_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~6 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~6 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N18
cycloneii_lcell_comb \EX_ALU|Add0~15 (
// Equation(s):
// \EX_ALU|Add0~15_combout  = \EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~15 .lut_mask = 16'h1E3C;
defparam \EX_ALU|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N22
cycloneii_lcell_comb \EX_ALU|Add0~16 (
// Equation(s):
// \EX_ALU|Add0~16_combout  = \EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~16 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~8 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~8 .lut_mask = 16'hCCAA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N16
cycloneii_lcell_comb \EX_ALU|Add0~17 (
// Equation(s):
// \EX_ALU|Add0~17_combout  = \EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~17 .lut_mask = 16'h1E5A;
defparam \EX_ALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~9_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a14 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~9 .lut_mask = 16'hD0D0;
defparam \ID_Registers|Read_Data_1_ID[14]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[14]~9_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]));

// Location: LCCOMB_X14_Y22_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~10_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a13 ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~10 .lut_mask = 16'hD0D0;
defparam \ID_Registers|Read_Data_1_ID[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[13]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]));

// Location: LCCOMB_X15_Y22_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~11_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~11 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[12]~11_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]));

// Location: LCCOMB_X17_Y20_N18
cycloneii_lcell_comb \EX_ALU|Add0~21 (
// Equation(s):
// \EX_ALU|Add0~21_combout  = \EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~21 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y20_N24
cycloneii_lcell_comb \EX_ALU|Add0~22 (
// Equation(s):
// \EX_ALU|Add0~22_combout  = \EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~22 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~14_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~14 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]));

// Location: LCCOMB_X15_Y22_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~15_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~15 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[8]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[8]~15_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]));

// Location: LCCOMB_X15_Y22_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~16_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~16 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[7]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[7]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]));

// Location: LCCOMB_X14_Y20_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~17_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~17 .lut_mask = 16'hBB00;
defparam \ID_Registers|Read_Data_2_ID[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[6]~17_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]));

// Location: LCFF_X14_Y20_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a6 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [6]));

// Location: LCFF_X14_Y20_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [6]));

// Location: LCCOMB_X14_Y20_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~17 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [6]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [6]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~17 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N0
cycloneii_lcell_comb \EX_ALU|Add0~26 (
// Equation(s):
// \EX_ALU|Add0~26_combout  = \EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~26 .lut_mask = 16'h0F78;
defparam \EX_ALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y21_N30
cycloneii_lcell_comb \EX_ALU|Add0~36 (
// Equation(s):
// \EX_ALU|Add0~36_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((\EX_ALU|Add0~26_combout  & (\EX_ALU|Add0~35  & VCC)) # (!\EX_ALU|Add0~26_combout  & (!\EX_ALU|Add0~35 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((\EX_ALU|Add0~26_combout  & 
// (!\EX_ALU|Add0~35 )) # (!\EX_ALU|Add0~26_combout  & ((\EX_ALU|Add0~35 ) # (GND)))))
// \EX_ALU|Add0~37  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & (!\EX_ALU|Add0~26_combout  & !\EX_ALU|Add0~35 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((!\EX_ALU|Add0~35 ) # (!\EX_ALU|Add0~26_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datab(\EX_ALU|Add0~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~35 ),
	.combout(\EX_ALU|Add0~36_combout ),
	.cout(\EX_ALU|Add0~37 ));
// synopsys translate_off
defparam \EX_ALU|Add0~36 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N0
cycloneii_lcell_comb \EX_ALU|Add0~38 (
// Equation(s):
// \EX_ALU|Add0~38_combout  = ((\EX_ALU|Add0~25_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] $ (!\EX_ALU|Add0~37 )))) # (GND)
// \EX_ALU|Add0~39  = CARRY((\EX_ALU|Add0~25_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]) # (!\EX_ALU|Add0~37 ))) # (!\EX_ALU|Add0~25_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & !\EX_ALU|Add0~37 )))

	.dataa(\EX_ALU|Add0~25_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~37 ),
	.combout(\EX_ALU|Add0~38_combout ),
	.cout(\EX_ALU|Add0~39 ));
// synopsys translate_off
defparam \EX_ALU|Add0~38 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N2
cycloneii_lcell_comb \EX_ALU|Add0~40 (
// Equation(s):
// \EX_ALU|Add0~40_combout  = (\EX_ALU|Add0~24_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & (\EX_ALU|Add0~39  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & (!\EX_ALU|Add0~39 )))) # (!\EX_ALU|Add0~24_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & (!\EX_ALU|Add0~39 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & ((\EX_ALU|Add0~39 ) # (GND)))))
// \EX_ALU|Add0~41  = CARRY((\EX_ALU|Add0~24_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & !\EX_ALU|Add0~39 )) # (!\EX_ALU|Add0~24_combout  & ((!\EX_ALU|Add0~39 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))))

	.dataa(\EX_ALU|Add0~24_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~39 ),
	.combout(\EX_ALU|Add0~40_combout ),
	.cout(\EX_ALU|Add0~41 ));
// synopsys translate_off
defparam \EX_ALU|Add0~40 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N4
cycloneii_lcell_comb \EX_ALU|Add0~42 (
// Equation(s):
// \EX_ALU|Add0~42_combout  = ((\EX_ALU|Add0~23_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] $ (!\EX_ALU|Add0~41 )))) # (GND)
// \EX_ALU|Add0~43  = CARRY((\EX_ALU|Add0~23_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]) # (!\EX_ALU|Add0~41 ))) # (!\EX_ALU|Add0~23_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & !\EX_ALU|Add0~41 )))

	.dataa(\EX_ALU|Add0~23_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~41 ),
	.combout(\EX_ALU|Add0~42_combout ),
	.cout(\EX_ALU|Add0~43 ));
// synopsys translate_off
defparam \EX_ALU|Add0~42 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N6
cycloneii_lcell_comb \EX_ALU|Add0~44 (
// Equation(s):
// \EX_ALU|Add0~44_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & ((\EX_ALU|Add0~22_combout  & (\EX_ALU|Add0~43  & VCC)) # (!\EX_ALU|Add0~22_combout  & (!\EX_ALU|Add0~43 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & ((\EX_ALU|Add0~22_combout  
// & (!\EX_ALU|Add0~43 )) # (!\EX_ALU|Add0~22_combout  & ((\EX_ALU|Add0~43 ) # (GND)))))
// \EX_ALU|Add0~45  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & (!\EX_ALU|Add0~22_combout  & !\EX_ALU|Add0~43 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & ((!\EX_ALU|Add0~43 ) # (!\EX_ALU|Add0~22_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datab(\EX_ALU|Add0~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~43 ),
	.combout(\EX_ALU|Add0~44_combout ),
	.cout(\EX_ALU|Add0~45 ));
// synopsys translate_off
defparam \EX_ALU|Add0~44 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N8
cycloneii_lcell_comb \EX_ALU|Add0~46 (
// Equation(s):
// \EX_ALU|Add0~46_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] $ (\EX_ALU|Add0~21_combout  $ (!\EX_ALU|Add0~45 )))) # (GND)
// \EX_ALU|Add0~47  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] & ((\EX_ALU|Add0~21_combout ) # (!\EX_ALU|Add0~45 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] & (\EX_ALU|Add0~21_combout  & !\EX_ALU|Add0~45 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datab(\EX_ALU|Add0~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~45 ),
	.combout(\EX_ALU|Add0~46_combout ),
	.cout(\EX_ALU|Add0~47 ));
// synopsys translate_off
defparam \EX_ALU|Add0~46 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N10
cycloneii_lcell_comb \EX_ALU|Add0~48 (
// Equation(s):
// \EX_ALU|Add0~48_combout  = (\EX_ALU|Add0~20_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (\EX_ALU|Add0~47  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (!\EX_ALU|Add0~47 )))) # (!\EX_ALU|Add0~20_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & (!\EX_ALU|Add0~47 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & ((\EX_ALU|Add0~47 ) # (GND)))))
// \EX_ALU|Add0~49  = CARRY((\EX_ALU|Add0~20_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & !\EX_ALU|Add0~47 )) # (!\EX_ALU|Add0~20_combout  & ((!\EX_ALU|Add0~47 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]))))

	.dataa(\EX_ALU|Add0~20_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~47 ),
	.combout(\EX_ALU|Add0~48_combout ),
	.cout(\EX_ALU|Add0~49 ));
// synopsys translate_off
defparam \EX_ALU|Add0~48 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N12
cycloneii_lcell_comb \EX_ALU|Add0~50 (
// Equation(s):
// \EX_ALU|Add0~50_combout  = ((\EX_ALU|Add0~19_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13] $ (!\EX_ALU|Add0~49 )))) # (GND)
// \EX_ALU|Add0~51  = CARRY((\EX_ALU|Add0~19_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]) # (!\EX_ALU|Add0~49 ))) # (!\EX_ALU|Add0~19_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13] & !\EX_ALU|Add0~49 )))

	.dataa(\EX_ALU|Add0~19_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~49 ),
	.combout(\EX_ALU|Add0~50_combout ),
	.cout(\EX_ALU|Add0~51 ));
// synopsys translate_off
defparam \EX_ALU|Add0~50 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N14
cycloneii_lcell_comb \EX_ALU|Add0~52 (
// Equation(s):
// \EX_ALU|Add0~52_combout  = (\EX_ALU|Add0~18_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & (\EX_ALU|Add0~51  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & (!\EX_ALU|Add0~51 )))) # (!\EX_ALU|Add0~18_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & (!\EX_ALU|Add0~51 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & ((\EX_ALU|Add0~51 ) # (GND)))))
// \EX_ALU|Add0~53  = CARRY((\EX_ALU|Add0~18_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & !\EX_ALU|Add0~51 )) # (!\EX_ALU|Add0~18_combout  & ((!\EX_ALU|Add0~51 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]))))

	.dataa(\EX_ALU|Add0~18_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~51 ),
	.combout(\EX_ALU|Add0~52_combout ),
	.cout(\EX_ALU|Add0~53 ));
// synopsys translate_off
defparam \EX_ALU|Add0~52 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N16
cycloneii_lcell_comb \EX_ALU|Add0~54 (
// Equation(s):
// \EX_ALU|Add0~54_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] $ (\EX_ALU|Add0~17_combout  $ (!\EX_ALU|Add0~53 )))) # (GND)
// \EX_ALU|Add0~55  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] & ((\EX_ALU|Add0~17_combout ) # (!\EX_ALU|Add0~53 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] & (\EX_ALU|Add0~17_combout  & !\EX_ALU|Add0~53 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datab(\EX_ALU|Add0~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~53 ),
	.combout(\EX_ALU|Add0~54_combout ),
	.cout(\EX_ALU|Add0~55 ));
// synopsys translate_off
defparam \EX_ALU|Add0~54 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N18
cycloneii_lcell_comb \EX_ALU|Add0~56 (
// Equation(s):
// \EX_ALU|Add0~56_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((\EX_ALU|Add0~16_combout  & (\EX_ALU|Add0~55  & VCC)) # (!\EX_ALU|Add0~16_combout  & (!\EX_ALU|Add0~55 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((\EX_ALU|Add0~16_combout  
// & (!\EX_ALU|Add0~55 )) # (!\EX_ALU|Add0~16_combout  & ((\EX_ALU|Add0~55 ) # (GND)))))
// \EX_ALU|Add0~57  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & (!\EX_ALU|Add0~16_combout  & !\EX_ALU|Add0~55 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((!\EX_ALU|Add0~55 ) # (!\EX_ALU|Add0~16_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\EX_ALU|Add0~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~55 ),
	.combout(\EX_ALU|Add0~56_combout ),
	.cout(\EX_ALU|Add0~57 ));
// synopsys translate_off
defparam \EX_ALU|Add0~56 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N20
cycloneii_lcell_comb \EX_ALU|Add0~58 (
// Equation(s):
// \EX_ALU|Add0~58_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] $ (\EX_ALU|Add0~15_combout  $ (!\EX_ALU|Add0~57 )))) # (GND)
// \EX_ALU|Add0~59  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & ((\EX_ALU|Add0~15_combout ) # (!\EX_ALU|Add0~57 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & (\EX_ALU|Add0~15_combout  & !\EX_ALU|Add0~57 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datab(\EX_ALU|Add0~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~57 ),
	.combout(\EX_ALU|Add0~58_combout ),
	.cout(\EX_ALU|Add0~59 ));
// synopsys translate_off
defparam \EX_ALU|Add0~58 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N22
cycloneii_lcell_comb \EX_ALU|Add0~60 (
// Equation(s):
// \EX_ALU|Add0~60_combout  = (\EX_ALU|Add0~14_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & (\EX_ALU|Add0~59  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & (!\EX_ALU|Add0~59 )))) # (!\EX_ALU|Add0~14_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & (!\EX_ALU|Add0~59 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & ((\EX_ALU|Add0~59 ) # (GND)))))
// \EX_ALU|Add0~61  = CARRY((\EX_ALU|Add0~14_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & !\EX_ALU|Add0~59 )) # (!\EX_ALU|Add0~14_combout  & ((!\EX_ALU|Add0~59 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]))))

	.dataa(\EX_ALU|Add0~14_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~59 ),
	.combout(\EX_ALU|Add0~60_combout ),
	.cout(\EX_ALU|Add0~61 ));
// synopsys translate_off
defparam \EX_ALU|Add0~60 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N24
cycloneii_lcell_comb \EX_ALU|Add0~62 (
// Equation(s):
// \EX_ALU|Add0~62_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] $ (\EX_ALU|Add0~13_combout  $ (!\EX_ALU|Add0~61 )))) # (GND)
// \EX_ALU|Add0~63  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & ((\EX_ALU|Add0~13_combout ) # (!\EX_ALU|Add0~61 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & (\EX_ALU|Add0~13_combout  & !\EX_ALU|Add0~61 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datab(\EX_ALU|Add0~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~61 ),
	.combout(\EX_ALU|Add0~62_combout ),
	.cout(\EX_ALU|Add0~63 ));
// synopsys translate_off
defparam \EX_ALU|Add0~62 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N26
cycloneii_lcell_comb \EX_ALU|Add0~64 (
// Equation(s):
// \EX_ALU|Add0~64_combout  = (\EX_ALU|Add0~12_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & (\EX_ALU|Add0~63  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & (!\EX_ALU|Add0~63 )))) # (!\EX_ALU|Add0~12_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & (!\EX_ALU|Add0~63 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & ((\EX_ALU|Add0~63 ) # (GND)))))
// \EX_ALU|Add0~65  = CARRY((\EX_ALU|Add0~12_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & !\EX_ALU|Add0~63 )) # (!\EX_ALU|Add0~12_combout  & ((!\EX_ALU|Add0~63 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]))))

	.dataa(\EX_ALU|Add0~12_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~63 ),
	.combout(\EX_ALU|Add0~64_combout ),
	.cout(\EX_ALU|Add0~65 ));
// synopsys translate_off
defparam \EX_ALU|Add0~64 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~21_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~21 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_1_ID[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[22]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]));

// Location: LCCOMB_X15_Y19_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~22 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~22 .lut_mask = 16'hCCAA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N12
cycloneii_lcell_comb \EX_ALU|Add0~67 (
// Equation(s):
// \EX_ALU|Add0~67_combout  = \EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~67 .lut_mask = 16'h0F78;
defparam \EX_ALU|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N28
cycloneii_lcell_comb \EX_ALU|Add0~68 (
// Equation(s):
// \EX_ALU|Add0~68_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] $ (\EX_ALU|Add0~67_combout  $ (!\EX_ALU|Add0~65 )))) # (GND)
// \EX_ALU|Add0~69  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & ((\EX_ALU|Add0~67_combout ) # (!\EX_ALU|Add0~65 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & (\EX_ALU|Add0~67_combout  & !\EX_ALU|Add0~65 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datab(\EX_ALU|Add0~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~65 ),
	.combout(\EX_ALU|Add0~68_combout ),
	.cout(\EX_ALU|Add0~69 ));
// synopsys translate_off
defparam \EX_ALU|Add0~68 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y20_N30
cycloneii_lcell_comb \EX_ALU|Add0~70 (
// Equation(s):
// \EX_ALU|Add0~70_combout  = (\EX_ALU|Add0~66_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (\EX_ALU|Add0~69  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (!\EX_ALU|Add0~69 )))) # (!\EX_ALU|Add0~66_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (!\EX_ALU|Add0~69 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & ((\EX_ALU|Add0~69 ) # (GND)))))
// \EX_ALU|Add0~71  = CARRY((\EX_ALU|Add0~66_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & !\EX_ALU|Add0~69 )) # (!\EX_ALU|Add0~66_combout  & ((!\EX_ALU|Add0~69 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]))))

	.dataa(\EX_ALU|Add0~66_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~69 ),
	.combout(\EX_ALU|Add0~70_combout ),
	.cout(\EX_ALU|Add0~71 ));
// synopsys translate_off
defparam \EX_ALU|Add0~70 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N14
cycloneii_lcell_comb \EX_ALU|Equal0~0 (
// Equation(s):
// \EX_ALU|Equal0~0_combout  = ((!\EX_ALU|Add0~10_combout  & (!\EX_ALU|Add0~64_combout  & !\EX_ALU|Add0~70_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(\EX_ALU|Add0~10_combout ),
	.datac(\EX_ALU|Add0~64_combout ),
	.datad(\EX_ALU|Add0~70_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~0 .lut_mask = 16'h5557;
defparam \EX_ALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~24_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a24 ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~24 .lut_mask = 16'hA0AA;
defparam \ID_Registers|Read_Data_2_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]));

// Location: LCCOMB_X17_Y19_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~24 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~24 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y19_N28
cycloneii_lcell_comb \EX_ALU|Add0~75 (
// Equation(s):
// \EX_ALU|Add0~75_combout  = \EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~75_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~75 .lut_mask = 16'h363C;
defparam \EX_ALU|Add0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y22_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~23_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~23 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y22_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]));

// Location: LCCOMB_X18_Y19_N0
cycloneii_lcell_comb \EX_ALU|Add0~73 (
// Equation(s):
// \EX_ALU|Add0~73_combout  = ((\EX_ALU|Add0~72_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] $ (!\EX_ALU|Add0~71 )))) # (GND)
// \EX_ALU|Add0~74  = CARRY((\EX_ALU|Add0~72_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]) # (!\EX_ALU|Add0~71 ))) # (!\EX_ALU|Add0~72_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & !\EX_ALU|Add0~71 )))

	.dataa(\EX_ALU|Add0~72_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~71 ),
	.combout(\EX_ALU|Add0~73_combout ),
	.cout(\EX_ALU|Add0~74 ));
// synopsys translate_off
defparam \EX_ALU|Add0~73 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N2
cycloneii_lcell_comb \EX_ALU|Add0~76 (
// Equation(s):
// \EX_ALU|Add0~76_combout  = (\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & ((\EX_ALU|Add0~75_combout  & (\EX_ALU|Add0~74  & VCC)) # (!\EX_ALU|Add0~75_combout  & (!\EX_ALU|Add0~74 )))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & ((\EX_ALU|Add0~75_combout  
// & (!\EX_ALU|Add0~74 )) # (!\EX_ALU|Add0~75_combout  & ((\EX_ALU|Add0~74 ) # (GND)))))
// \EX_ALU|Add0~77  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & (!\EX_ALU|Add0~75_combout  & !\EX_ALU|Add0~74 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & ((!\EX_ALU|Add0~74 ) # (!\EX_ALU|Add0~75_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datab(\EX_ALU|Add0~75_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~74 ),
	.combout(\EX_ALU|Add0~76_combout ),
	.cout(\EX_ALU|Add0~77 ));
// synopsys translate_off
defparam \EX_ALU|Add0~76 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N24
cycloneii_lcell_comb \EX_ALU|Mux7~0 (
// Equation(s):
// \EX_ALU|Mux7~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~76_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~76_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N8
cycloneii_lcell_comb \EX_ALU|Equal0~1 (
// Equation(s):
// \EX_ALU|Equal0~1_combout  = (!\EX_ALU|Mux8~0_combout  & (!\EX_ALU|Mux26~0_combout  & (\EX_ALU|Equal0~0_combout  & !\EX_ALU|Mux7~0_combout )))

	.dataa(\EX_ALU|Mux8~0_combout ),
	.datab(\EX_ALU|Mux26~0_combout ),
	.datac(\EX_ALU|Equal0~0_combout ),
	.datad(\EX_ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~1 .lut_mask = 16'h0010;
defparam \EX_ALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N2
cycloneii_lcell_comb \EX_ALU|Equal0~5 (
// Equation(s):
// \EX_ALU|Equal0~5_combout  = ((!\EX_ALU|Add0~8_combout  & (!\EX_ALU|Add0~32_combout  & !\EX_ALU|Add0~68_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Add0~8_combout ),
	.datab(\EX_ALU|Mux29~0_combout ),
	.datac(\EX_ALU|Add0~32_combout ),
	.datad(\EX_ALU|Add0~68_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~5 .lut_mask = 16'h3337;
defparam \EX_ALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y20_N16
cycloneii_lcell_comb \EX_ALU|Equal0~6 (
// Equation(s):
// \EX_ALU|Equal0~6_combout  = ((!\EX_ALU|Add0~36_combout  & (!\EX_ALU|Add0~38_combout  & !\EX_ALU|Add0~40_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(\EX_ALU|Add0~36_combout ),
	.datac(\EX_ALU|Add0~38_combout ),
	.datad(\EX_ALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~6 .lut_mask = 16'h5557;
defparam \EX_ALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~31_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~31 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[31]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]));

// Location: LCCOMB_X17_Y21_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~31_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a31 ),
	.datac(vcc),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~31 .lut_mask = 16'h88CC;
defparam \ID_Registers|Read_Data_2_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]));

// Location: LCCOMB_X17_Y21_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~31 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [31])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~31 .lut_mask = 16'hAAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y21_N28
cycloneii_lcell_comb \EX_ALU|Add0~96 (
// Equation(s):
// \EX_ALU|Add0~96_combout  = \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~0_combout  & \EX_ALU_Control|ALU_Control_EX[2]~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~96 .lut_mask = 16'h1E3C;
defparam \EX_ALU|Add0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~30_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~30 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[30]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]));

// Location: LCCOMB_X14_Y18_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~29_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~29 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[29]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]));

// Location: LCCOMB_X14_Y18_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~25_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Equal0~0_combout ),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a28 ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~25 .lut_mask = 16'hF050;
defparam \ID_Registers|Read_Data_1_ID[28]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[28]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]));

// Location: LCCOMB_X16_Y21_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~26_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a27 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~26 .lut_mask = 16'hC0F0;
defparam \ID_Registers|Read_Data_2_ID[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[27]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]));

// Location: LCCOMB_X16_Y21_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~26 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [27])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~26 .lut_mask = 16'hF3C0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y21_N0
cycloneii_lcell_comb \EX_ALU|Add0~79 (
// Equation(s):
// \EX_ALU|Add0~79_combout  = \EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~79 .lut_mask = 16'h07F8;
defparam \EX_ALU|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~27_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~27 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[26]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]));

// Location: LCCOMB_X17_Y19_N24
cycloneii_lcell_comb \EX_ALU|Add0~81 (
// Equation(s):
// \EX_ALU|Add0~81_combout  = \EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout  $ (((\EX_ALU_Control|ALU_Control_EX[2]~2_combout ) # ((\EX_ALU_Control|ALU_Control_EX[2]~1_combout  & \EX_ALU_Control|ALU_Control_EX[2]~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[2]~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[2]~2_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[2]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Add0~81_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~81 .lut_mask = 16'h565A;
defparam \EX_ALU|Add0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N4
cycloneii_lcell_comb \EX_ALU|Add0~82 (
// Equation(s):
// \EX_ALU|Add0~82_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25] $ (\EX_ALU|Add0~81_combout  $ (!\EX_ALU|Add0~77 )))) # (GND)
// \EX_ALU|Add0~83  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25] & ((\EX_ALU|Add0~81_combout ) # (!\EX_ALU|Add0~77 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [25] & (\EX_ALU|Add0~81_combout  & !\EX_ALU|Add0~77 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datab(\EX_ALU|Add0~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~77 ),
	.combout(\EX_ALU|Add0~82_combout ),
	.cout(\EX_ALU|Add0~83 ));
// synopsys translate_off
defparam \EX_ALU|Add0~82 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N6
cycloneii_lcell_comb \EX_ALU|Add0~84 (
// Equation(s):
// \EX_ALU|Add0~84_combout  = (\EX_ALU|Add0~80_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & (\EX_ALU|Add0~83  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & (!\EX_ALU|Add0~83 )))) # (!\EX_ALU|Add0~80_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & (!\EX_ALU|Add0~83 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & ((\EX_ALU|Add0~83 ) # (GND)))))
// \EX_ALU|Add0~85  = CARRY((\EX_ALU|Add0~80_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & !\EX_ALU|Add0~83 )) # (!\EX_ALU|Add0~80_combout  & ((!\EX_ALU|Add0~83 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]))))

	.dataa(\EX_ALU|Add0~80_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~83 ),
	.combout(\EX_ALU|Add0~84_combout ),
	.cout(\EX_ALU|Add0~85 ));
// synopsys translate_off
defparam \EX_ALU|Add0~84 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N8
cycloneii_lcell_comb \EX_ALU|Add0~86 (
// Equation(s):
// \EX_ALU|Add0~86_combout  = ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] $ (\EX_ALU|Add0~79_combout  $ (!\EX_ALU|Add0~85 )))) # (GND)
// \EX_ALU|Add0~87  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & ((\EX_ALU|Add0~79_combout ) # (!\EX_ALU|Add0~85 ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & (\EX_ALU|Add0~79_combout  & !\EX_ALU|Add0~85 )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datab(\EX_ALU|Add0~79_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~85 ),
	.combout(\EX_ALU|Add0~86_combout ),
	.cout(\EX_ALU|Add0~87 ));
// synopsys translate_off
defparam \EX_ALU|Add0~86 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N10
cycloneii_lcell_comb \EX_ALU|Add0~88 (
// Equation(s):
// \EX_ALU|Add0~88_combout  = (\EX_ALU|Add0~78_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & (\EX_ALU|Add0~87  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & (!\EX_ALU|Add0~87 )))) # (!\EX_ALU|Add0~78_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & (!\EX_ALU|Add0~87 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & ((\EX_ALU|Add0~87 ) # (GND)))))
// \EX_ALU|Add0~89  = CARRY((\EX_ALU|Add0~78_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & !\EX_ALU|Add0~87 )) # (!\EX_ALU|Add0~78_combout  & ((!\EX_ALU|Add0~87 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]))))

	.dataa(\EX_ALU|Add0~78_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~87 ),
	.combout(\EX_ALU|Add0~88_combout ),
	.cout(\EX_ALU|Add0~89 ));
// synopsys translate_off
defparam \EX_ALU|Add0~88 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N12
cycloneii_lcell_comb \EX_ALU|Add0~91 (
// Equation(s):
// \EX_ALU|Add0~91_combout  = ((\EX_ALU|Add0~90_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29] $ (!\EX_ALU|Add0~89 )))) # (GND)
// \EX_ALU|Add0~92  = CARRY((\EX_ALU|Add0~90_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]) # (!\EX_ALU|Add0~89 ))) # (!\EX_ALU|Add0~90_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29] & !\EX_ALU|Add0~89 )))

	.dataa(\EX_ALU|Add0~90_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~89 ),
	.combout(\EX_ALU|Add0~91_combout ),
	.cout(\EX_ALU|Add0~92 ));
// synopsys translate_off
defparam \EX_ALU|Add0~91 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N14
cycloneii_lcell_comb \EX_ALU|Add0~94 (
// Equation(s):
// \EX_ALU|Add0~94_combout  = (\EX_ALU|Add0~93_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & (\EX_ALU|Add0~92  & VCC)) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & (!\EX_ALU|Add0~92 )))) # (!\EX_ALU|Add0~93_combout  & 
// ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & (!\EX_ALU|Add0~92 )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & ((\EX_ALU|Add0~92 ) # (GND)))))
// \EX_ALU|Add0~95  = CARRY((\EX_ALU|Add0~93_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & !\EX_ALU|Add0~92 )) # (!\EX_ALU|Add0~93_combout  & ((!\EX_ALU|Add0~92 ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]))))

	.dataa(\EX_ALU|Add0~93_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~92 ),
	.combout(\EX_ALU|Add0~94_combout ),
	.cout(\EX_ALU|Add0~95 ));
// synopsys translate_off
defparam \EX_ALU|Add0~94 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y19_N16
cycloneii_lcell_comb \EX_ALU|Add0~97 (
// Equation(s):
// \EX_ALU|Add0~97_combout  = \ID_EX_Pipeline_Stage|Read_Data_1_EX [31] $ (\EX_ALU|Add0~95  $ (!\EX_ALU|Add0~96_combout ))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datac(vcc),
	.datad(\EX_ALU|Add0~96_combout ),
	.cin(\EX_ALU|Add0~95 ),
	.combout(\EX_ALU|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~97 .lut_mask = 16'h3CC3;
defparam \EX_ALU|Add0~97 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N12
cycloneii_lcell_comb \EX_ALU|Equal0~4 (
// Equation(s):
// \EX_ALU|Equal0~4_combout  = ((!\EX_ALU|Add0~54_combout  & (!\EX_ALU|Add0~30_combout  & !\EX_ALU|Add0~97_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Add0~54_combout ),
	.datab(\EX_ALU|Mux29~0_combout ),
	.datac(\EX_ALU|Add0~30_combout ),
	.datad(\EX_ALU|Add0~97_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~4 .lut_mask = 16'h3337;
defparam \EX_ALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N16
cycloneii_lcell_comb \EX_ALU|Equal0~8 (
// Equation(s):
// \EX_ALU|Equal0~8_combout  = (\EX_ALU|Equal0~7_combout  & (\EX_ALU|Equal0~5_combout  & (\EX_ALU|Equal0~6_combout  & \EX_ALU|Equal0~4_combout )))

	.dataa(\EX_ALU|Equal0~7_combout ),
	.datab(\EX_ALU|Equal0~5_combout ),
	.datac(\EX_ALU|Equal0~6_combout ),
	.datad(\EX_ALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~8 .lut_mask = 16'h8000;
defparam \EX_ALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N22
cycloneii_lcell_comb \EX_ALU|Equal0~9 (
// Equation(s):
// \EX_ALU|Equal0~9_combout  = ((!\EX_ALU|Add0~50_combout  & (!\EX_ALU|Add0~52_combout  & !\EX_ALU|Add0~48_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(\EX_ALU|Add0~50_combout ),
	.datac(\EX_ALU|Add0~52_combout ),
	.datad(\EX_ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~9 .lut_mask = 16'h5557;
defparam \EX_ALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N20
cycloneii_lcell_comb \EX_ALU|Equal0~10 (
// Equation(s):
// \EX_ALU|Equal0~10_combout  = ((!\EX_ALU|Add0~58_combout  & (!\EX_ALU|Add0~60_combout  & !\EX_ALU|Add0~56_combout ))) # (!\EX_ALU|Mux29~0_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(\EX_ALU|Add0~58_combout ),
	.datac(\EX_ALU|Add0~60_combout ),
	.datad(\EX_ALU|Add0~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~10 .lut_mask = 16'h5557;
defparam \EX_ALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~30 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~30 .lut_mask = 16'hEE22;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~29 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~29 .lut_mask = 16'hE2E2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~28_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~28 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[25]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]));

// Location: LCCOMB_X14_Y18_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~24_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~24 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y18_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[24]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]));

// Location: LCCOMB_X17_Y19_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~23_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a23 ),
	.datac(vcc),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~23 .lut_mask = 16'h88CC;
defparam \ID_Registers|Read_Data_2_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[23]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]));

// Location: LCCOMB_X17_Y19_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~23 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~23 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~21_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a22 ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~21 .lut_mask = 16'h8C8C;
defparam \ID_Registers|Read_Data_2_ID[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[22]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]));

// Location: LCCOMB_X15_Y19_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~21 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [22])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~21 .lut_mask = 16'hCCF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y21_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~5_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a18 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~5 .lut_mask = 16'hC0F0;
defparam \ID_Registers|Read_Data_2_ID[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y21_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[18]~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]));

// Location: LCCOMB_X16_Y21_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~5 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~5 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~7_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~7 .lut_mask = 16'hF500;
defparam \ID_Registers|Read_Data_2_ID[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[16]~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]));

// Location: LCCOMB_X15_Y19_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~7 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [16])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~7 .lut_mask = 16'hCCF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y22_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~8_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~8 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y22_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[15]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]));

// Location: LCCOMB_X17_Y20_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~12_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a11 ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(vcc),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~12 .lut_mask = 16'h88AA;
defparam \ID_Registers|Read_Data_2_ID[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y20_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[11]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]));

// Location: LCCOMB_X17_Y20_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~12 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Instruction_EX [11])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [11])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datab(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~12 .lut_mask = 16'hB8B8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N30
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [10]));

// Location: LCFF_X15_Y20_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]));

// Location: LCCOMB_X15_Y20_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~13_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a10 ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~13 .lut_mask = 16'hA0F0;
defparam \ID_Registers|Read_Data_2_ID[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[10]~13_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]));

// Location: LCCOMB_X15_Y20_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~13 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10])) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [10])))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~13 .lut_mask = 16'hF5A0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y20_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~14_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(vcc),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~14 .lut_mask = 16'hBB00;
defparam \ID_Registers|Read_Data_2_ID[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]));

// Location: LCCOMB_X14_Y20_N14
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y20_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [9]));

// Location: LCFF_X14_Y20_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [9]));

// Location: LCCOMB_X14_Y20_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~14 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [9]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [9]),
	.datad(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~14 .lut_mask = 16'hF0CC;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y18_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~18_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~18 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[5]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]));

// Location: LCCOMB_X17_Y21_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~20_combout  = (\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [20]) # (!\ID_Registers|Equal1~0_combout )))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|altsyncram1|ram_block2a3~portadataout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~20 .lut_mask = 16'hA0AA;
defparam \ID_Registers|Read_Data_2_ID[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y21_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[3]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]));

// Location: LCCOMB_X17_Y21_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~20 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]))) # (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.datac(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [3]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~20 .lut_mask = 16'hFC0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y20_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~1_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a1 ),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~1 .lut_mask = 16'hAA22;
defparam \ID_Registers|Read_Data_1_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]));

// Location: LCCOMB_X14_Y22_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~2_combout  = (\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout  & ((\IF_ID_Pipeline_Stage|Instruction_ID [25]) # (!\ID_Registers|Equal0~0_combout )))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(\ID_Registers|Equal0~0_combout ),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|altsyncram1|ram_block2a0~portadataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~2 .lut_mask = 16'hCF00;
defparam \ID_Registers|Read_Data_1_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X16_Y20_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_1_ID[0]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]));

// Location: LCCOMB_X16_Y20_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~1 (
// Equation(s):
// \EX_ALU|LessThan0~1_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & !\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~1 .lut_mask = 16'h0022;
defparam \EX_ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~3 (
// Equation(s):
// \EX_ALU|LessThan0~3_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1] & !\EX_ALU|LessThan0~1_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]) # 
// (!\EX_ALU|LessThan0~1_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~3 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~5 (
// Equation(s):
// \EX_ALU|LessThan0~5_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout  & ((!\EX_ALU|LessThan0~3_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [2] & 
// !\EX_ALU|LessThan0~3_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~5 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~7 (
// Equation(s):
// \EX_ALU|LessThan0~7_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] & ((!\EX_ALU|LessThan0~5_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [3] & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout  & 
// !\EX_ALU|LessThan0~5_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~7 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~9 (
// Equation(s):
// \EX_ALU|LessThan0~9_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & (\EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout  & !\EX_ALU|LessThan0~7_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [4] & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout ) # 
// (!\EX_ALU|LessThan0~7_cout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~9 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~11 (
// Equation(s):
// \EX_ALU|LessThan0~11_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [5] & !\EX_ALU|LessThan0~9_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]) # 
// (!\EX_ALU|LessThan0~9_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~18_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~11 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~13 (
// Equation(s):
// \EX_ALU|LessThan0~13_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & (\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout  & !\EX_ALU|LessThan0~11_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [6] & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ) # 
// (!\EX_ALU|LessThan0~11_cout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~13 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~15 (
// Equation(s):
// \EX_ALU|LessThan0~15_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7] & !\EX_ALU|LessThan0~13_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]) # 
// (!\EX_ALU|LessThan0~13_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~16_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~15 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~17 (
// Equation(s):
// \EX_ALU|LessThan0~17_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout  & ((!\EX_ALU|LessThan0~15_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [8] & 
// !\EX_ALU|LessThan0~15_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~15_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~17 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~19 (
// Equation(s):
// \EX_ALU|LessThan0~19_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & ((!\EX_ALU|LessThan0~17_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [9] & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout  & 
// !\EX_ALU|LessThan0~17_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~21 (
// Equation(s):
// \EX_ALU|LessThan0~21_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & (\EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout  & !\EX_ALU|LessThan0~19_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [10] & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout ) # 
// (!\EX_ALU|LessThan0~19_cout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~23 (
// Equation(s):
// \EX_ALU|LessThan0~23_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] & ((!\EX_ALU|LessThan0~21_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [11] & (!\EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout  & 
// !\EX_ALU|LessThan0~21_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~25 (
// Equation(s):
// \EX_ALU|LessThan0~25_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout  & ((!\EX_ALU|LessThan0~23_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [12] & 
// !\EX_ALU|LessThan0~23_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~11_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~25 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~27 (
// Equation(s):
// \EX_ALU|LessThan0~27_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13] & !\EX_ALU|LessThan0~25_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]) # 
// (!\EX_ALU|LessThan0~25_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[13]~10_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~27 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~29 (
// Equation(s):
// \EX_ALU|LessThan0~29_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout  & ((!\EX_ALU|LessThan0~27_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [14] & 
// !\EX_ALU|LessThan0~27_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~9_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~29 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y20_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~31 (
// Equation(s):
// \EX_ALU|LessThan0~31_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [15] & !\EX_ALU|LessThan0~29_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]) # 
// (!\EX_ALU|LessThan0~29_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~8_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~31 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~33 (
// Equation(s):
// \EX_ALU|LessThan0~33_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & (\EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout  & !\EX_ALU|LessThan0~31_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [16] & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout ) # 
// (!\EX_ALU|LessThan0~31_cout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~33 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~35 (
// Equation(s):
// \EX_ALU|LessThan0~35_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & ((!\EX_ALU|LessThan0~33_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [17] & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout  & 
// !\EX_ALU|LessThan0~33_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~37 (
// Equation(s):
// \EX_ALU|LessThan0~37_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & (\EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout  & !\EX_ALU|LessThan0~35_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [18] & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout ) # 
// (!\EX_ALU|LessThan0~35_cout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[18]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~39 (
// Equation(s):
// \EX_ALU|LessThan0~39_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & ((!\EX_ALU|LessThan0~37_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [19] & (!\EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout  & 
// !\EX_ALU|LessThan0~37_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~39 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~41 (
// Equation(s):
// \EX_ALU|LessThan0~41_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout  & ((!\EX_ALU|LessThan0~39_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [20] & 
// !\EX_ALU|LessThan0~39_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[20]~3_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~41 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~43 (
// Equation(s):
// \EX_ALU|LessThan0~43_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & ((!\EX_ALU|LessThan0~41_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [21] & (!\EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout  & 
// !\EX_ALU|LessThan0~41_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~45 (
// Equation(s):
// \EX_ALU|LessThan0~45_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & (\EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout  & !\EX_ALU|LessThan0~43_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [22] & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout ) # 
// (!\EX_ALU|LessThan0~43_cout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~45 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~47 (
// Equation(s):
// \EX_ALU|LessThan0~47_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & ((!\EX_ALU|LessThan0~45_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [23] & (!\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout  & 
// !\EX_ALU|LessThan0~45_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[23]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~49 (
// Equation(s):
// \EX_ALU|LessThan0~49_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout  & ((!\EX_ALU|LessThan0~47_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [24] & 
// !\EX_ALU|LessThan0~47_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~24_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~49 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~51 (
// Equation(s):
// \EX_ALU|LessThan0~51_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25] & !\EX_ALU|LessThan0~49_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]) # 
// (!\EX_ALU|LessThan0~49_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~28_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~51 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~53 (
// Equation(s):
// \EX_ALU|LessThan0~53_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout  & ((!\EX_ALU|LessThan0~51_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [26] & 
// !\EX_ALU|LessThan0~51_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~27_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~53 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~55 (
// Equation(s):
// \EX_ALU|LessThan0~55_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & ((!\EX_ALU|LessThan0~53_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [27] & (!\EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout  & 
// !\EX_ALU|LessThan0~53_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~57 (
// Equation(s):
// \EX_ALU|LessThan0~57_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout  & ((!\EX_ALU|LessThan0~55_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [28] & 
// !\EX_ALU|LessThan0~55_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~25_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~57 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~59 (
// Equation(s):
// \EX_ALU|LessThan0~59_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29] & ((!\EX_ALU|LessThan0~57_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ))) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [29] & (!\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout  & 
// !\EX_ALU|LessThan0~57_cout )))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~61 (
// Equation(s):
// \EX_ALU|LessThan0~61_cout  = CARRY((\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & (\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout  & !\EX_ALU|LessThan0~59_cout )) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [30] & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ) # 
// (!\EX_ALU|LessThan0~59_cout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y19_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~62 (
// Equation(s):
// \EX_ALU|LessThan0~62_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  & ((\EX_ALU|LessThan0~61_cout ) # (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  & (!\ID_EX_Pipeline_Stage|Read_Data_1_EX [31] & 
// \EX_ALU|LessThan0~61_cout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~61_cout ),
	.combout(\EX_ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|LessThan0~62 .lut_mask = 16'hB2B2;
defparam \EX_ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N28
cycloneii_lcell_comb \EX_ALU|ALU_Result_EX~0 (
// Equation(s):
// \EX_ALU|ALU_Result_EX~0_combout  = \EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout  $ (\ID_EX_Pipeline_Stage|Read_Data_1_EX [31] $ (\EX_ALU|LessThan0~62_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[31]~31_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datad(\EX_ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|ALU_Result_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|ALU_Result_EX~0 .lut_mask = 16'hC33C;
defparam \EX_ALU|ALU_Result_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y19_N18
cycloneii_lcell_comb \EX_ALU|Mux31~1 (
// Equation(s):
// \EX_ALU|Mux31~1_combout  = (\EX_ALU|Mux31~0_combout  & (((!\EX_ALU|ALU_Result_EX~0_combout )) # (!\EX_ALU_Control|ALU_Control_EX[1]~4_combout ))) # (!\EX_ALU|Mux31~0_combout  & (\EX_ALU_Control|ALU_Control_EX[1]~4_combout  & (\EX_ALU|Add0~6_combout )))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[1]~4_combout ),
	.datac(\EX_ALU|Add0~6_combout ),
	.datad(\EX_ALU|ALU_Result_EX~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~1 .lut_mask = 16'h62EA;
defparam \EX_ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N10
cycloneii_lcell_comb \EX_ALU|Equal0~11 (
// Equation(s):
// \EX_ALU|Equal0~11_combout  = (!\EX_ALU|Mux12~0_combout  & (\EX_ALU|Equal0~9_combout  & (\EX_ALU|Equal0~10_combout  & !\EX_ALU|Mux31~1_combout )))

	.dataa(\EX_ALU|Mux12~0_combout ),
	.datab(\EX_ALU|Equal0~9_combout ),
	.datac(\EX_ALU|Equal0~10_combout ),
	.datad(\EX_ALU|Mux31~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~11 .lut_mask = 16'h0040;
defparam \EX_ALU|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y19_N28
cycloneii_lcell_comb \EX_ALU|Equal0~12 (
// Equation(s):
// \EX_ALU|Equal0~12_combout  = (\EX_ALU|Equal0~3_combout  & (\EX_ALU|Equal0~1_combout  & (\EX_ALU|Equal0~8_combout  & \EX_ALU|Equal0~11_combout )))

	.dataa(\EX_ALU|Equal0~3_combout ),
	.datab(\EX_ALU|Equal0~1_combout ),
	.datac(\EX_ALU|Equal0~8_combout ),
	.datad(\EX_ALU|Equal0~11_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Equal0~12 .lut_mask = 16'h8000;
defparam \EX_ALU|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Zero_MEM (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Equal0~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ));

// Location: LCFF_X15_Y19_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]));

// Location: LCCOMB_X19_Y19_N26
cycloneii_lcell_comb \EX_ALU|Mux30~0 (
// Equation(s):
// \EX_ALU|Mux30~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux29~0_combout ),
	.datad(\EX_ALU|Add0~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux30~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]));

// Location: LCCOMB_X18_Y21_N8
cycloneii_lcell_comb \EX_ALU|Mux29~1 (
// Equation(s):
// \EX_ALU|Mux29~1_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~10_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux29~0_combout ),
	.datad(\EX_ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~1 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]));

// Location: LCCOMB_X18_Y21_N6
cycloneii_lcell_comb \EX_ALU|Mux28~0 (
// Equation(s):
// \EX_ALU|Mux28~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~30_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(\EX_ALU|Add0~30_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~0 .lut_mask = 16'hA0A0;
defparam \EX_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y21_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux28~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]));

// Location: LCCOMB_X19_Y19_N0
cycloneii_lcell_comb \EX_ALU|Mux27~0 (
// Equation(s):
// \EX_ALU|Mux27~0_combout  = (\EX_ALU|Add0~32_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~32_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux27~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]));

// Location: LCFF_X19_Y19_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux26~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]));

// Location: LCCOMB_X15_Y20_N18
cycloneii_lcell_comb \EX_ALU|Mux25~0 (
// Equation(s):
// \EX_ALU|Mux25~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~36_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux29~0_combout ),
	.datad(\EX_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux25~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]));

// Location: LCCOMB_X19_Y20_N28
cycloneii_lcell_comb \EX_ALU|Mux24~0 (
// Equation(s):
// \EX_ALU|Mux24~0_combout  = (\EX_ALU|Add0~38_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~38_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux24~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]));

// Location: LCCOMB_X19_Y20_N18
cycloneii_lcell_comb \EX_ALU|Mux23~0 (
// Equation(s):
// \EX_ALU|Mux23~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~40_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~40_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux23~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]));

// Location: LCCOMB_X19_Y20_N8
cycloneii_lcell_comb \EX_ALU|Mux22~0 (
// Equation(s):
// \EX_ALU|Mux22~0_combout  = (\EX_ALU|Add0~42_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~42_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux22~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]));

// Location: LCCOMB_X19_Y20_N22
cycloneii_lcell_comb \EX_ALU|Mux21~0 (
// Equation(s):
// \EX_ALU|Mux21~0_combout  = (\EX_ALU|Add0~44_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~44_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux21~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]));

// Location: LCCOMB_X19_Y20_N20
cycloneii_lcell_comb \EX_ALU|Mux20~0 (
// Equation(s):
// \EX_ALU|Mux20~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~46_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~46_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux20~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]));

// Location: LCCOMB_X19_Y20_N2
cycloneii_lcell_comb \EX_ALU|Mux19~0 (
// Equation(s):
// \EX_ALU|Mux19~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~48_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux19~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]));

// Location: LCCOMB_X19_Y20_N4
cycloneii_lcell_comb \EX_ALU|Mux18~0 (
// Equation(s):
// \EX_ALU|Mux18~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~50_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~50_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]));

// Location: LCCOMB_X15_Y20_N0
cycloneii_lcell_comb \EX_ALU|Mux17~0 (
// Equation(s):
// \EX_ALU|Mux17~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~52_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux29~0_combout ),
	.datad(\EX_ALU|Add0~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux17~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]));

// Location: LCCOMB_X19_Y20_N26
cycloneii_lcell_comb \EX_ALU|Mux16~0 (
// Equation(s):
// \EX_ALU|Mux16~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~54_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~54_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]));

// Location: LCCOMB_X19_Y20_N0
cycloneii_lcell_comb \EX_ALU|Mux15~0 (
// Equation(s):
// \EX_ALU|Mux15~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~56_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]));

// Location: LCCOMB_X19_Y20_N6
cycloneii_lcell_comb \EX_ALU|Mux14~0 (
// Equation(s):
// \EX_ALU|Mux14~0_combout  = (\EX_ALU|Add0~58_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~58_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]));

// Location: LCCOMB_X19_Y20_N12
cycloneii_lcell_comb \EX_ALU|Mux13~0 (
// Equation(s):
// \EX_ALU|Mux13~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~60_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~60_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]));

// Location: LCCOMB_X19_Y19_N24
cycloneii_lcell_comb \EX_ALU|Mux12~0 (
// Equation(s):
// \EX_ALU|Mux12~0_combout  = (\EX_ALU|Add0~62_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~62_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]));

// Location: LCCOMB_X19_Y20_N30
cycloneii_lcell_comb \EX_ALU|Mux11~0 (
// Equation(s):
// \EX_ALU|Mux11~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~64_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~64_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux11~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]));

// Location: LCCOMB_X19_Y20_N24
cycloneii_lcell_comb \EX_ALU|Mux10~0 (
// Equation(s):
// \EX_ALU|Mux10~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~68_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~68_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]));

// Location: LCCOMB_X19_Y20_N10
cycloneii_lcell_comb \EX_ALU|Mux9~0 (
// Equation(s):
// \EX_ALU|Mux9~0_combout  = (\EX_ALU|Add0~70_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~70_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y20_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux9~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]));

// Location: LCCOMB_X18_Y19_N30
cycloneii_lcell_comb \EX_ALU|Mux8~0 (
// Equation(s):
// \EX_ALU|Mux8~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~73_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~73_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux8~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]));

// Location: LCFF_X18_Y19_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]));

// Location: LCCOMB_X19_Y19_N18
cycloneii_lcell_comb \EX_ALU|Mux6~0 (
// Equation(s):
// \EX_ALU|Mux6~0_combout  = (\EX_ALU|Add0~82_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~82_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux6~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]));

// Location: LCCOMB_X17_Y19_N12
cycloneii_lcell_comb \EX_ALU|Mux5~0 (
// Equation(s):
// \EX_ALU|Mux5~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~84_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux29~0_combout ),
	.datad(\EX_ALU|Add0~84_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X17_Y19_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]));

// Location: LCCOMB_X18_Y19_N26
cycloneii_lcell_comb \EX_ALU|Mux4~0 (
// Equation(s):
// \EX_ALU|Mux4~0_combout  = (\EX_ALU|Add0~86_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~86_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux4~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]));

// Location: LCCOMB_X19_Y19_N4
cycloneii_lcell_comb \EX_ALU|Mux3~0 (
// Equation(s):
// \EX_ALU|Mux3~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~88_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Mux29~0_combout ),
	.datad(\EX_ALU|Add0~88_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y19_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]));

// Location: LCCOMB_X18_Y19_N28
cycloneii_lcell_comb \EX_ALU|Mux2~0 (
// Equation(s):
// \EX_ALU|Mux2~0_combout  = (\EX_ALU|Mux29~0_combout  & \EX_ALU|Add0~91_combout )

	.dataa(\EX_ALU|Mux29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Add0~91_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~0 .lut_mask = 16'hAA00;
defparam \EX_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]));

// Location: LCCOMB_X18_Y19_N22
cycloneii_lcell_comb \EX_ALU|Mux1~0 (
// Equation(s):
// \EX_ALU|Mux1~0_combout  = (\EX_ALU|Add0~94_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~94_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]));

// Location: LCCOMB_X18_Y19_N20
cycloneii_lcell_comb \EX_ALU|Mux0~0 (
// Equation(s):
// \EX_ALU|Mux0~0_combout  = (\EX_ALU|Add0~97_combout  & \EX_ALU|Mux29~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_ALU|Add0~97_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~0 .lut_mask = 16'hF000;
defparam \EX_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X18_Y19_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_ALU|Mux0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]));

// Location: LCCOMB_X15_Y18_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|Read_Data_2_EX [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y18_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM~regout ));

// Location: LCFF_X14_Y21_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [16]));

// Location: LCCOMB_X15_Y21_N20
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[0]~0 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[0]~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [11])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [16])))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .lut_mask = 16'hAACC;
defparam \EX_Dest_Mux|Write_Register_EX[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]));

// Location: LCFF_X12_Y20_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a12 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [12]));

// Location: LCFF_X15_Y20_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [12]));

// Location: LCCOMB_X15_Y21_N2
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[1]~1 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [12]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [17]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .lut_mask = 16'hE2E2;
defparam \EX_Dest_Mux|Write_Register_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[1]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]));

// Location: LCFF_X12_Y20_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a13 ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [13]));

// Location: LCCOMB_X15_Y20_N30
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y20_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [13]));

// Location: LCCOMB_X15_Y21_N28
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[2]~2 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[2]~2_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [13]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [18]))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .lut_mask = 16'hE2E2;
defparam \EX_Dest_Mux|Write_Register_EX[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y21_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[2]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]));

// Location: LCCOMB_X14_Y21_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [19]));

// Location: LCCOMB_X12_Y20_N2
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout  = \IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X12_Y20_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [14]));

// Location: LCFF_X15_Y21_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [14]));

// Location: LCCOMB_X14_Y21_N0
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[3]~3 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[3]~3_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [14]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [19]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[3]~3 .lut_mask = 16'hFC0C;
defparam \EX_Dest_Mux|Write_Register_EX[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y21_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[3]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]));

// Location: LCFF_X15_Y19_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [20]));

// Location: LCCOMB_X15_Y19_N8
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[4]~4 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[4]~4_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [20])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[4]~4 .lut_mask = 16'hCFC0;
defparam \EX_Dest_Mux|Write_Register_EX[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X15_Y19_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]));

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \RegWrite_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(RegWrite_MEM));
// synopsys translate_off
defparam \RegWrite_MEM~I .input_async_reset = "none";
defparam \RegWrite_MEM~I .input_power_up = "low";
defparam \RegWrite_MEM~I .input_register_mode = "none";
defparam \RegWrite_MEM~I .input_sync_reset = "none";
defparam \RegWrite_MEM~I .oe_async_reset = "none";
defparam \RegWrite_MEM~I .oe_power_up = "low";
defparam \RegWrite_MEM~I .oe_register_mode = "none";
defparam \RegWrite_MEM~I .oe_sync_reset = "none";
defparam \RegWrite_MEM~I .operation_mode = "output";
defparam \RegWrite_MEM~I .output_async_reset = "none";
defparam \RegWrite_MEM~I .output_power_up = "low";
defparam \RegWrite_MEM~I .output_register_mode = "none";
defparam \RegWrite_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemtoReg_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|MemtoReg_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemtoReg_MEM));
// synopsys translate_off
defparam \MemtoReg_MEM~I .input_async_reset = "none";
defparam \MemtoReg_MEM~I .input_power_up = "low";
defparam \MemtoReg_MEM~I .input_register_mode = "none";
defparam \MemtoReg_MEM~I .input_sync_reset = "none";
defparam \MemtoReg_MEM~I .oe_async_reset = "none";
defparam \MemtoReg_MEM~I .oe_power_up = "low";
defparam \MemtoReg_MEM~I .oe_register_mode = "none";
defparam \MemtoReg_MEM~I .oe_sync_reset = "none";
defparam \MemtoReg_MEM~I .operation_mode = "output";
defparam \MemtoReg_MEM~I .output_async_reset = "none";
defparam \MemtoReg_MEM~I .output_power_up = "low";
defparam \MemtoReg_MEM~I .output_register_mode = "none";
defparam \MemtoReg_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Branch_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|Branch_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Branch_MEM));
// synopsys translate_off
defparam \Branch_MEM~I .input_async_reset = "none";
defparam \Branch_MEM~I .input_power_up = "low";
defparam \Branch_MEM~I .input_register_mode = "none";
defparam \Branch_MEM~I .input_sync_reset = "none";
defparam \Branch_MEM~I .oe_async_reset = "none";
defparam \Branch_MEM~I .oe_power_up = "low";
defparam \Branch_MEM~I .oe_register_mode = "none";
defparam \Branch_MEM~I .oe_sync_reset = "none";
defparam \Branch_MEM~I .operation_mode = "output";
defparam \Branch_MEM~I .output_async_reset = "none";
defparam \Branch_MEM~I .output_power_up = "low";
defparam \Branch_MEM~I .output_register_mode = "none";
defparam \Branch_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemRead_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemRead_MEM));
// synopsys translate_off
defparam \MemRead_MEM~I .input_async_reset = "none";
defparam \MemRead_MEM~I .input_power_up = "low";
defparam \MemRead_MEM~I .input_register_mode = "none";
defparam \MemRead_MEM~I .input_sync_reset = "none";
defparam \MemRead_MEM~I .oe_async_reset = "none";
defparam \MemRead_MEM~I .oe_power_up = "low";
defparam \MemRead_MEM~I .oe_register_mode = "none";
defparam \MemRead_MEM~I .oe_sync_reset = "none";
defparam \MemRead_MEM~I .operation_mode = "output";
defparam \MemRead_MEM~I .output_async_reset = "none";
defparam \MemRead_MEM~I .output_power_up = "low";
defparam \MemRead_MEM~I .output_register_mode = "none";
defparam \MemRead_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWrite_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWrite_MEM));
// synopsys translate_off
defparam \MemWrite_MEM~I .input_async_reset = "none";
defparam \MemWrite_MEM~I .input_power_up = "low";
defparam \MemWrite_MEM~I .input_register_mode = "none";
defparam \MemWrite_MEM~I .input_sync_reset = "none";
defparam \MemWrite_MEM~I .oe_async_reset = "none";
defparam \MemWrite_MEM~I .oe_power_up = "low";
defparam \MemWrite_MEM~I .oe_register_mode = "none";
defparam \MemWrite_MEM~I .oe_sync_reset = "none";
defparam \MemWrite_MEM~I .operation_mode = "output";
defparam \MemWrite_MEM~I .output_async_reset = "none";
defparam \MemWrite_MEM~I .output_power_up = "low";
defparam \MemWrite_MEM~I .output_register_mode = "none";
defparam \MemWrite_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Zero_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|Zero_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Zero_MEM));
// synopsys translate_off
defparam \Zero_MEM~I .input_async_reset = "none";
defparam \Zero_MEM~I .input_power_up = "low";
defparam \Zero_MEM~I .input_register_mode = "none";
defparam \Zero_MEM~I .input_sync_reset = "none";
defparam \Zero_MEM~I .oe_async_reset = "none";
defparam \Zero_MEM~I .oe_power_up = "low";
defparam \Zero_MEM~I .oe_register_mode = "none";
defparam \Zero_MEM~I .oe_sync_reset = "none";
defparam \Zero_MEM~I .operation_mode = "output";
defparam \Zero_MEM~I .output_async_reset = "none";
defparam \Zero_MEM~I .output_power_up = "low";
defparam \Zero_MEM~I .output_register_mode = "none";
defparam \Zero_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[0]));
// synopsys translate_off
defparam \ALU_Result_MEM[0]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .input_power_up = "low";
defparam \ALU_Result_MEM[0]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[0]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[0]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[0]~I .operation_mode = "output";
defparam \ALU_Result_MEM[0]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[0]~I .output_power_up = "low";
defparam \ALU_Result_MEM[0]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[1]));
// synopsys translate_off
defparam \ALU_Result_MEM[1]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .input_power_up = "low";
defparam \ALU_Result_MEM[1]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[1]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[1]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[1]~I .operation_mode = "output";
defparam \ALU_Result_MEM[1]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[1]~I .output_power_up = "low";
defparam \ALU_Result_MEM[1]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[2]));
// synopsys translate_off
defparam \ALU_Result_MEM[2]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .input_power_up = "low";
defparam \ALU_Result_MEM[2]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[2]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[2]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[2]~I .operation_mode = "output";
defparam \ALU_Result_MEM[2]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[2]~I .output_power_up = "low";
defparam \ALU_Result_MEM[2]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[3]));
// synopsys translate_off
defparam \ALU_Result_MEM[3]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .input_power_up = "low";
defparam \ALU_Result_MEM[3]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[3]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[3]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[3]~I .operation_mode = "output";
defparam \ALU_Result_MEM[3]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[3]~I .output_power_up = "low";
defparam \ALU_Result_MEM[3]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[4]));
// synopsys translate_off
defparam \ALU_Result_MEM[4]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .input_power_up = "low";
defparam \ALU_Result_MEM[4]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[4]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[4]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[4]~I .operation_mode = "output";
defparam \ALU_Result_MEM[4]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[4]~I .output_power_up = "low";
defparam \ALU_Result_MEM[4]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[5]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[5]));
// synopsys translate_off
defparam \ALU_Result_MEM[5]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .input_power_up = "low";
defparam \ALU_Result_MEM[5]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[5]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[5]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[5]~I .operation_mode = "output";
defparam \ALU_Result_MEM[5]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[5]~I .output_power_up = "low";
defparam \ALU_Result_MEM[5]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[6]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[6]));
// synopsys translate_off
defparam \ALU_Result_MEM[6]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .input_power_up = "low";
defparam \ALU_Result_MEM[6]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[6]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[6]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[6]~I .operation_mode = "output";
defparam \ALU_Result_MEM[6]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[6]~I .output_power_up = "low";
defparam \ALU_Result_MEM[6]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[7]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[7]));
// synopsys translate_off
defparam \ALU_Result_MEM[7]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .input_power_up = "low";
defparam \ALU_Result_MEM[7]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[7]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[7]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[7]~I .operation_mode = "output";
defparam \ALU_Result_MEM[7]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[7]~I .output_power_up = "low";
defparam \ALU_Result_MEM[7]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[8]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[8]));
// synopsys translate_off
defparam \ALU_Result_MEM[8]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .input_power_up = "low";
defparam \ALU_Result_MEM[8]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[8]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[8]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[8]~I .operation_mode = "output";
defparam \ALU_Result_MEM[8]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[8]~I .output_power_up = "low";
defparam \ALU_Result_MEM[8]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[9]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[9]));
// synopsys translate_off
defparam \ALU_Result_MEM[9]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .input_power_up = "low";
defparam \ALU_Result_MEM[9]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[9]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[9]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[9]~I .operation_mode = "output";
defparam \ALU_Result_MEM[9]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[9]~I .output_power_up = "low";
defparam \ALU_Result_MEM[9]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[10]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[10]));
// synopsys translate_off
defparam \ALU_Result_MEM[10]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .input_power_up = "low";
defparam \ALU_Result_MEM[10]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[10]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[10]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[10]~I .operation_mode = "output";
defparam \ALU_Result_MEM[10]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[10]~I .output_power_up = "low";
defparam \ALU_Result_MEM[10]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[11]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[11]));
// synopsys translate_off
defparam \ALU_Result_MEM[11]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .input_power_up = "low";
defparam \ALU_Result_MEM[11]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[11]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[11]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[11]~I .operation_mode = "output";
defparam \ALU_Result_MEM[11]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[11]~I .output_power_up = "low";
defparam \ALU_Result_MEM[11]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[12]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[12]));
// synopsys translate_off
defparam \ALU_Result_MEM[12]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .input_power_up = "low";
defparam \ALU_Result_MEM[12]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[12]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[12]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[12]~I .operation_mode = "output";
defparam \ALU_Result_MEM[12]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[12]~I .output_power_up = "low";
defparam \ALU_Result_MEM[12]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[13]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[13]));
// synopsys translate_off
defparam \ALU_Result_MEM[13]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .input_power_up = "low";
defparam \ALU_Result_MEM[13]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[13]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[13]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[13]~I .operation_mode = "output";
defparam \ALU_Result_MEM[13]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[13]~I .output_power_up = "low";
defparam \ALU_Result_MEM[13]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[14]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[14]));
// synopsys translate_off
defparam \ALU_Result_MEM[14]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .input_power_up = "low";
defparam \ALU_Result_MEM[14]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[14]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[14]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[14]~I .operation_mode = "output";
defparam \ALU_Result_MEM[14]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[14]~I .output_power_up = "low";
defparam \ALU_Result_MEM[14]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[15]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[15]));
// synopsys translate_off
defparam \ALU_Result_MEM[15]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .input_power_up = "low";
defparam \ALU_Result_MEM[15]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[15]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[15]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[15]~I .operation_mode = "output";
defparam \ALU_Result_MEM[15]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[15]~I .output_power_up = "low";
defparam \ALU_Result_MEM[15]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[16]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[16]));
// synopsys translate_off
defparam \ALU_Result_MEM[16]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .input_power_up = "low";
defparam \ALU_Result_MEM[16]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[16]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[16]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[16]~I .operation_mode = "output";
defparam \ALU_Result_MEM[16]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[16]~I .output_power_up = "low";
defparam \ALU_Result_MEM[16]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[17]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[17]));
// synopsys translate_off
defparam \ALU_Result_MEM[17]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .input_power_up = "low";
defparam \ALU_Result_MEM[17]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[17]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[17]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[17]~I .operation_mode = "output";
defparam \ALU_Result_MEM[17]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[17]~I .output_power_up = "low";
defparam \ALU_Result_MEM[17]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[18]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[18]));
// synopsys translate_off
defparam \ALU_Result_MEM[18]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .input_power_up = "low";
defparam \ALU_Result_MEM[18]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[18]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[18]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[18]~I .operation_mode = "output";
defparam \ALU_Result_MEM[18]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[18]~I .output_power_up = "low";
defparam \ALU_Result_MEM[18]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[19]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[19]));
// synopsys translate_off
defparam \ALU_Result_MEM[19]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .input_power_up = "low";
defparam \ALU_Result_MEM[19]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[19]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[19]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[19]~I .operation_mode = "output";
defparam \ALU_Result_MEM[19]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[19]~I .output_power_up = "low";
defparam \ALU_Result_MEM[19]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[20]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[20]));
// synopsys translate_off
defparam \ALU_Result_MEM[20]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .input_power_up = "low";
defparam \ALU_Result_MEM[20]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[20]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[20]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[20]~I .operation_mode = "output";
defparam \ALU_Result_MEM[20]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[20]~I .output_power_up = "low";
defparam \ALU_Result_MEM[20]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[21]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[21]));
// synopsys translate_off
defparam \ALU_Result_MEM[21]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .input_power_up = "low";
defparam \ALU_Result_MEM[21]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[21]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[21]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[21]~I .operation_mode = "output";
defparam \ALU_Result_MEM[21]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[21]~I .output_power_up = "low";
defparam \ALU_Result_MEM[21]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[22]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[22]));
// synopsys translate_off
defparam \ALU_Result_MEM[22]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .input_power_up = "low";
defparam \ALU_Result_MEM[22]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[22]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[22]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[22]~I .operation_mode = "output";
defparam \ALU_Result_MEM[22]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[22]~I .output_power_up = "low";
defparam \ALU_Result_MEM[22]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[23]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[23]));
// synopsys translate_off
defparam \ALU_Result_MEM[23]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .input_power_up = "low";
defparam \ALU_Result_MEM[23]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[23]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[23]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[23]~I .operation_mode = "output";
defparam \ALU_Result_MEM[23]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[23]~I .output_power_up = "low";
defparam \ALU_Result_MEM[23]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[24]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[24]));
// synopsys translate_off
defparam \ALU_Result_MEM[24]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .input_power_up = "low";
defparam \ALU_Result_MEM[24]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[24]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[24]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[24]~I .operation_mode = "output";
defparam \ALU_Result_MEM[24]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[24]~I .output_power_up = "low";
defparam \ALU_Result_MEM[24]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[25]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[25]));
// synopsys translate_off
defparam \ALU_Result_MEM[25]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .input_power_up = "low";
defparam \ALU_Result_MEM[25]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[25]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[25]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[25]~I .operation_mode = "output";
defparam \ALU_Result_MEM[25]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[25]~I .output_power_up = "low";
defparam \ALU_Result_MEM[25]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[26]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[26]));
// synopsys translate_off
defparam \ALU_Result_MEM[26]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .input_power_up = "low";
defparam \ALU_Result_MEM[26]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[26]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[26]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[26]~I .operation_mode = "output";
defparam \ALU_Result_MEM[26]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[26]~I .output_power_up = "low";
defparam \ALU_Result_MEM[26]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[27]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[27]));
// synopsys translate_off
defparam \ALU_Result_MEM[27]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .input_power_up = "low";
defparam \ALU_Result_MEM[27]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[27]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[27]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[27]~I .operation_mode = "output";
defparam \ALU_Result_MEM[27]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[27]~I .output_power_up = "low";
defparam \ALU_Result_MEM[27]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[28]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[28]));
// synopsys translate_off
defparam \ALU_Result_MEM[28]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .input_power_up = "low";
defparam \ALU_Result_MEM[28]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[28]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[28]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[28]~I .operation_mode = "output";
defparam \ALU_Result_MEM[28]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[28]~I .output_power_up = "low";
defparam \ALU_Result_MEM[28]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[29]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[29]));
// synopsys translate_off
defparam \ALU_Result_MEM[29]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .input_power_up = "low";
defparam \ALU_Result_MEM[29]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[29]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[29]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[29]~I .operation_mode = "output";
defparam \ALU_Result_MEM[29]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[29]~I .output_power_up = "low";
defparam \ALU_Result_MEM[29]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[30]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[30]));
// synopsys translate_off
defparam \ALU_Result_MEM[30]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .input_power_up = "low";
defparam \ALU_Result_MEM[30]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[30]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[30]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[30]~I .operation_mode = "output";
defparam \ALU_Result_MEM[30]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[30]~I .output_power_up = "low";
defparam \ALU_Result_MEM[30]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ALU_Result_MEM[31]~I (
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ALU_Result_MEM[31]));
// synopsys translate_off
defparam \ALU_Result_MEM[31]~I .input_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .input_power_up = "low";
defparam \ALU_Result_MEM[31]~I .input_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .input_sync_reset = "none";
defparam \ALU_Result_MEM[31]~I .oe_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .oe_power_up = "low";
defparam \ALU_Result_MEM[31]~I .oe_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .oe_sync_reset = "none";
defparam \ALU_Result_MEM[31]~I .operation_mode = "output";
defparam \ALU_Result_MEM[31]~I .output_async_reset = "none";
defparam \ALU_Result_MEM[31]~I .output_power_up = "low";
defparam \ALU_Result_MEM[31]~I .output_register_mode = "none";
defparam \ALU_Result_MEM[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Data_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Data_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Data_MEM));
// synopsys translate_off
defparam \Write_Data_MEM~I .input_async_reset = "none";
defparam \Write_Data_MEM~I .input_power_up = "low";
defparam \Write_Data_MEM~I .input_register_mode = "none";
defparam \Write_Data_MEM~I .input_sync_reset = "none";
defparam \Write_Data_MEM~I .oe_async_reset = "none";
defparam \Write_Data_MEM~I .oe_power_up = "low";
defparam \Write_Data_MEM~I .oe_register_mode = "none";
defparam \Write_Data_MEM~I .oe_sync_reset = "none";
defparam \Write_Data_MEM~I .operation_mode = "output";
defparam \Write_Data_MEM~I .output_async_reset = "none";
defparam \Write_Data_MEM~I .output_power_up = "low";
defparam \Write_Data_MEM~I .output_register_mode = "none";
defparam \Write_Data_MEM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_MEM[0]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_MEM[0]));
// synopsys translate_off
defparam \Write_Register_MEM[0]~I .input_async_reset = "none";
defparam \Write_Register_MEM[0]~I .input_power_up = "low";
defparam \Write_Register_MEM[0]~I .input_register_mode = "none";
defparam \Write_Register_MEM[0]~I .input_sync_reset = "none";
defparam \Write_Register_MEM[0]~I .oe_async_reset = "none";
defparam \Write_Register_MEM[0]~I .oe_power_up = "low";
defparam \Write_Register_MEM[0]~I .oe_register_mode = "none";
defparam \Write_Register_MEM[0]~I .oe_sync_reset = "none";
defparam \Write_Register_MEM[0]~I .operation_mode = "output";
defparam \Write_Register_MEM[0]~I .output_async_reset = "none";
defparam \Write_Register_MEM[0]~I .output_power_up = "low";
defparam \Write_Register_MEM[0]~I .output_register_mode = "none";
defparam \Write_Register_MEM[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_MEM[1]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_MEM[1]));
// synopsys translate_off
defparam \Write_Register_MEM[1]~I .input_async_reset = "none";
defparam \Write_Register_MEM[1]~I .input_power_up = "low";
defparam \Write_Register_MEM[1]~I .input_register_mode = "none";
defparam \Write_Register_MEM[1]~I .input_sync_reset = "none";
defparam \Write_Register_MEM[1]~I .oe_async_reset = "none";
defparam \Write_Register_MEM[1]~I .oe_power_up = "low";
defparam \Write_Register_MEM[1]~I .oe_register_mode = "none";
defparam \Write_Register_MEM[1]~I .oe_sync_reset = "none";
defparam \Write_Register_MEM[1]~I .operation_mode = "output";
defparam \Write_Register_MEM[1]~I .output_async_reset = "none";
defparam \Write_Register_MEM[1]~I .output_power_up = "low";
defparam \Write_Register_MEM[1]~I .output_register_mode = "none";
defparam \Write_Register_MEM[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_MEM[2]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_MEM[2]));
// synopsys translate_off
defparam \Write_Register_MEM[2]~I .input_async_reset = "none";
defparam \Write_Register_MEM[2]~I .input_power_up = "low";
defparam \Write_Register_MEM[2]~I .input_register_mode = "none";
defparam \Write_Register_MEM[2]~I .input_sync_reset = "none";
defparam \Write_Register_MEM[2]~I .oe_async_reset = "none";
defparam \Write_Register_MEM[2]~I .oe_power_up = "low";
defparam \Write_Register_MEM[2]~I .oe_register_mode = "none";
defparam \Write_Register_MEM[2]~I .oe_sync_reset = "none";
defparam \Write_Register_MEM[2]~I .operation_mode = "output";
defparam \Write_Register_MEM[2]~I .output_async_reset = "none";
defparam \Write_Register_MEM[2]~I .output_power_up = "low";
defparam \Write_Register_MEM[2]~I .output_register_mode = "none";
defparam \Write_Register_MEM[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_MEM[3]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_MEM[3]));
// synopsys translate_off
defparam \Write_Register_MEM[3]~I .input_async_reset = "none";
defparam \Write_Register_MEM[3]~I .input_power_up = "low";
defparam \Write_Register_MEM[3]~I .input_register_mode = "none";
defparam \Write_Register_MEM[3]~I .input_sync_reset = "none";
defparam \Write_Register_MEM[3]~I .oe_async_reset = "none";
defparam \Write_Register_MEM[3]~I .oe_power_up = "low";
defparam \Write_Register_MEM[3]~I .oe_register_mode = "none";
defparam \Write_Register_MEM[3]~I .oe_sync_reset = "none";
defparam \Write_Register_MEM[3]~I .operation_mode = "output";
defparam \Write_Register_MEM[3]~I .output_async_reset = "none";
defparam \Write_Register_MEM[3]~I .output_power_up = "low";
defparam \Write_Register_MEM[3]~I .output_register_mode = "none";
defparam \Write_Register_MEM[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \Write_Register_MEM[4]~I (
	.datain(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Write_Register_MEM[4]));
// synopsys translate_off
defparam \Write_Register_MEM[4]~I .input_async_reset = "none";
defparam \Write_Register_MEM[4]~I .input_power_up = "low";
defparam \Write_Register_MEM[4]~I .input_register_mode = "none";
defparam \Write_Register_MEM[4]~I .input_sync_reset = "none";
defparam \Write_Register_MEM[4]~I .oe_async_reset = "none";
defparam \Write_Register_MEM[4]~I .oe_power_up = "low";
defparam \Write_Register_MEM[4]~I .oe_register_mode = "none";
defparam \Write_Register_MEM[4]~I .oe_sync_reset = "none";
defparam \Write_Register_MEM[4]~I .operation_mode = "output";
defparam \Write_Register_MEM[4]~I .output_async_reset = "none";
defparam \Write_Register_MEM[4]~I .output_power_up = "low";
defparam \Write_Register_MEM[4]~I .output_register_mode = "none";
defparam \Write_Register_MEM[4]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
