# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do d_ff_master_slave_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/d_ff_master_slave {C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:53 on Oct 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/d_ff_master_slave" C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave.v 
# -- Compiling module d_ff_master_slave
# 
# Top level modules:
# 	d_ff_master_slave
# End time: 15:48:53 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/sr_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:53 on Oct 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/sr_latch.v 
# -- Compiling module sr_latch
# 
# Top level modules:
# 	sr_latch
# End time: 15:48:53 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/common {C:/Users/home/Documents/Fpga_proj/common/d_latch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:48:53 on Oct 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/common" C:/Users/home/Documents/Fpga_proj/common/d_latch.v 
# -- Compiling module d_latch
# 
# Top level modules:
# 	d_latch
# End time: 15:48:53 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:49:06 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:49:06 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.d_ff_master_slave_tb
# vsim work.d_ff_master_slave_tb 
# Start time: 15:49:10 on Oct 08,2019
# Loading work.d_ff_master_slave_tb
# Loading work.d_ff_master_slave
# Loading work.d_latch
# Loading work.sr_latch
add wave -position insertpoint  \
sim:/d_ff_master_slave_tb/D \
sim:/d_ff_master_slave_tb/clk \
sim:/d_ff_master_slave_tb/Q \
sim:/d_ff_master_slave_tb/Qn
run
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:50:58 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:50:58 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:51:37 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:51:37 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.d_ff_master_slave_tb
# End time: 15:51:42 on Oct 08,2019, Elapsed time: 0:02:32
# Errors: 0, Warnings: 0
# vsim work.d_ff_master_slave_tb 
# Start time: 15:51:42 on Oct 08,2019
# Loading work.d_ff_master_slave_tb
# Loading work.d_ff_master_slave
# Loading work.d_latch
# Loading work.sr_latch
add wave -position insertpoint  \
sim:/d_ff_master_slave_tb/D \
sim:/d_ff_master_slave_tb/clk \
sim:/d_ff_master_slave_tb/Q \
sim:/d_ff_master_slave_tb/Qn
run
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:44 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# ** Error: C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v(28): (vlog-2730) Undefined variable: 'endd'.
# ** Error: (vlog-13069) C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v(29): near "endmodule": syntax error, unexpected endmodule.
# End time: 15:53:44 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vlog failed.
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:53:51 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:53:51 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:34 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:55:34 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:56:55 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:56:55 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:14 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:57:14 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:16 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:58:16 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:37 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 15:59:37 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:19 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 16:00:20 on Oct 08,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:45 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 16:02:45 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vlog -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:11 on Oct 08,2019
# vlog -reportprogress 300 -work work C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave_tb.v 
# -- Compiling module d_ff_master_slave_tb
# 
# Top level modules:
# 	d_ff_master_slave_tb
# End time: 16:08:11 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -vlog01compat -work work +incdir+C:/Users/home/Documents/Fpga_proj/d_ff_master_slave C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:15 on Oct 08,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/home/Documents/Fpga_proj/d_ff_master_slave" C:/Users/home/Documents/Fpga_proj/d_ff_master_slave/d_ff_master_slave.v 
# -- Compiling module d_ff_master_slave
# 
# Top level modules:
# 	d_ff_master_slave
# End time: 16:08:15 on Oct 08,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.d_ff_master_slave_tb
# Loading work.d_ff_master_slave
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 16:16:17 on Oct 08,2019, Elapsed time: 0:24:35
# Errors: 3, Warnings: 0
