project -load "C:/esip_projects/FPGA_BU_ESIP/gh-libsd-pf-eval/Libero_Projects/MIV_RV32IMA_CFG1_BD_ES/synthesis/BaseDesign_syn.prj"
project -run
project -save
