INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/InterfaceCircuit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InterfaceCircuit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/RxUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/TopLevel_UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel_UART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sources_1/new/TxUART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxUART
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sim_1/new/TestBech_TopLevel_UART.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'BAUD_RATE' is redefined [C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sim_1/new/TestBech_TopLevel_UART.v:3]
WARNING: [VRFC 10-9157] macro 'CLOCK_FREQUENCY_MHZ' is redefined [C:/Users/UserTest1/College/CompArq/UART_Arty/UART_Arty.srcs/sim_1/new/TestBech_TopLevel_UART.v:4]
INFO: [VRFC 10-311] analyzing module TestBech_TopLevel_UART
