Netlists:
e1: (I0, io2f_16)   (p0, data1)   (p0, data0)
e2: (i1, io2f_1)    (p1, bit0)
e3: (p0, alu_res)   (p1, data0)
e4: (p1, alu_res)   (p1, data1)   (I2, f2io_16)

ID to Names:
p0: add0
p1: mux
I0: input0
i1: input1
I2: output

Netlist Bus:
e1: 16
e2: 1
e3: 16
e4: 16

# notice that we have two partitions
# so, (p0, alu_res) will be an external port (output)
#     (p1, data0) will be an external port (input)
