/***************************************************
       __      __									 
       \+\    /+/                                   
        \+\  /+/        Vendor	     : QuickLogic Corp.
         \+\/+/	        SpDE Version : SpDE 2016.2 Release				
          \/+/          File Name    : AL4S3B_FPGA_top.vq			
          /+ +\         Creation Date: Fri Aug 28 02:39:13 2020
         /+/ \+\______  Author	     : QuickLogic Corp.
   _____/+/   *+++++++									
   ++++++*												
														
   Description : Verilog Simulation Netlist file									
*****************************************************/

`timescale 1ps / 1ps


module AL4S3B_FPGA_top ( usbp_io, usbn_io, usb_pu_cntrl_o, spi_cs_o, spi_sck_o, 
                         spi_mosi_o, spi_miso_i, led_o ) ;

    inout usbp_io ;
    inout usbn_io ;
    output usb_pu_cntrl_o ;
    output spi_cs_o ;
    output spi_sck_o ;
    output spi_mosi_o ;
    input spi_miso_i ;
    output led_o ;
  supply0 GND;
  supply1 VCC;
  wire qldummy_wire;
  wire GMUX_3_IP_;
  wire GMUX_2_IP_;
  wire GMUX_1_IP_;
  wire GMUX_0_IP_;
  wire SFB_7_IO_IZ_;
  wire SFB_6_IO_IZ_;
  wire SFB_5_IO_IZ_;
  wire SFB_2_IO_IZ_;
  wire IO62_IQZ_;
  wire IO62_IZ_;
  wire IO9_IQZ_;
  wire IO9_IZ_;
  wire \RAM2_B2_RD_1[0]_ ;
  wire \RAM2_B2_RD_1[1]_ ;
  wire \RAM2_B2_RD_1[2]_ ;
  wire \RAM2_B2_RD_1[3]_ ;
  wire \RAM2_B2_RD_1[4]_ ;
  wire \RAM2_B2_RD_1[5]_ ;
  wire \RAM2_B2_RD_1[6]_ ;
  wire \RAM2_B2_RD_1[7]_ ;
  wire \RAM2_B2_RD_1[8]_ ;
  wire \RAM2_B2_RD_1[9]_ ;
  wire \RAM2_B2_RD_1[10]_ ;
  wire \RAM2_B2_RD_1[11]_ ;
  wire \RAM2_B2_RD_1[12]_ ;
  wire \RAM2_B2_RD_1[13]_ ;
  wire \RAM2_B2_RD_1[14]_ ;
  wire \RAM2_B2_RD_1[15]_ ;
  wire \RAM2_B2_RD_1[16]_ ;
  wire \RAM2_B2_RD_1[17]_ ;
  wire RAM2_B2_Almost_Empty_1_;
  wire \RAM2_B2_POP_FLAG_1[0]_ ;
  wire \RAM2_B2_POP_FLAG_1[1]_ ;
  wire \RAM2_B2_POP_FLAG_1[2]_ ;
  wire \RAM2_B2_POP_FLAG_1[3]_ ;
  wire RAM2_B2_Almost_Full_1_;
  wire \RAM2_B2_PUSH_FLAG_1[0]_ ;
  wire \RAM2_B2_PUSH_FLAG_1[1]_ ;
  wire \RAM2_B2_PUSH_FLAG_1[2]_ ;
  wire \RAM2_B2_PUSH_FLAG_1[3]_ ;
  wire \RAM2_B2_RD_0[8]_ ;
  wire \RAM2_B2_RD_0[9]_ ;
  wire \RAM2_B2_RD_0[10]_ ;
  wire \RAM2_B2_RD_0[11]_ ;
  wire \RAM2_B2_RD_0[12]_ ;
  wire \RAM2_B2_RD_0[13]_ ;
  wire \RAM2_B2_RD_0[14]_ ;
  wire \RAM2_B2_RD_0[15]_ ;
  wire \RAM2_B2_RD_0[16]_ ;
  wire \RAM2_B2_RD_0[17]_ ;
  wire RAM2_B2_Almost_Empty_0_;
  wire \RAM2_B2_POP_FLAG_0[0]_ ;
  wire \RAM2_B2_POP_FLAG_0[1]_ ;
  wire \RAM2_B2_POP_FLAG_0[2]_ ;
  wire \RAM2_B2_POP_FLAG_0[3]_ ;
  wire RAM2_B2_Almost_Full_0_;
  wire \RAM2_B2_PUSH_FLAG_0[0]_ ;
  wire \RAM2_B2_PUSH_FLAG_0[1]_ ;
  wire \RAM2_B2_PUSH_FLAG_0[2]_ ;
  wire \RAM2_B2_PUSH_FLAG_0[3]_ ;
  wire \RAM2_A2_RD_1[8]_ ;
  wire \RAM2_A2_RD_1[9]_ ;
  wire \RAM2_A2_RD_1[10]_ ;
  wire \RAM2_A2_RD_1[11]_ ;
  wire \RAM2_A2_RD_1[12]_ ;
  wire \RAM2_A2_RD_1[13]_ ;
  wire \RAM2_A2_RD_1[14]_ ;
  wire \RAM2_A2_RD_1[15]_ ;
  wire \RAM2_A2_RD_1[16]_ ;
  wire \RAM2_A2_RD_1[17]_ ;
  wire RAM2_A2_Almost_Empty_1_;
  wire RAM2_A2_Almost_Full_1_;
  wire \RAM2_A2_RD_0[8]_ ;
  wire \RAM2_A2_RD_0[9]_ ;
  wire \RAM2_A2_RD_0[10]_ ;
  wire \RAM2_A2_RD_0[11]_ ;
  wire \RAM2_A2_RD_0[12]_ ;
  wire \RAM2_A2_RD_0[13]_ ;
  wire \RAM2_A2_RD_0[14]_ ;
  wire \RAM2_A2_RD_0[15]_ ;
  wire \RAM2_A2_RD_0[16]_ ;
  wire \RAM2_A2_RD_0[17]_ ;
  wire RAM2_A2_Almost_Empty_0_;
  wire \RAM2_A2_POP_FLAG_0[0]_ ;
  wire \RAM2_A2_POP_FLAG_0[1]_ ;
  wire \RAM2_A2_POP_FLAG_0[2]_ ;
  wire \RAM2_A2_POP_FLAG_0[3]_ ;
  wire RAM2_A2_Almost_Full_0_;
  wire \RAM2_A2_PUSH_FLAG_0[0]_ ;
  wire \RAM2_A2_PUSH_FLAG_0[1]_ ;
  wire \RAM2_A2_PUSH_FLAG_0[2]_ ;
  wire \RAM2_A2_PUSH_FLAG_0[3]_ ;
  wire AB28_CZ_;
  wire AB28_FZ_;
  wire AA28_FZ_;
  wire AA28_QZ_;
  wire Z28_FZ_;
  wire Y28_CZ_;
  wire Y28_FZ_;
  wire Y28_QZ_;
  wire V28_CZ_;
  wire V28_TZ_;
  wire U28_TZ_;
  wire T28_CZ_;
  wire T28_TZ_;
  wire S28_TZ_;
  wire P28_CZ_;
  wire P28_TZ_;
  wire P28_FZ_;
  wire G28_CZ_;
  wire G28_TZ_;
  wire G28_QZ_;
  wire AB27_CZ_;
  wire AB27_TZ_;
  wire Z27_FZ_;
  wire Z27_QZ_;
  wire Y27_CZ_;
  wire Y27_FZ_;
  wire Y27_QZ_;
  wire X27_CZ_;
  wire X27_FZ_;
  wire X27_QZ_;
  wire V27_CZ_;
  wire V27_FZ_;
  wire U27_CZ_;
  wire U27_TZ_;
  wire U27_FZ_;
  wire T27_CZ_;
  wire T27_FZ_;
  wire S27_CZ_;
  wire S27_TZ_;
  wire S27_FZ_;
  wire R27_CZ_;
  wire R27_TZ_;
  wire Q27_CZ_;
  wire Q27_TZ_;
  wire Q27_FZ_;
  wire P27_TZ_;
  wire O27_CZ_;
  wire O27_TZ_;
  wire N27_TZ_;
  wire M27_CZ_;
  wire M27_TZ_;
  wire K27_CZ_;
  wire K27_TZ_;
  wire K27_FZ_;
  wire J27_CZ_;
  wire J27_TZ_;
  wire J27_FZ_;
  wire I27_TZ_;
  wire I27_FZ_;
  wire I27_QZ_;
  wire H27_CZ_;
  wire H27_TZ_;
  wire G27_TZ_;
  wire G27_QZ_;
  wire F27_CZ_;
  wire F27_TZ_;
  wire F27_FZ_;
  wire AC26_CZ_;
  wire AC26_TZ_;
  wire AC26_FZ_;
  wire AB26_CZ_;
  wire AB26_TZ_;
  wire AA26_CZ_;
  wire AA26_TZ_;
  wire AA26_FZ_;
  wire Z26_FZ_;
  wire Z26_QZ_;
  wire Y26_CZ_;
  wire Y26_TZ_;
  wire Y26_FZ_;
  wire X26_CZ_;
  wire X26_FZ_;
  wire X26_QZ_;
  wire W26_CZ_;
  wire W26_TZ_;
  wire W26_FZ_;
  wire V26_CZ_;
  wire V26_TZ_;
  wire T26_FZ_;
  wire S26_CZ_;
  wire S26_TZ_;
  wire S26_FZ_;
  wire R26_CZ_;
  wire R26_TZ_;
  wire Q26_CZ_;
  wire Q26_FZ_;
  wire P26_CZ_;
  wire P26_TZ_;
  wire P26_FZ_;
  wire O26_TZ_;
  wire N26_CZ_;
  wire M26_CZ_;
  wire M26_TZ_;
  wire K26_CZ_;
  wire K26_TZ_;
  wire K26_FZ_;
  wire J26_CZ_;
  wire I26_TZ_;
  wire I26_QZ_;
  wire H26_CZ_;
  wire H26_TZ_;
  wire G26_TZ_;
  wire G26_QZ_;
  wire F26_CZ_;
  wire E26_CZ_;
  wire E26_TZ_;
  wire E26_QZ_;
  wire AF25_CZ_;
  wire AE25_FZ_;
  wire AD25_TZ_;
  wire AC25_FZ_;
  wire AA25_CZ_;
  wire AA25_TZ_;
  wire AA25_FZ_;
  wire Z25_CZ_;
  wire Z25_FZ_;
  wire Y25_CZ_;
  wire V25_CZ_;
  wire V25_FZ_;
  wire P25_TZ_;
  wire P25_FZ_;
  wire O25_CZ_;
  wire O25_TZ_;
  wire O25_FZ_;
  wire N25_CZ_;
  wire N25_TZ_;
  wire M25_TZ_;
  wire L25_CZ_;
  wire L25_TZ_;
  wire L25_FZ_;
  wire K25_CZ_;
  wire K25_TZ_;
  wire K25_FZ_;
  wire J25_TZ_;
  wire J25_QZ_;
  wire I25_TZ_;
  wire G25_CZ_;
  wire G25_TZ_;
  wire F25_TZ_;
  wire D25_TZ_;
  wire D25_FZ_;
  wire D25_QZ_;
  wire AF24_CZ_;
  wire AF24_TZ_;
  wire AE24_CZ_;
  wire AE24_TZ_;
  wire AD24_TZ_;
  wire AC24_TZ_;
  wire AB24_CZ_;
  wire AB24_TZ_;
  wire AB24_FZ_;
  wire Z24_CZ_;
  wire Z24_FZ_;
  wire Y24_QZ_;
  wire X24_QZ_;
  wire W24_CZ_;
  wire W24_TZ_;
  wire W24_FZ_;
  wire V24_CZ_;
  wire V24_TZ_;
  wire V24_FZ_;
  wire P24_CZ_;
  wire P24_TZ_;
  wire P24_FZ_;
  wire O24_CZ_;
  wire O24_TZ_;
  wire O24_FZ_;
  wire N24_TZ_;
  wire N24_FZ_;
  wire M24_CZ_;
  wire L24_CZ_;
  wire L24_TZ_;
  wire L24_FZ_;
  wire K24_CZ_;
  wire K24_TZ_;
  wire K24_FZ_;
  wire J24_CZ_;
  wire J24_FZ_;
  wire I24_QZ_;
  wire A24_CZ_;
  wire A24_TZ_;
  wire A24_QZ_;
  wire AF23_CZ_;
  wire AF23_TZ_;
  wire AF23_FZ_;
  wire AE23_CZ_;
  wire AE23_FZ_;
  wire AD23_CZ_;
  wire AD23_TZ_;
  wire AD23_FZ_;
  wire AC23_TZ_;
  wire AB23_CZ_;
  wire AA23_QZ_;
  wire Z23_QZ_;
  wire Y23_CZ_;
  wire X23_TZ_;
  wire X23_QZ_;
  wire W23_TZ_;
  wire W23_FZ_;
  wire V23_CZ_;
  wire V23_TZ_;
  wire V23_FZ_;
  wire U23_FZ_;
  wire U23_QZ_;
  wire S23_CZ_;
  wire R23_CZ_;
  wire R23_TZ_;
  wire Q23_QZ_;
  wire P23_CZ_;
  wire P23_TZ_;
  wire O23_CZ_;
  wire O23_TZ_;
  wire O23_FZ_;
  wire N23_CZ_;
  wire N23_TZ_;
  wire N23_FZ_;
  wire M23_CZ_;
  wire M23_TZ_;
  wire L23_CZ_;
  wire L23_TZ_;
  wire L23_FZ_;
  wire J23_TZ_;
  wire I23_TZ_;
  wire H23_TZ_;
  wire G23_QZ_;
  wire E23_TZ_;
  wire AF22_CZ_;
  wire AF22_TZ_;
  wire AF22_FZ_;
  wire AA22_CZ_;
  wire AA22_FZ_;
  wire Z22_CZ_;
  wire Y22_QZ_;
  wire W22_FZ_;
  wire W22_QZ_;
  wire V22_FZ_;
  wire U22_TZ_;
  wire U22_FZ_;
  wire T22_CZ_;
  wire T22_TZ_;
  wire S22_TZ_;
  wire S22_FZ_;
  wire R22_CZ_;
  wire R22_TZ_;
  wire Q22_TZ_;
  wire P22_CZ_;
  wire P22_TZ_;
  wire O22_CZ_;
  wire O22_TZ_;
  wire O22_FZ_;
  wire N22_FZ_;
  wire M22_CZ_;
  wire L22_CZ_;
  wire L22_FZ_;
  wire K22_QZ_;
  wire G22_FZ_;
  wire E22_CZ_;
  wire E22_FZ_;
  wire E22_QZ_;
  wire AE21_CZ_;
  wire AE21_TZ_;
  wire AD21_CZ_;
  wire AD21_TZ_;
  wire AC21_CZ_;
  wire AC21_TZ_;
  wire AC21_QZ_;
  wire AA21_CZ_;
  wire AA21_FZ_;
  wire Z21_FZ_;
  wire Z21_QZ_;
  wire Y21_CZ_;
  wire Y21_FZ_;
  wire X21_QZ_;
  wire W21_FZ_;
  wire W21_QZ_;
  wire V21_FZ_;
  wire V21_QZ_;
  wire U21_CZ_;
  wire T21_CZ_;
  wire S21_TZ_;
  wire S21_FZ_;
  wire R21_CZ_;
  wire R21_TZ_;
  wire R21_FZ_;
  wire Q21_QZ_;
  wire P21_CZ_;
  wire P21_FZ_;
  wire O21_FZ_;
  wire O21_QZ_;
  wire N21_QZ_;
  wire M21_QZ_;
  wire L21_FZ_;
  wire L21_QZ_;
  wire J21_TZ_;
  wire H21_TZ_;
  wire G21_TZ_;
  wire G21_FZ_;
  wire F21_CZ_;
  wire F21_TZ_;
  wire F21_FZ_;
  wire E21_CZ_;
  wire E21_TZ_;
  wire E21_FZ_;
  wire AB20_CZ_;
  wire AB20_TZ_;
  wire AB20_FZ_;
  wire AA20_CZ_;
  wire AA20_FZ_;
  wire Z20_TZ_;
  wire Z20_FZ_;
  wire Z20_QZ_;
  wire Y20_CZ_;
  wire Y20_FZ_;
  wire X20_CZ_;
  wire W20_CZ_;
  wire W20_FZ_;
  wire V20_FZ_;
  wire V20_QZ_;
  wire U20_CZ_;
  wire U20_FZ_;
  wire T20_FZ_;
  wire T20_QZ_;
  wire S20_CZ_;
  wire R20_CZ_;
  wire R20_TZ_;
  wire R20_FZ_;
  wire O20_TZ_;
  wire O20_FZ_;
  wire O20_QZ_;
  wire N20_FZ_;
  wire N20_QZ_;
  wire M20_TZ_;
  wire L20_CZ_;
  wire L20_FZ_;
  wire K20_CZ_;
  wire K20_FZ_;
  wire K20_QZ_;
  wire J20_CZ_;
  wire J20_TZ_;
  wire I20_FZ_;
  wire I20_QZ_;
  wire H20_CZ_;
  wire H20_TZ_;
  wire F20_CZ_;
  wire F20_TZ_;
  wire F20_FZ_;
  wire E20_CZ_;
  wire E20_TZ_;
  wire E20_FZ_;
  wire D20_CZ_;
  wire D20_TZ_;
  wire D20_FZ_;
  wire AA19_CZ_;
  wire AA19_TZ_;
  wire AA19_FZ_;
  wire Z19_TZ_;
  wire Z19_FZ_;
  wire Y19_CZ_;
  wire Y19_FZ_;
  wire W19_CZ_;
  wire V19_FZ_;
  wire U19_FZ_;
  wire T19_QZ_;
  wire S19_CZ_;
  wire R19_CZ_;
  wire R19_FZ_;
  wire Q19_CZ_;
  wire Q19_TZ_;
  wire P19_TZ_;
  wire O19_CZ_;
  wire O19_TZ_;
  wire O19_FZ_;
  wire N19_TZ_;
  wire M19_FZ_;
  wire L19_CZ_;
  wire L19_FZ_;
  wire K19_FZ_;
  wire I19_CZ_;
  wire I19_TZ_;
  wire I19_FZ_;
  wire H19_CZ_;
  wire G19_CZ_;
  wire G19_TZ_;
  wire G19_FZ_;
  wire F19_CZ_;
  wire F19_TZ_;
  wire F19_FZ_;
  wire E19_CZ_;
  wire E19_TZ_;
  wire E19_FZ_;
  wire D19_CZ_;
  wire D19_TZ_;
  wire D19_FZ_;
  wire Z18_QZ_;
  wire Y18_CZ_;
  wire X18_CZ_;
  wire W18_CZ_;
  wire W18_FZ_;
  wire V18_TZ_;
  wire V18_FZ_;
  wire U18_CZ_;
  wire U18_FZ_;
  wire T18_FZ_;
  wire R18_CZ_;
  wire R18_FZ_;
  wire Q18_CZ_;
  wire Q18_FZ_;
  wire O18_TZ_;
  wire N18_TZ_;
  wire M18_TZ_;
  wire M18_QZ_;
  wire L18_CZ_;
  wire L18_TZ_;
  wire K18_CZ_;
  wire K18_TZ_;
  wire J18_CZ_;
  wire J18_TZ_;
  wire J18_FZ_;
  wire I18_CZ_;
  wire I18_TZ_;
  wire I18_FZ_;
  wire H18_CZ_;
  wire H18_TZ_;
  wire G18_CZ_;
  wire G18_TZ_;
  wire F18_CZ_;
  wire F18_TZ_;
  wire F18_FZ_;
  wire E18_CZ_;
  wire E18_TZ_;
  wire E18_FZ_;
  wire AB17_CZ_;
  wire AB17_QZ_;
  wire AA17_FZ_;
  wire AA17_QZ_;
  wire Z17_QZ_;
  wire Y17_FZ_;
  wire Y17_QZ_;
  wire X17_TZ_;
  wire W17_CZ_;
  wire W17_QZ_;
  wire U17_CZ_;
  wire T17_CZ_;
  wire Q17_CZ_;
  wire Q17_TZ_;
  wire Q17_FZ_;
  wire P17_CZ_;
  wire P17_TZ_;
  wire P17_FZ_;
  wire O17_CZ_;
  wire O17_TZ_;
  wire O17_FZ_;
  wire N17_CZ_;
  wire N17_TZ_;
  wire N17_FZ_;
  wire M17_CZ_;
  wire M17_TZ_;
  wire M17_FZ_;
  wire L17_CZ_;
  wire L17_TZ_;
  wire L17_FZ_;
  wire K17_TZ_;
  wire J17_TZ_;
  wire J17_FZ_;
  wire I17_CZ_;
  wire I17_TZ_;
  wire I17_FZ_;
  wire H17_CZ_;
  wire H17_TZ_;
  wire G17_CZ_;
  wire G17_TZ_;
  wire F17_CZ_;
  wire F17_TZ_;
  wire F17_FZ_;
  wire AC16_TZ_;
  wire AC16_QZ_;
  wire AB16_CZ_;
  wire AB16_FZ_;
  wire AB16_QZ_;
  wire AA16_TZ_;
  wire AA16_QZ_;
  wire Z16_CZ_;
  wire Y16_CZ_;
  wire X16_TZ_;
  wire V16_CZ_;
  wire V16_TZ_;
  wire V16_FZ_;
  wire T16_TZ_;
  wire S16_CZ_;
  wire S16_FZ_;
  wire R16_CZ_;
  wire Q16_CZ_;
  wire Q16_TZ_;
  wire Q16_FZ_;
  wire P16_CZ_;
  wire P16_TZ_;
  wire P16_FZ_;
  wire O16_CZ_;
  wire O16_TZ_;
  wire N16_CZ_;
  wire N16_TZ_;
  wire M16_CZ_;
  wire M16_TZ_;
  wire L16_CZ_;
  wire L16_TZ_;
  wire L16_FZ_;
  wire K16_CZ_;
  wire K16_TZ_;
  wire J16_CZ_;
  wire J16_FZ_;
  wire I16_CZ_;
  wire H16_TZ_;
  wire G16_CZ_;
  wire G16_TZ_;
  wire AC15_TZ_;
  wire AC15_FZ_;
  wire AC15_QZ_;
  wire AB15_FZ_;
  wire AB15_QZ_;
  wire AA15_QZ_;
  wire Z15_QZ_;
  wire Y15_QZ_;
  wire X15_CZ_;
  wire X15_FZ_;
  wire W15_TZ_;
  wire V15_TZ_;
  wire V15_FZ_;
  wire U15_CZ_;
  wire S15_TZ_;
  wire S15_FZ_;
  wire R15_TZ_;
  wire Q15_CZ_;
  wire Q15_TZ_;
  wire Q15_FZ_;
  wire O15_TZ_;
  wire N15_CZ_;
  wire N15_TZ_;
  wire M15_CZ_;
  wire M15_TZ_;
  wire L15_TZ_;
  wire K15_CZ_;
  wire J15_CZ_;
  wire I15_CZ_;
  wire I15_TZ_;
  wire H15_CZ_;
  wire H15_TZ_;
  wire H15_FZ_;
  wire AC14_CZ_;
  wire AC14_TZ_;
  wire AC14_FZ_;
  wire AB14_CZ_;
  wire AB14_FZ_;
  wire AA14_CZ_;
  wire AA14_FZ_;
  wire AA14_QZ_;
  wire Z14_QZ_;
  wire Y14_QZ_;
  wire X14_CZ_;
  wire X14_FZ_;
  wire V14_FZ_;
  wire T14_TZ_;
  wire T14_FZ_;
  wire S14_CZ_;
  wire R14_CZ_;
  wire Q14_CZ_;
  wire P14_CZ_;
  wire N14_CZ_;
  wire N14_TZ_;
  wire M14_CZ_;
  wire M14_TZ_;
  wire L14_CZ_;
  wire L14_TZ_;
  wire L14_QZ_;
  wire K14_CZ_;
  wire K14_TZ_;
  wire J14_TZ_;
  wire I14_CZ_;
  wire I14_TZ_;
  wire H14_CZ_;
  wire H14_TZ_;
  wire H14_FZ_;
  wire AC13_QZ_;
  wire AB13_FZ_;
  wire AA13_TZ_;
  wire AA13_FZ_;
  wire AA13_QZ_;
  wire Z13_CZ_;
  wire Z13_FZ_;
  wire Y13_CZ_;
  wire Y13_FZ_;
  wire X13_FZ_;
  wire W13_CZ_;
  wire W13_FZ_;
  wire V13_TZ_;
  wire V13_FZ_;
  wire U13_TZ_;
  wire U13_FZ_;
  wire T13_TZ_;
  wire T13_FZ_;
  wire S13_CZ_;
  wire R13_CZ_;
  wire R13_TZ_;
  wire Q13_CZ_;
  wire Q13_TZ_;
  wire P13_CZ_;
  wire P13_TZ_;
  wire O13_CZ_;
  wire O13_TZ_;
  wire N13_CZ_;
  wire N13_TZ_;
  wire M13_CZ_;
  wire L13_CZ_;
  wire L13_TZ_;
  wire K13_CZ_;
  wire K13_TZ_;
  wire J13_CZ_;
  wire J13_TZ_;
  wire AD12_CZ_;
  wire AD12_TZ_;
  wire AD12_FZ_;
  wire AC12_FZ_;
  wire AC12_QZ_;
  wire AB12_CZ_;
  wire Z12_CZ_;
  wire X12_CZ_;
  wire X12_FZ_;
  wire W12_CZ_;
  wire V12_TZ_;
  wire U12_TZ_;
  wire T12_FZ_;
  wire S12_CZ_;
  wire S12_TZ_;
  wire R12_CZ_;
  wire R12_TZ_;
  wire Q12_CZ_;
  wire Q12_TZ_;
  wire O12_TZ_;
  wire M12_TZ_;
  wire L12_CZ_;
  wire K12_CZ_;
  wire K12_TZ_;
  wire AD11_TZ_;
  wire AD11_FZ_;
  wire AD11_QZ_;
  wire AC11_CZ_;
  wire AC11_FZ_;
  wire AB11_CZ_;
  wire AB11_FZ_;
  wire AA11_QZ_;
  wire W11_CZ_;
  wire W11_FZ_;
  wire V11_CZ_;
  wire V11_FZ_;
  wire U11_CZ_;
  wire U11_TZ_;
  wire U11_FZ_;
  wire T11_CZ_;
  wire T11_TZ_;
  wire T11_FZ_;
  wire R11_CZ_;
  wire R11_TZ_;
  wire R11_FZ_;
  wire Q11_CZ_;
  wire Q11_TZ_;
  wire P11_CZ_;
  wire P11_TZ_;
  wire P11_FZ_;
  wire O11_CZ_;
  wire O11_TZ_;
  wire M11_CZ_;
  wire M11_TZ_;
  wire M11_FZ_;
  wire K11_CZ_;
  wire I11_QZ_;
  wire G11_CZ_;
  wire G11_FZ_;
  wire G11_QZ_;
  wire AC10_CZ_;
  wire AC10_TZ_;
  wire AC10_FZ_;
  wire AB10_FZ_;
  wire Z10_TZ_;
  wire W10_FZ_;
  wire V10_CZ_;
  wire V10_FZ_;
  wire U10_FZ_;
  wire T10_FZ_;
  wire S10_TZ_;
  wire R10_CZ_;
  wire R10_TZ_;
  wire Q10_TZ_;
  wire P10_CZ_;
  wire P10_TZ_;
  wire P10_FZ_;
  wire O10_TZ_;
  wire O10_FZ_;
  wire M10_CZ_;
  wire K10_CZ_;
  wire J10_CZ_;
  wire I10_QZ_;
  wire H10_CZ_;
  wire G10_CZ_;
  wire G10_QZ_;
  wire F10_TZ_;
  wire F10_QZ_;
  wire E10_TZ_;
  wire E10_QZ_;
  wire AE9_CZ_;
  wire AE9_TZ_;
  wire AE9_FZ_;
  wire AD9_CZ_;
  wire AD9_TZ_;
  wire AD9_FZ_;
  wire AC9_CZ_;
  wire AC9_TZ_;
  wire AC9_FZ_;
  wire AB9_FZ_;
  wire Z9_CZ_;
  wire Z9_TZ_;
  wire Y9_CZ_;
  wire Y9_TZ_;
  wire Y9_FZ_;
  wire X9_CZ_;
  wire X9_FZ_;
  wire V9_CZ_;
  wire U9_CZ_;
  wire T9_FZ_;
  wire S9_CZ_;
  wire S9_TZ_;
  wire S9_FZ_;
  wire R9_CZ_;
  wire R9_TZ_;
  wire R9_FZ_;
  wire Q9_CZ_;
  wire Q9_FZ_;
  wire P9_CZ_;
  wire P9_TZ_;
  wire P9_FZ_;
  wire O9_CZ_;
  wire O9_TZ_;
  wire O9_FZ_;
  wire N9_CZ_;
  wire N9_TZ_;
  wire L9_TZ_;
  wire K9_FZ_;
  wire K9_QZ_;
  wire J9_CZ_;
  wire I9_FZ_;
  wire C9_CZ_;
  wire C9_TZ_;
  wire C9_FZ_;
  wire B9_CZ_;
  wire B9_TZ_;
  wire B9_FZ_;
  wire AE8_CZ_;
  wire AE8_TZ_;
  wire AE8_FZ_;
  wire AD8_CZ_;
  wire AD8_TZ_;
  wire AD8_FZ_;
  wire AC8_CZ_;
  wire AC8_TZ_;
  wire AC8_FZ_;
  wire AB8_CZ_;
  wire AB8_FZ_;
  wire AA8_CZ_;
  wire AA8_TZ_;
  wire AA8_FZ_;
  wire Z8_TZ_;
  wire Z8_FZ_;
  wire Y8_TZ_;
  wire Y8_FZ_;
  wire X8_FZ_;
  wire U8_CZ_;
  wire U8_TZ_;
  wire U8_FZ_;
  wire T8_FZ_;
  wire T8_QZ_;
  wire S8_CZ_;
  wire S8_TZ_;
  wire S8_FZ_;
  wire R8_CZ_;
  wire R8_TZ_;
  wire R8_FZ_;
  wire Q8_CZ_;
  wire Q8_FZ_;
  wire P8_CZ_;
  wire P8_TZ_;
  wire P8_FZ_;
  wire O8_CZ_;
  wire O8_TZ_;
  wire O8_FZ_;
  wire N8_FZ_;
  wire M8_QZ_;
  wire L8_FZ_;
  wire L8_QZ_;
  wire K8_QZ_;
  wire H8_QZ_;
  wire C8_CZ_;
  wire C8_TZ_;
  wire A8_CZ_;
  wire A8_TZ_;
  wire A8_FZ_;
  wire AD7_CZ_;
  wire AD7_TZ_;
  wire AD7_FZ_;
  wire AC7_CZ_;
  wire AC7_TZ_;
  wire AC7_FZ_;
  wire AB7_CZ_;
  wire AB7_TZ_;
  wire AB7_FZ_;
  wire AA7_TZ_;
  wire AA7_FZ_;
  wire AA7_QZ_;
  wire Z7_QZ_;
  wire Y7_CZ_;
  wire W7_TZ_;
  wire W7_FZ_;
  wire V7_TZ_;
  wire U7_CZ_;
  wire U7_TZ_;
  wire U7_FZ_;
  wire R7_CZ_;
  wire R7_FZ_;
  wire Q7_CZ_;
  wire P7_CZ_;
  wire P7_TZ_;
  wire P7_FZ_;
  wire K7_CZ_;
  wire K7_FZ_;
  wire J7_FZ_;
  wire I7_FZ_;
  wire G7_FZ_;
  wire F7_QZ_;
  wire E7_TZ_;
  wire D7_QZ_;
  wire C7_TZ_;
  wire C7_FZ_;
  wire Z6_CZ_;
  wire Z6_FZ_;
  wire Y6_CZ_;
  wire X6_CZ_;
  wire X6_FZ_;
  wire W6_CZ_;
  wire W6_FZ_;
  wire R6_CZ_;
  wire R6_TZ_;
  wire R6_FZ_;
  wire Q6_CZ_;
  wire Q6_FZ_;
  wire P6_CZ_;
  wire P6_FZ_;
  wire O6_TZ_;
  wire O6_FZ_;
  wire M6_CZ_;
  wire M6_FZ_;
  wire L6_FZ_;
  wire J6_CZ_;
  wire J6_FZ_;
  wire I6_FZ_;
  wire H6_CZ_;
  wire H6_QZ_;
  wire F6_FZ_;
  wire E6_FZ_;
  wire C6_FZ_;
  wire C6_QZ_;
  wire B6_FZ_;
  wire B6_QZ_;
  wire A6_CZ_;
  wire A6_FZ_;
  wire A6_QZ_;
  wire Y5_CZ_;
  wire Y5_TZ_;
  wire Y5_FZ_;
  wire X5_TZ_;
  wire X5_FZ_;
  wire X5_QZ_;
  wire W5_CZ_;
  wire W5_TZ_;
  wire W5_FZ_;
  wire V5_TZ_;
  wire V5_FZ_;
  wire V5_QZ_;
  wire R5_TZ_;
  wire R5_FZ_;
  wire R5_QZ_;
  wire Q5_FZ_;
  wire Q5_QZ_;
  wire P5_QZ_;
  wire O5_CZ_;
  wire N5_CZ_;
  wire N5_FZ_;
  wire M5_CZ_;
  wire M5_FZ_;
  wire L5_CZ_;
  wire K5_CZ_;
  wire K5_FZ_;
  wire J5_CZ_;
  wire J5_TZ_;
  wire J5_FZ_;
  wire I5_TZ_;
  wire I5_FZ_;
  wire H5_FZ_;
  wire H5_QZ_;
  wire G5_CZ_;
  wire G5_FZ_;
  wire F5_CZ_;
  wire F5_FZ_;
  wire D5_FZ_;
  wire C5_CZ_;
  wire C5_FZ_;
  wire C5_QZ_;
  wire B5_CZ_;
  wire B5_FZ_;
  wire B5_QZ_;
  wire A5_CZ_;
  wire A5_FZ_;
  wire A5_QZ_;
  wire R4_TZ_;
  wire R4_FZ_;
  wire R4_QZ_;
  wire Q4_FZ_;
  wire Q4_QZ_;
  wire P4_CZ_;
  wire P4_TZ_;
  wire P4_FZ_;
  wire O4_CZ_;
  wire M4_CZ_;
  wire M4_FZ_;
  wire L4_CZ_;
  wire K4_CZ_;
  wire K4_FZ_;
  wire J4_TZ_;
  wire J4_FZ_;
  wire J4_QZ_;
  wire I4_CZ_;
  wire I4_TZ_;
  wire I4_QZ_;
  wire G4_CZ_;
  wire D4_TZ_;
  wire D4_FZ_;
  wire C4_FZ_;
  wire C4_QZ_;
  wire A4_QZ_;
  wire R3_TZ_;
  wire R3_FZ_;
  wire R3_QZ_;
  wire Q3_CZ_;
  wire Q3_TZ_;
  wire Q3_FZ_;
  wire P3_TZ_;
  wire P3_FZ_;
  wire P3_QZ_;
  wire O3_CZ_;
  wire O3_FZ_;
  wire N3_CZ_;
  wire N3_FZ_;
  wire M3_CZ_;
  wire L3_FZ_;
  wire L3_QZ_;
  wire K3_FZ_;
  wire K3_QZ_;
  wire H3_QZ_;
  wire G3_CZ_;
  wire G3_TZ_;
  wire G3_FZ_;
  wire D3_FZ_;
  wire C3_FZ_;
  wire C3_QZ_;
  wire B3_QZ_;
  wire A3_CZ_;
  wire Q2_CZ_;
  wire Q2_TZ_;
  wire Q2_FZ_;
  wire P2_FZ_;
  wire P2_QZ_;
  wire O2_FZ_;
  wire O2_QZ_;
  wire N2_CZ_;
  wire N2_FZ_;
  wire M2_TZ_;
  wire M2_FZ_;
  wire M2_QZ_;
  wire L2_CZ_;
  wire L2_FZ_;
  wire K2_CZ_;
  wire K2_TZ_;
  wire K2_FZ_;
  wire H2_TZ_;
  wire H2_FZ_;
  wire H2_QZ_;
  wire G2_FZ_;
  wire G2_QZ_;
  wire F2_FZ_;
  wire F2_QZ_;
  wire E2_FZ_;
  wire E2_QZ_;
  wire D2_FZ_;
  wire D2_QZ_;
  wire C2_FZ_;
  wire C2_QZ_;
  wire B2_CZ_;
  wire B2_FZ_;
  wire A2_CZ_;
  wire N1_TZ_;
  wire N1_FZ_;
  wire N1_QZ_;
  wire J1_CZ_;
  wire J1_TZ_;
  wire J1_QZ_;
  wire I1_CZ_;
  wire I1_TZ_;
  wire H1_CZ_;
  wire H1_FZ_;
  wire H1_QZ_;
  wire G1_FZ_;
  wire G1_QZ_;
  wire F1_FZ_;
  wire F1_QZ_;
  wire E1_FZ_;
  wire E1_QZ_;
  wire D1_FZ_;
  wire D1_QZ_;
  wire C1_FZ_;
  wire C1_QZ_;
  wire B1_CZ_;
  wire B1_FZ_;
  wire \ASSP_WBs_BYTE_STB[2]_ ;
  wire \ASSP_WBs_BYTE_STB[3]_ ;
  wire ASSP_WBs_RD_;
  wire \ASSP_WBs_ADR[0]_ ;
  wire \ASSP_WBs_ADR[1]_ ;
  wire \ASSP_WBs_ADR[9]_ ;
  wire \ASSP_WBs_ADR[10]_ ;
  wire \ASSP_SDMA_Done[0]_ ;
  wire \ASSP_SDMA_Done[1]_ ;
  wire \ASSP_SDMA_Done[2]_ ;
  wire \ASSP_SDMA_Done[3]_ ;
  wire \ASSP_SDMA_Active[0]_ ;
  wire \ASSP_SDMA_Active[1]_ ;
  wire \ASSP_SDMA_Active[2]_ ;
  wire \ASSP_SDMA_Active[3]_ ;
  wire ASSP_FB_Start_;
  wire ASSP_Sys_PKfb_Rst_;
  wire ASSP_Sys_Pclk_;
  wire ASSP_Sys_Pclk_Rst_;
  wire \ASSP_WBs_WR_DAT[16]_ ;
  wire \ASSP_WBs_WR_DAT[17]_ ;
  wire \ASSP_WBs_WR_DAT[18]_ ;
  wire \ASSP_WBs_WR_DAT[19]_ ;
  wire \ASSP_WBs_WR_DAT[20]_ ;
  wire \ASSP_WBs_WR_DAT[21]_ ;
  wire \ASSP_WBs_WR_DAT[22]_ ;
  wire \ASSP_WBs_WR_DAT[23]_ ;
  wire \ASSP_WBs_WR_DAT[24]_ ;
  wire \ASSP_WBs_WR_DAT[25]_ ;
  wire \ASSP_WBs_WR_DAT[26]_ ;
  wire \ASSP_WBs_WR_DAT[27]_ ;
  wire \ASSP_WBs_WR_DAT[28]_ ;
  wire \ASSP_WBs_WR_DAT[29]_ ;
  wire \ASSP_WBs_WR_DAT[30]_ ;
  wire \ASSP_WBs_WR_DAT[31]_ ;
  wire \ASSP_Sensor_Int[0]_ ;
  wire \ASSP_Sensor_Int[1]_ ;
  wire \ASSP_Sensor_Int[2]_ ;
  wire \ASSP_Sensor_Int[3]_ ;
  wire \ASSP_Sensor_Int[4]_ ;
  wire \ASSP_Sensor_Int[5]_ ;
  wire \ASSP_Sensor_Int[6]_ ;
  wire \ASSP_Sensor_Int[7]_ ;
  wire ASSP_FB_PKfbOverflow_;
  wire \ASSP_TimeStamp[0]_ ;
  wire \ASSP_TimeStamp[1]_ ;
  wire \ASSP_TimeStamp[2]_ ;
  wire \ASSP_TimeStamp[3]_ ;
  wire \ASSP_TimeStamp[4]_ ;
  wire \ASSP_TimeStamp[5]_ ;
  wire \ASSP_TimeStamp[6]_ ;
  wire \ASSP_TimeStamp[7]_ ;
  wire \ASSP_TimeStamp[8]_ ;
  wire \ASSP_TimeStamp[9]_ ;
  wire \ASSP_TimeStamp[10]_ ;
  wire \ASSP_TimeStamp[11]_ ;
  wire \ASSP_TimeStamp[12]_ ;
  wire \ASSP_TimeStamp[13]_ ;
  wire \ASSP_TimeStamp[14]_ ;
  wire \ASSP_TimeStamp[15]_ ;
  wire \ASSP_TimeStamp[16]_ ;
  wire \ASSP_TimeStamp[17]_ ;
  wire \ASSP_TimeStamp[18]_ ;
  wire \ASSP_TimeStamp[19]_ ;
  wire \ASSP_TimeStamp[20]_ ;
  wire \ASSP_TimeStamp[21]_ ;
  wire \ASSP_TimeStamp[22]_ ;
  wire \ASSP_TimeStamp[23]_ ;
  wire ASSP_SPIm_PReady_;
  wire ASSP_SPIm_PSlvErr_;
  wire \ASSP_SPIm_Prdata[30]_ ;
  wire \ASSP_SPIm_Prdata[31]_ ;
  wire \ASSP_SPIm_Prdata[22]_ ;
  wire \ASSP_SPIm_Prdata[23]_ ;
  wire \ASSP_SPIm_Prdata[24]_ ;
  wire \ASSP_SPIm_Prdata[25]_ ;
  wire \ASSP_SPIm_Prdata[26]_ ;
  wire \ASSP_SPIm_Prdata[27]_ ;
  wire \ASSP_SPIm_Prdata[28]_ ;
  wire \ASSP_SPIm_Prdata[29]_ ;
  wire \ASSP_SPIm_Prdata[14]_ ;
  wire \ASSP_SPIm_Prdata[15]_ ;
  wire \ASSP_SPIm_Prdata[16]_ ;
  wire \ASSP_SPIm_Prdata[17]_ ;
  wire \ASSP_SPIm_Prdata[18]_ ;
  wire \ASSP_SPIm_Prdata[19]_ ;
  wire \ASSP_SPIm_Prdata[20]_ ;
  wire \ASSP_SPIm_Prdata[21]_ ;
  wire \ASSP_SPIm_Prdata[6]_ ;
  wire \ASSP_SPIm_Prdata[7]_ ;
  wire \ASSP_SPIm_Prdata[8]_ ;
  wire \ASSP_SPIm_Prdata[9]_ ;
  wire \ASSP_SPIm_Prdata[10]_ ;
  wire \ASSP_SPIm_Prdata[11]_ ;
  wire \ASSP_SPIm_Prdata[12]_ ;
  wire \ASSP_SPIm_Prdata[13]_ ;
  wire \ASSP_SPIm_Prdata[0]_ ;
  wire \ASSP_SPIm_Prdata[1]_ ;
  wire \ASSP_SPIm_Prdata[2]_ ;
  wire \ASSP_SPIm_Prdata[3]_ ;
  wire \ASSP_SPIm_Prdata[4]_ ;
  wire \ASSP_SPIm_Prdata[5]_ ;
  wire \ASSP_FBIO_In[13]_ ;
  wire \ASSP_FBIO_In[12]_ ;
  wire \ASSP_FBIO_In[11]_ ;
  wire \ASSP_FBIO_In[10]_ ;
  wire \ASSP_FBIO_In[9]_ ;
  wire \ASSP_FBIO_In[8]_ ;
  wire \ASSP_FBIO_In[7]_ ;
  wire \ASSP_FBIO_In[6]_ ;
  wire \ASSP_FBIO_In[5]_ ;
  wire \ASSP_FBIO_In[4]_ ;
  wire \ASSP_FBIO_In[3]_ ;
  wire \ASSP_FBIO_In[2]_ ;
  wire \ASSP_FBIO_In[1]_ ;
  wire \ASSP_FBIO_In[0]_ ;
  wire \ASSP_SFBIO[0]_ ;
  wire \ASSP_SFBIO[1]_ ;
  wire \ASSP_SFBIO[2]_ ;
  wire \ASSP_SFBIO[3]_ ;
  wire \ASSP_SFBIO[4]_ ;
  wire \ASSP_SFBIO[5]_ ;
  wire \ASSP_SFBIO[6]_ ;
  wire \ASSP_SFBIO[7]_ ;
  wire \ASSP_SFBIO[8]_ ;
  wire \ASSP_SFBIO[9]_ ;
  wire \ASSP_SFBIO[10]_ ;
  wire \ASSP_SFBIO[11]_ ;
  wire \ASSP_SFBIO[12]_ ;
  wire \ASSP_SFBIO[13]_ ;
  wire \RAM2_A1_RD_1[8]_ ;
  wire \RAM2_A1_RD_1[9]_ ;
  wire \RAM2_A1_RD_1[10]_ ;
  wire \RAM2_A1_RD_1[11]_ ;
  wire \RAM2_A1_RD_1[12]_ ;
  wire \RAM2_A1_RD_1[13]_ ;
  wire \RAM2_A1_RD_1[14]_ ;
  wire \RAM2_A1_RD_1[15]_ ;
  wire \RAM2_A1_RD_1[16]_ ;
  wire \RAM2_A1_RD_1[17]_ ;
  wire RAM2_A1_Almost_Empty_1_;
  wire RAM2_A1_Almost_Full_1_;
  wire \RAM2_A1_PUSH_FLAG_1[0]_ ;
  wire \RAM2_A1_PUSH_FLAG_1[1]_ ;
  wire \RAM2_A1_PUSH_FLAG_1[2]_ ;
  wire \RAM2_A1_PUSH_FLAG_1[3]_ ;
  wire \RAM2_A1_RD_0[0]_ ;
  wire \RAM2_A1_RD_0[1]_ ;
  wire \RAM2_A1_RD_0[2]_ ;
  wire \RAM2_A1_RD_0[3]_ ;
  wire \RAM2_A1_RD_0[4]_ ;
  wire \RAM2_A1_RD_0[5]_ ;
  wire \RAM2_A1_RD_0[6]_ ;
  wire \RAM2_A1_RD_0[7]_ ;
  wire \RAM2_A1_RD_0[8]_ ;
  wire \RAM2_A1_RD_0[9]_ ;
  wire \RAM2_A1_RD_0[10]_ ;
  wire \RAM2_A1_RD_0[11]_ ;
  wire \RAM2_A1_RD_0[12]_ ;
  wire \RAM2_A1_RD_0[13]_ ;
  wire \RAM2_A1_RD_0[14]_ ;
  wire \RAM2_A1_RD_0[15]_ ;
  wire \RAM2_A1_RD_0[16]_ ;
  wire \RAM2_A1_RD_0[17]_ ;
  wire RAM2_A1_Almost_Empty_0_;
  wire \RAM2_A1_POP_FLAG_0[0]_ ;
  wire \RAM2_A1_POP_FLAG_0[1]_ ;
  wire \RAM2_A1_POP_FLAG_0[2]_ ;
  wire \RAM2_A1_POP_FLAG_0[3]_ ;
  wire RAM2_A1_Almost_Full_0_;
  wire \RAM2_A1_PUSH_FLAG_0[0]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[1]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[2]_ ;
  wire \RAM2_A1_PUSH_FLAG_0[3]_ ;
  wire nx37854z1_GMUX_3_0;
  wire WB_RST_FPGA_CANDTL_4_3_0;
  wire WB_RST_FPGA_CANDTL_6_3_0;
  wire WB_RST_FPGA_CANDTL_5_3_0;
  wire WB_RST_FPGA_CANDTL_7_3_0;
  wire WB_RST_FPGA_CANDTL_10_3_0;
  wire WB_RST_FPGA_CANDTL_9_3_0;
  wire WB_RST_FPGA_CANDTL_8_3_0;
  wire WB_RST_FPGA_CANDTL_1_3_0;
  wire WB_RST_FPGA_CANDTL_2_3_0;
  wire WB_RST_FPGA_QMUX_BL3_0_CANDBL_12_3_0;
  wire WB_RST_FPGA_QMUX_BL3_0_CANDBL_15_3_0;
  wire WB_RST_FPGA_QMUX_BL3_0_CANDBL_10_3_0;
  wire WB_RST_FPGA_QMUX_BR3_0_CANDBR_20_3_0;
  wire WB_RST_FPGA_QMUX_BR3_0_CANDBR_24_3_0;
  wire WB_RST_FPGA_QMUX_BR3_0_CANDBR_19_3_0;
  wire WB_RST_FPGA_QMUX_BR3_0_CANDBR_26_3_0;
  wire WB_RST_FPGA_QMUX_BR3_0_CANDBR_29_3_0;
  wire WB_RST_FPGA_QMUX_BR3_0;
  wire WB_RST_FPGA_QMUX_BL3_0;
  wire Sys_Clk1_Rst_GMUX_2_0;
  wire reset_QMUX_TR2_0_CANDTR_21_2_0;
  wire reset_QMUX_TR2_0_CANDTR_17_2_0;
  wire reset_QMUX_TR2_0_CANDTR_18_2_0;
  wire reset_QMUX_TR2_0_CANDTR_23_2_0;
  wire reset_QMUX_TR2_0_CANDTR_22_2_0;
  wire reset_QMUX_TR2_0_CANDTR_24_2_0;
  wire reset_QMUX_TR2_0_CANDTR_29_2_0;
  wire reset_QMUX_TR2_0_CANDTR_30_2_0;
  wire reset_QMUX_TR2_0_CANDTR_31_2_0;
  wire reset_QMUX_TR2_0_CANDTR_19_2_0;
  wire reset_QMUX_TR2_0_CANDTR_28_2_0;
  wire reset_QMUX_TR2_0_CANDTR_25_2_0;
  wire reset_QMUX_TR2_0_CANDTR_26_2_0;
  wire reset_QMUX_TR2_0_CANDTR_27_2_0;
  wire reset_QMUX_TR2_0_CANDTR_33_2_0;
  wire reset_QMUX_BR2_0_CANDBR_27_2_0;
  wire reset_QMUX_BR2_0_CANDBR_21_2_0;
  wire reset_QMUX_BR2_0_CANDBR_26_2_0;
  wire reset_QMUX_BR2_0_CANDBR_25_2_0;
  wire reset_QMUX_BR2_0_CANDBR_19_2_0;
  wire reset_QMUX_BR2_0_CANDBR_18_2_0;
  wire reset_QMUX_BR2_0_CANDBR_28_2_0;
  wire reset_QMUX_BR2_0_CANDBR_24_2_0;
  wire reset_QMUX_BR2_0_CANDBR_29_2_0;
  wire reset_QMUX_BR2_0_CANDBR_23_2_0;
  wire reset_QMUX_BR2_0_CANDBR_22_2_0;
  wire reset_QMUX_BR2_0_CANDBR_20_2_0;
  wire reset_CANDTL_9_2_0;
  wire reset_CANDTL_10_2_0;
  wire reset_CANDTL_11_2_0;
  wire reset_CANDTL_12_2_0;
  wire reset_CANDTL_13_2_0;
  wire reset_CANDTL_14_2_0;
  wire reset_CANDTL_15_2_0;
  wire reset_CANDTL_16_2_0;
  wire reset_QMUX_BL2_0_CANDBL_11_2_0;
  wire reset_QMUX_BL2_0_CANDBL_10_2_0;
  wire reset_QMUX_BL2_0_CANDBL_13_2_0;
  wire reset_QMUX_BL2_0_CANDBL_9_2_0;
  wire reset_QMUX_BL2_0_CANDBL_5_2_0;
  wire reset_QMUX_BL2_0_CANDBL_6_2_0;
  wire reset_QMUX_BL2_0_CANDBL_8_2_0;
  wire reset_QMUX_BL2_0_CANDBL_15_2_0;
  wire reset_QMUX_BL2_0_CANDBL_12_2_0;
  wire reset_QMUX_BL2_0;
  wire reset_QMUX_BR2_0;
  wire reset_QMUX_TR2_0;
  wire nx26903z1_GMUX_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_11_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_12_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0;
  wire clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_23_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0;
  wire clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_21_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0;
  wire clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0;
  wire clk_48mhz_CANDTL_12_1_0;
  wire clk_48mhz_CANDTL_14_1_0;
  wire clk_48mhz_CANDTL_15_1_0;
  wire clk_48mhz_CANDTL_13_1_0;
  wire clk_48mhz_CANDTL_9_1_0;
  wire clk_48mhz_CANDTL_11_1_0;
  wire clk_48mhz_CANDTL_10_1_0;
  wire clk_48mhz_CANDTL_16_1_0;
  wire clk_48mhz_CANDTL_8_1_0;
  wire clk_48mhz_QMUX_TR1_0;
  wire clk_48mhz_QMUX_BR1_0;
  wire clk_48mhz_QMUX_BL1_0;
  wire Sys_Clk0_GMUX_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_27_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_22_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_28_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_23_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_30_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_32_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_31_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_21_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_25_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_24_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_19_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_26_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_29_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_18_0_0;
  wire WB_CLK_QMUX_BR0_0_CANDBR_20_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_16_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_14_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_9_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_5_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_6_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_7_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_8_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_13_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_12_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_15_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_10_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_11_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_2_0_0;
  wire WB_CLK_QMUX_BL0_0_CANDBL_4_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_19_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_24_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_21_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_20_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_18_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_17_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_22_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_23_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_28_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_29_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_30_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_31_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_27_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_25_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_26_0_0;
  wire WB_CLK_QMUX_TR0_0_CANDTR_33_0_0;
  wire WB_CLK_CANDTL_4_0_0;
  wire WB_CLK_CANDTL_6_0_0;
  wire WB_CLK_CANDTL_5_0_0;
  wire WB_CLK_CANDTL_7_0_0;
  wire WB_CLK_CANDTL_8_0_0;
  wire WB_CLK_CANDTL_1_0_0;
  wire WB_CLK_CANDTL_2_0_0;
  wire WB_CLK_CANDTL_9_0_0;
  wire WB_CLK_CANDTL_10_0_0;
  wire WB_CLK_CANDTL_11_0_0;
  wire WB_CLK_CANDTL_12_0_0;
  wire WB_CLK_CANDTL_13_0_0;
  wire WB_CLK_CANDTL_14_0_0;
  wire WB_CLK_CANDTL_15_0_0;
  wire WB_CLK_CANDTL_16_0_0;
  wire WB_CLK_QMUX_TR0_0;
  wire WB_CLK_QMUX_BL0_0;
  wire WB_CLK_QMUX_BR0_0;
  wire \u_AL4S3B_FPGA_IP.usb_tx_en_LRINV104 ;
  wire NET_LR103;
  wire NET_LR102;
  wire NET_LR101;
  wire NET_LR100;
  wire NET_LR99;
  wire NET_LR98;
  wire NET_LR97;
  wire NET_LR96;
  wire NET_LR95;
  wire NET_LR94;
  wire NET_LR93;
  wire NET_LR92;
  wire NET_LR91;
  wire NET_LR90;
  wire NET_LR89;
  wire NET_LR88;
  wire NET_LR87;
  wire NET_LR86;
  wire NET_LR85;
  wire NET_LR84;
  wire NET_LR83;
  wire NET_LR82;
  wire NET_LR81;
  wire NET_LR80;
  wire NET_LR79;
  wire NET_LR78;
  wire NET_LR77;
  wire NET_LR76;
  wire NET_LR75;
  wire NET_LR74;
  wire NET_LR73;
  wire NET_LR72;
  wire NET_LR70;
  wire NET_LR69;
  wire NET_LR68;
  wire NET_LR67;
  wire NET_LR66;
  wire NET_LR65;
  wire NET_LR64;
  wire NET_LR63;
  wire NET_LR62;
  wire NET_LR61;
  wire NET_LR60;
  wire NET_LR59;
  wire NET_LR58;
  wire NET_LR57;
  wire NET_LR56;
  wire NET_LR55;
  wire NET_LR54;
  wire NET_LR53;
  wire NET_LR52;
  wire \FB_msg_out[0]_InterfaceIn ;
  wire WB_CLK_InterfaceIn;
  wire WBs_ACK_InterfaceIn;
  wire \WBs_RD_DAT[31]_InterfaceIn ;
  wire \WBs_RD_DAT[30]_InterfaceIn ;
  wire \WBs_RD_DAT[29]_InterfaceIn ;
  wire \WBs_RD_DAT[28]_InterfaceIn ;
  wire \WBs_RD_DAT[27]_InterfaceIn ;
  wire \WBs_RD_DAT[26]_InterfaceIn ;
  wire \WBs_RD_DAT[25]_InterfaceIn ;
  wire \WBs_RD_DAT[23]_InterfaceIn ;
  wire \WBs_RD_DAT[22]_InterfaceIn ;
  wire \WBs_RD_DAT[21]_InterfaceIn ;
  wire \WBs_RD_DAT[20]_InterfaceIn ;
  wire \WBs_RD_DAT[19]_InterfaceIn ;
  wire \WBs_RD_DAT[18]_InterfaceIn ;
  wire \WBs_RD_DAT[17]_InterfaceIn ;
  wire \WBs_RD_DAT[16]_InterfaceIn ;
  wire \WBs_RD_DAT[15]_InterfaceIn ;
  wire \WBs_RD_DAT[14]_InterfaceIn ;
  wire \WBs_RD_DAT[13]_InterfaceIn ;
  wire \WBs_RD_DAT[12]_InterfaceIn ;
  wire \WBs_RD_DAT[11]_InterfaceIn ;
  wire \WBs_RD_DAT[10]_InterfaceIn ;
  wire \WBs_RD_DAT[9]_InterfaceIn ;
  wire \WBs_RD_DAT[8]_InterfaceIn ;
  wire \WBs_RD_DAT[7]_InterfaceIn ;
  wire \WBs_RD_DAT[6]_InterfaceIn ;
  wire \WBs_RD_DAT[5]_InterfaceIn ;
  wire \WBs_RD_DAT[4]_InterfaceIn ;
  wire \WBs_RD_DAT[3]_InterfaceIn ;
  wire \WBs_RD_DAT[2]_InterfaceIn ;
  wire \WBs_RD_DAT[1]_InterfaceIn ;
  wire \WBs_RD_DAT[0]_InterfaceIn ;
  wire Sys_Clk0_InterfaceOut;
  wire Sys_Clk0_Rst_InterfaceOut;
  wire Sys_Clk1_InterfaceOut;
  wire Sys_Clk1_Rst_InterfaceOut;
  wire WB_RST_InterfaceOut;
  wire \WBs_ADR[16]_InterfaceOut ;
  wire \WBs_ADR[15]_InterfaceOut ;
  wire \WBs_ADR[14]_InterfaceOut ;
  wire \WBs_ADR[13]_InterfaceOut ;
  wire \WBs_ADR[12]_InterfaceOut ;
  wire \WBs_ADR[11]_InterfaceOut ;
  wire \WBs_ADR[8]_InterfaceOut ;
  wire \WBs_ADR[7]_InterfaceOut ;
  wire \WBs_ADR[6]_InterfaceOut ;
  wire \WBs_ADR[5]_InterfaceOut ;
  wire \WBs_ADR[4]_InterfaceOut ;
  wire \WBs_ADR[3]_InterfaceOut ;
  wire \WBs_ADR[2]_InterfaceOut ;
  wire \WBs_BYTE_STB[1]_InterfaceOut ;
  wire \WBs_BYTE_STB[0]_InterfaceOut ;
  wire WBs_CYC_InterfaceOut;
  wire WBs_STB_InterfaceOut;
  wire WBs_WE_InterfaceOut;
  wire \WBs_WR_DAT[15]_InterfaceOut ;
  wire \WBs_WR_DAT[14]_InterfaceOut ;
  wire \WBs_WR_DAT[13]_InterfaceOut ;
  wire \WBs_WR_DAT[12]_InterfaceOut ;
  wire \WBs_WR_DAT[11]_InterfaceOut ;
  wire \WBs_WR_DAT[10]_InterfaceOut ;
  wire \WBs_WR_DAT[9]_InterfaceOut ;
  wire \WBs_WR_DAT[8]_InterfaceOut ;
  wire \WBs_WR_DAT[7]_InterfaceOut ;
  wire \WBs_WR_DAT[6]_InterfaceOut ;
  wire \WBs_WR_DAT[5]_InterfaceOut ;
  wire \WBs_WR_DAT[4]_InterfaceOut ;
  wire \WBs_WR_DAT[3]_InterfaceOut ;
  wire \WBs_WR_DAT[2]_InterfaceOut ;
  wire \WBs_WR_DAT[1]_InterfaceOut ;
  wire \WBs_WR_DAT[0]_InterfaceOut ;
  wire nx37854z1;
  wire nx24538z1;
  wire nx26903z2;
  wire nx26903z1;
  wire i1;
  wire clk_switch_0_dff_clk1n;
  wire clk_switch_0_dff_clk1p;
  wire clk_switch_0_dff_clk0n;
  wire clk_switch_0_dff_clk0p;
  wire Bff;
  wire Aff;
  wire clk_sel;
  wire Interrupt_o;
  wire reset;
  wire clk_48mhz;
  wire WB_RST_FPGA;
  wire WB_RST;
  wire WBs_ACK;
  wire \WBs_WR_DAT[0] ;
  wire \WBs_WR_DAT[1] ;
  wire \WBs_WR_DAT[2] ;
  wire \WBs_WR_DAT[3] ;
  wire \WBs_WR_DAT[4] ;
  wire \WBs_WR_DAT[5] ;
  wire \WBs_WR_DAT[6] ;
  wire \WBs_WR_DAT[7] ;
  wire \WBs_WR_DAT[8] ;
  wire \WBs_WR_DAT[9] ;
  wire \WBs_WR_DAT[10] ;
  wire \WBs_WR_DAT[11] ;
  wire \WBs_WR_DAT[12] ;
  wire \WBs_WR_DAT[13] ;
  wire \WBs_WR_DAT[14] ;
  wire \WBs_WR_DAT[15] ;
  wire \WBs_RD_DAT[0] ;
  wire \WBs_RD_DAT[1] ;
  wire \WBs_RD_DAT[2] ;
  wire \WBs_RD_DAT[3] ;
  wire \WBs_RD_DAT[4] ;
  wire \WBs_RD_DAT[5] ;
  wire \WBs_RD_DAT[6] ;
  wire \WBs_RD_DAT[7] ;
  wire \WBs_RD_DAT[8] ;
  wire \WBs_RD_DAT[9] ;
  wire \WBs_RD_DAT[10] ;
  wire \WBs_RD_DAT[11] ;
  wire \WBs_RD_DAT[12] ;
  wire \WBs_RD_DAT[13] ;
  wire \WBs_RD_DAT[14] ;
  wire \WBs_RD_DAT[15] ;
  wire \WBs_RD_DAT[26] ;
  wire \WBs_RD_DAT[29] ;
  wire WBs_STB;
  wire WBs_WE;
  wire \WBs_BYTE_STB[0] ;
  wire \WBs_BYTE_STB[1] ;
  wire WBs_CYC;
  wire \WBs_ADR[2] ;
  wire \WBs_ADR[3] ;
  wire \WBs_ADR[4] ;
  wire \WBs_ADR[5] ;
  wire \WBs_ADR[6] ;
  wire \WBs_ADR[7] ;
  wire \WBs_ADR[8] ;
  wire \WBs_ADR[11] ;
  wire \WBs_ADR[12] ;
  wire \WBs_ADR[13] ;
  wire \WBs_ADR[14] ;
  wire \WBs_ADR[15] ;
  wire \WBs_ADR[16] ;
  wire Sys_Clk1_Rst;
  wire Sys_Clk1;
  wire Sys_Clk0_Rst;
  wire Sys_Clk0;
  wire WB_CLK;
  wire accel_intn_o_dup_0;
  wire \clk_switch_0_reg_dff_clk1p.N_11 ;
  wire \u_AL4S3B_FPGA_IP.nx23303z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z2 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23303z2 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z1 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z2 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z3 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z4 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z5 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z6 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z7 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z9 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z10 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z11 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z12 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z13 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z15 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z16 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z3 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z4 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z5 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z6 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z7 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z9 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z10 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z11 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z12 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z13 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z14 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z15 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z16 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z17 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z18 ;
  wire \u_AL4S3B_FPGA_IP.nx3346z6 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z101 ;
  wire \u_AL4S3B_FPGA_IP.nx57323z2 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z5 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z102 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z70 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z71 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z13 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z5 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z6 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z7 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z8 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z9 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z10 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z11 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z12 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z13 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z14 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z15 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z4 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z5 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z6 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z7 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z16 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z17 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z14 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z15 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z16 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z19 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z20 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z21 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z23 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z24 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z25 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z9 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z72 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z73 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z75 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z104 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z105-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z107 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z108 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z142-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z144 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z145 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z146-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z174 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z175 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z202-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z204 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z205 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z222-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z224 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z225 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z255-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z257 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z258 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z278-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z280 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z281 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z293-INV ;
  wire \u_AL4S3B_FPGA_IP.nx38847z330 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z331 ;
  wire \u_AL4S3B_FPGA_IP.nx64008z3 ;
  wire \u_AL4S3B_FPGA_IP.nx64008z4 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z3 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z7 ;
  wire \u_AL4S3B_FPGA_IP.nx27429z6 ;
  wire \u_AL4S3B_FPGA_IP.nx63011z5 ;
  wire \u_AL4S3B_FPGA_IP.nx24438z3 ;
  wire \u_AL4S3B_FPGA_IP.nx24438z4 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z10 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z10 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z11 ;
  wire \u_AL4S3B_FPGA_IP.nx19071z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z7 ;
  wire \u_AL4S3B_FPGA_IP.nx38891z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38891z4 ;
  wire \u_AL4S3B_FPGA_IP.nx38891z5 ;
  wire \u_AL4S3B_FPGA_IP.nx35480z1 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z3 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z4 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z5 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z3 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z8 ;
  wire \u_AL4S3B_FPGA_IP.nx46183z2 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z6 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z8 ;
  wire \u_AL4S3B_FPGA_IP.nx33486z1 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z5 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z1 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z4 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z5 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z7 ;
  wire \u_AL4S3B_FPGA_IP.nx55992z1 ;
  wire \u_AL4S3B_FPGA_IP.nx16470z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41738z2 ;
  wire \u_AL4S3B_FPGA_IP.nx65055z3 ;
  wire \u_AL4S3B_FPGA_IP.nx18074z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z4 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z5 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z7 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z10 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z12 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z13 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z5 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z6 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z7 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z9 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z14 ;
  wire \u_AL4S3B_FPGA_IP.nx18074z3 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z16 ;
  wire \u_AL4S3B_FPGA_IP.nx27429z4 ;
  wire \u_AL4S3B_FPGA_IP.nx27429z5 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z6 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z2 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z3 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z4 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z11 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z12-INV ;
  wire \u_AL4S3B_FPGA_IP.nx40650z13 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z14 ;
  wire \u_AL4S3B_FPGA_IP.nx13936z3 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z2 ;
  wire \u_AL4S3B_FPGA_IP.nx38464z3 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z9 ;
  wire \u_AL4S3B_FPGA_IP.nx13936z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z2 ;
  wire \u_AL4S3B_FPGA_IP.nx11785z2 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z3 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z4 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z5 ;
  wire \u_AL4S3B_FPGA_IP.nx12939z8 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z2 ;
  wire \u_AL4S3B_FPGA_IP.nx10788z6 ;
  wire \u_AL4S3B_FPGA_IP.nx11785z3 ;
  wire \u_AL4S3B_FPGA_IP.nx11785z4 ;
  wire \u_AL4S3B_FPGA_IP.nx11785z5 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z2 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z3 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z4 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z18 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z7 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z3 ;
  wire \u_AL4S3B_FPGA_IP.nx3346z3 ;
  wire \u_AL4S3B_FPGA_IP.nx3346z4 ;
  wire \u_AL4S3B_FPGA_IP.nx3346z5 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z3 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z8 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z9 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z10-INV ;
  wire \u_AL4S3B_FPGA_IP.nx16978z4 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z6 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z7 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z8 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z9 ;
  wire \u_AL4S3B_FPGA_IP.nx16978z11 ;
  wire \u_AL4S3B_FPGA_IP.nx15981z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53693z3 ;
  wire \u_AL4S3B_FPGA_IP.nx54690z3 ;
  wire \u_AL4S3B_FPGA_IP.nx54690z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58828z2-INV ;
  wire \u_AL4S3B_FPGA_IP.nx59825z3 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z4 ;
  wire \u_AL4S3B_FPGA_IP.nx59825z4 ;
  wire \u_AL4S3B_FPGA_IP.nx58828z3 ;
  wire \u_AL4S3B_FPGA_IP.nx59825z5 ;
  wire \u_AL4S3B_FPGA_IP.nx59825z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43742z2 ;
  wire \u_AL4S3B_FPGA_IP.nx29106z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z6 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z5 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z3 ;
  wire \u_AL4S3B_FPGA_IP.nx44739z5 ;
  wire \u_AL4S3B_FPGA_IP.nx18953z1 ;
  wire \u_AL4S3B_FPGA_IP.nx18953z2 ;
  wire \u_AL4S3B_FPGA_IP.nx18953z3 ;
  wire \u_AL4S3B_FPGA_IP.nx18953z4 ;
  wire \u_AL4S3B_FPGA_IP.nx18953z5 ;
  wire \u_AL4S3B_FPGA_IP.nx18953z6 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z5 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z6 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z11 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z10 ;
  wire \u_AL4S3B_FPGA_IP.nx39330z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43318z3 ;
  wire \u_AL4S3B_FPGA_IP.nx27429z2 ;
  wire \u_AL4S3B_FPGA_IP.nx27429z3 ;
  wire \u_AL4S3B_FPGA_IP.nx51861z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51861z3 ;
  wire \u_AL4S3B_FPGA_IP.nx51861z4 ;
  wire \u_AL4S3B_FPGA_IP.nx26851z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z4 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z5 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z6 ;
  wire \u_AL4S3B_FPGA_IP.nx53855z2 ;
  wire \u_AL4S3B_FPGA_IP.nx28845z5 ;
  wire \u_AL4S3B_FPGA_IP.nx28845z6 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z7 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z8 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z9 ;
  wire \u_AL4S3B_FPGA_IP.nx28845z9 ;
  wire \u_AL4S3B_FPGA_IP.nx9848z3 ;
  wire \u_AL4S3B_FPGA_IP.nx9848z4 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z3-INV ;
  wire \u_AL4S3B_FPGA_IP.nx47180z6 ;
  wire \u_AL4S3B_FPGA_IP.nx25060z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25060z3 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z2 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z3 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z4 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z5 ;
  wire \u_AL4S3B_FPGA_IP.nx65472z1 ;
  wire \u_AL4S3B_FPGA_IP.nx44724z2 ;
  wire \u_AL4S3B_FPGA_IP.nx15339z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57323z1 ;
  wire \u_AL4S3B_FPGA_IP.nx58320z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z3 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60314z3 ;
  wire \u_AL4S3B_FPGA_IP.nx58320z3 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z4 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z3 ;
  wire \u_AL4S3B_FPGA_IP.nx58320z1 ;
  wire \u_AL4S3B_FPGA_IP.nx58320z4 ;
  wire \u_AL4S3B_FPGA_IP.nx910z2 ;
  wire \u_AL4S3B_FPGA_IP.nx59317z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60314z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60314z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z1 ;
  wire \u_AL4S3B_FPGA_IP.nx62308z1 ;
  wire \u_AL4S3B_FPGA_IP.nx51377z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51377z3 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z3 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z4 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z6 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z3 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z4 ;
  wire \u_AL4S3B_FPGA_IP.nx52374z2 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z2 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z3 ;
  wire \u_AL4S3B_FPGA_IP.nx43318z6 ;
  wire \u_AL4S3B_FPGA_IP.nx43318z7 ;
  wire \u_AL4S3B_FPGA_IP.nx417z3 ;
  wire \u_AL4S3B_FPGA_IP.nx1414z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43318z4 ;
  wire \u_AL4S3B_FPGA_IP.nx2411z2 ;
  wire \u_AL4S3B_FPGA_IP.nx37336z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43754z2-INV ;
  wire \u_AL4S3B_FPGA_IP.nx58260z3 ;
  wire \u_AL4S3B_FPGA_IP.nx58260z4 ;
  wire \u_AL4S3B_FPGA_IP.nx58260z5 ;
  wire \u_AL4S3B_FPGA_IP.nx58260z6 ;
  wire \u_AL4S3B_FPGA_IP.nx58260z7-INV ;
  wire \u_AL4S3B_FPGA_IP.nx58260z8 ;
  wire \u_AL4S3B_FPGA_IP.nx58260z11 ;
  wire \u_AL4S3B_FPGA_IP.nx58260z12 ;
  wire \u_AL4S3B_FPGA_IP.nx43754z3 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z4 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z8 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44724z5 ;
  wire \u_AL4S3B_FPGA_IP.nx35486z2 ;
  wire \u_AL4S3B_FPGA_IP.nx35486z3 ;
  wire \u_AL4S3B_FPGA_IP.nx35486z4 ;
  wire \u_AL4S3B_FPGA_IP.nx34489z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34489z3 ;
  wire \u_AL4S3B_FPGA_IP.nx34489z4 ;
  wire \u_AL4S3B_FPGA_IP.nx33492z2 ;
  wire \u_AL4S3B_FPGA_IP.nx33492z3 ;
  wire \u_AL4S3B_FPGA_IP.nx33492z4 ;
  wire \u_AL4S3B_FPGA_IP.nx32495z2 ;
  wire \u_AL4S3B_FPGA_IP.nx32495z3 ;
  wire \u_AL4S3B_FPGA_IP.nx32495z4 ;
  wire \u_AL4S3B_FPGA_IP.nx31498z2 ;
  wire \u_AL4S3B_FPGA_IP.nx31498z3 ;
  wire \u_AL4S3B_FPGA_IP.nx31498z4 ;
  wire \u_AL4S3B_FPGA_IP.nx30501z2 ;
  wire \u_AL4S3B_FPGA_IP.nx30501z3 ;
  wire \u_AL4S3B_FPGA_IP.nx30501z4 ;
  wire \u_AL4S3B_FPGA_IP.nx62014z2 ;
  wire \u_AL4S3B_FPGA_IP.nx62014z4 ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ;
  wire \u_AL4S3B_FPGA_IP.nx2674z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2674z4 ;
  wire \u_AL4S3B_FPGA_IP.nx1677z1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ;
  wire \u_AL4S3B_FPGA_IP.nx53251z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50260z1 ;
  wire \u_AL4S3B_FPGA_IP.nx48266z1 ;
  wire \u_AL4S3B_FPGA_IP.nx46272z1 ;
  wire \u_AL4S3B_FPGA_IP.nx26091z1 ;
  wire \u_AL4S3B_FPGA_IP.nx25094z1 ;
  wire \u_AL4S3B_FPGA_IP.nx24097z1 ;
  wire \u_AL4S3B_FPGA_IP.nx22103z1 ;
  wire \u_AL4S3B_FPGA_IP.nx20109z1 ;
  wire \u_AL4S3B_FPGA_IP.nx19112z1 ;
  wire \u_AL4S3B_FPGA_IP.nx17118z1 ;
  wire \u_AL4S3B_FPGA_IP.nx35342z1 ;
  wire \u_AL4S3B_FPGA_IP.nx35342z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61182z1 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z2 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z3 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z4 ;
  wire \u_AL4S3B_FPGA_IP.nx7185z5 ;
  wire \u_AL4S3B_FPGA_IP.nx19026z2 ;
  wire \u_AL4S3B_FPGA_IP.nx19026z3 ;
  wire \u_AL4S3B_FPGA_IP.nx19026z4 ;
  wire \u_AL4S3B_FPGA_IP.nx3346z1 ;
  wire \u_AL4S3B_FPGA_IP.nx3346z2 ;
  wire \u_AL4S3B_FPGA_IP.nx34721z1 ;
  wire \u_AL4S3B_FPGA_IP.nx40349z1 ;
  wire \u_AL4S3B_FPGA_IP.nx63287z2 ;
  wire \u_AL4S3B_FPGA_IP.nx50862z3 ;
  wire \u_AL4S3B_FPGA_IP.nx35307z1 ;
  wire \u_AL4S3B_FPGA_IP.nx35307z2 ;
  wire \u_AL4S3B_FPGA_IP.nx581z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50862z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56994z1 ;
  wire \u_AL4S3B_FPGA_IP.nx45727z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50862z1 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z2 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z3 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z5 ;
  wire \u_AL4S3B_FPGA_IP.nx50360z5 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z3 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z4 ;
  wire \u_AL4S3B_FPGA_IP.nx52354z6 ;
  wire \u_AL4S3B_FPGA_IP.nx9717z1 ;
  wire \u_AL4S3B_FPGA_IP.nx9848z2 ;
  wire \u_AL4S3B_FPGA_IP.nx28845z3 ;
  wire \u_AL4S3B_FPGA_IP.nx13836z2 ;
  wire \u_AL4S3B_FPGA_IP.nx13836z3 ;
  wire \u_AL4S3B_FPGA_IP.nx13836z4 ;
  wire \u_AL4S3B_FPGA_IP.nx28845z10 ;
  wire \u_AL4S3B_FPGA_IP.nx28845z4 ;
  wire \u_AL4S3B_FPGA_IP.nx13836z5 ;
  wire \u_AL4S3B_FPGA_IP.nx12839z1 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z2 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z4 ;
  wire \u_AL4S3B_FPGA_IP.nx11842z5 ;
  wire \u_AL4S3B_FPGA_IP.nx9848z7 ;
  wire \u_AL4S3B_FPGA_IP.nx9848z6 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z4 ;
  wire \u_AL4S3B_FPGA_IP.nx24558z1 ;
  wire \u_AL4S3B_FPGA_IP.nx49035z1 ;
  wire \u_AL4S3B_FPGA_IP.nx46283z1 ;
  wire \u_AL4S3B_FPGA_IP.nx2912z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52499z1 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z3 ;
  wire \u_AL4S3B_FPGA_IP.nx41071z1 ;
  wire \u_AL4S3B_FPGA_IP.nx28845z2 ;
  wire \u_AL4S3B_FPGA_IP.nx26851z2 ;
  wire \u_AL4S3B_FPGA_IP.nx26851z4 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z2 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z3 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z4 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z5 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z6 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z7 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z8 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z9 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z10 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z11 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z12 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z13 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z14 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z15 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z16 ;
  wire \u_AL4S3B_FPGA_IP.nx50970z18 ;
  wire \u_AL4S3B_FPGA_IP.nx19492z2 ;
  wire \u_AL4S3B_FPGA_IP.nx22483z3 ;
  wire \u_AL4S3B_FPGA_IP.nx22483z4 ;
  wire \u_AL4S3B_FPGA_IP.nx26471z4 ;
  wire \u_AL4S3B_FPGA_IP.nx43754z7 ;
  wire \u_AL4S3B_FPGA_IP.nx43754z8 ;
  wire \u_AL4S3B_FPGA_IP.nx43754z9 ;
  wire \u_AL4S3B_FPGA_IP.nx19492z3-INV ;
  wire \u_AL4S3B_FPGA_IP.nx20489z2 ;
  wire \u_AL4S3B_FPGA_IP.nx20489z3 ;
  wire \u_AL4S3B_FPGA_IP.nx21486z2 ;
  wire \u_AL4S3B_FPGA_IP.nx21486z3 ;
  wire \u_AL4S3B_FPGA_IP.nx22483z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36775z3 ;
  wire \u_AL4S3B_FPGA_IP.nx23480z2 ;
  wire \u_AL4S3B_FPGA_IP.nx23480z3 ;
  wire \u_AL4S3B_FPGA_IP.nx24477z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25474z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25474z3 ;
  wire \u_AL4S3B_FPGA_IP.nx28465z3 ;
  wire \u_AL4S3B_FPGA_IP.nx25474z4 ;
  wire \u_AL4S3B_FPGA_IP.nx26471z2 ;
  wire \u_AL4S3B_FPGA_IP.nx26471z3 ;
  wire \u_AL4S3B_FPGA_IP.nx27468z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43754z5 ;
  wire \u_AL4S3B_FPGA_IP.nx28465z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44751z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43754z6 ;
  wire \u_AL4S3B_FPGA_IP.nx42757z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41760z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41760z3 ;
  wire \u_AL4S3B_FPGA_IP.nx40763z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39766z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39766z3 ;
  wire \u_AL4S3B_FPGA_IP.nx38769z2 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z18 ;
  wire \u_AL4S3B_FPGA_IP.nx37772z19 ;
  wire \u_AL4S3B_FPGA_IP.nx36775z2 ;
  wire \u_AL4S3B_FPGA_IP.nx35778z2 ;
  wire \u_AL4S3B_FPGA_IP.nx64284z2 ;
  wire \u_AL4S3B_FPGA_IP.nx742z1 ;
  wire \u_AL4S3B_FPGA_IP.nx30420z2 ;
  wire \u_AL4S3B_FPGA_IP.nx28426z2 ;
  wire \u_AL4S3B_FPGA_IP.nx28426z3 ;
  wire \u_AL4S3B_FPGA_IP.nx24438z2 ;
  wire \u_AL4S3B_FPGA_IP.nx30420z3 ;
  wire \u_AL4S3B_FPGA_IP.nx28426z4 ;
  wire \u_AL4S3B_FPGA_IP.nx26432z2 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z15 ;
  wire \u_AL4S3B_FPGA_IP.nx38656z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39653z3 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z18 ;
  wire \u_AL4S3B_FPGA_IP.nx40650z17 ;
  wire \u_AL4S3B_FPGA_IP.nx41647z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43449z2 ;
  wire \u_AL4S3B_FPGA_IP.nx42452z3 ;
  wire \u_AL4S3B_FPGA_IP.nx41455z3 ;
  wire \u_AL4S3B_FPGA_IP.nx41455z2 ;
  wire \u_AL4S3B_FPGA_IP.nx40458z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44856z2 ;
  wire \u_AL4S3B_FPGA_IP.nx44856z3 ;
  wire \u_AL4S3B_FPGA_IP.nx39871z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39871z3 ;
  wire \u_AL4S3B_FPGA_IP.nx43859z2 ;
  wire \u_AL4S3B_FPGA_IP.nx41865z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39871z1 ;
  wire \u_AL4S3B_FPGA_IP.nx61425z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61425z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57437z2 ;
  wire \u_AL4S3B_FPGA_IP.nx60428z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58434z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56440z1 ;
  wire \u_AL4S3B_FPGA_IP.nx53078z2 ;
  wire \u_AL4S3B_FPGA_IP.nx53078z3 ;
  wire \u_AL4S3B_FPGA_IP.nx57066z2 ;
  wire \u_AL4S3B_FPGA_IP.nx54075z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56069z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58063z1 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z18 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z19 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z20 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z21 ;
  wire \u_AL4S3B_FPGA_IP.nx8156z22 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z69 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z106 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z143 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z173 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z203 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z223 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z256 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z279 ;
  wire \u_AL4S3B_FPGA_IP.nx2912z1 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z6 ;
  wire \u_AL4S3B_FPGA_IP.nx880z1 ;
  wire \u_AL4S3B_FPGA_IP.nx36483z6 ;
  wire \u_AL4S3B_FPGA_IP.nx29504z9 ;
  wire \u_AL4S3B_FPGA_IP.nx38077z1 ;
  wire \u_AL4S3B_FPGA_IP.nx38077z2 ;
  wire \u_AL4S3B_FPGA_IP.nx56989z1-INV ;
  wire \u_AL4S3B_FPGA_IP.nx35480z2 ;
  wire \u_AL4S3B_FPGA_IP.nx62269z1 ;
  wire \u_AL4S3B_FPGA_IP.nx65055z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25895z1 ;
  wire \u_AL4S3B_FPGA_IP.nx43779z1 ;
  wire \u_AL4S3B_FPGA_IP.nx63061z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41420z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41324z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51861z1 ;
  wire \u_AL4S3B_FPGA_IP.nx47180z7 ;
  wire \u_AL4S3B_FPGA_IP.nx64008z7 ;
  wire \u_AL4S3B_FPGA_IP.nx25060z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41738z1 ;
  wire \u_AL4S3B_FPGA_IP.nx11272z1 ;
  wire \u_AL4S3B_FPGA_IP.nx37238z1 ;
  wire \u_AL4S3B_FPGA_IP.nx29002z1 ;
  wire \u_AL4S3B_FPGA_IP.nx10060z2 ;
  wire \u_AL4S3B_FPGA_IP.nx36442z2 ;
  wire \u_AL4S3B_FPGA_IP.nx61311z2 ;
  wire \u_AL4S3B_FPGA_IP.nx910z1 ;
  wire \u_AL4S3B_FPGA_IP.nx56362z1 ;
  wire \u_AL4S3B_FPGA_IP.nx51377z1 ;
  wire \u_AL4S3B_FPGA_IP.nx60500z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z2 ;
  wire \u_AL4S3B_FPGA_IP.nx52374z1 ;
  wire \u_AL4S3B_FPGA_IP.nx64638z1 ;
  wire \u_AL4S3B_FPGA_IP.nx53371z1 ;
  wire \u_AL4S3B_FPGA_IP.nx54368z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55365z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55174z1-INV ;
  wire \u_AL4S3B_FPGA_IP.nx56171z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55174z2 ;
  wire \u_AL4S3B_FPGA_IP.nx57168z1 ;
  wire \u_AL4S3B_FPGA_IP.nx43318z2 ;
  wire \u_AL4S3B_FPGA_IP.nx58260z2 ;
  wire \u_AL4S3B_FPGA_IP.nx51357z2 ;
  wire \u_AL4S3B_FPGA_IP.nx46183z1 ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ;
  wire \u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ;
  wire \u_AL4S3B_FPGA_IP.nx44315z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55632z1 ;
  wire \u_AL4S3B_FPGA_IP.nx55632z2 ;
  wire \u_AL4S3B_FPGA_IP.nx25832z1 ;
  wire \u_AL4S3B_FPGA_IP.nx41403z1 ;
  wire \u_AL4S3B_FPGA_IP.nx7272z4 ;
  wire \u_AL4S3B_FPGA_IP.nx8269z4 ;
  wire \u_AL4S3B_FPGA_IP.nx12455z2 ;
  wire \u_AL4S3B_FPGA_IP.nx742z2 ;
  wire \u_AL4S3B_FPGA_IP.nx21961z2 ;
  wire \u_AL4S3B_FPGA_IP.nx21961z1 ;
  wire \u_AL4S3B_FPGA_IP.nx43641z2 ;
  wire \u_AL4S3B_FPGA_IP.nx39461z3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ;
  wire \u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ;
  wire \u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_line_state_2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_reset ;
  wire \u_AL4S3B_FPGA_IP.nx48976z1 ;
  wire \u_AL4S3B_FPGA_IP.nx49973z1 ;
  wire \u_AL4S3B_FPGA_IP.nx16959z1 ;
  wire \u_AL4S3B_FPGA_IP.nx17956z1 ;
  wire \u_AL4S3B_FPGA_IP.nx31525z1 ;
  wire \u_AL4S3B_FPGA_IP.nx65502z1 ;
  wire \u_AL4S3B_FPGA_IP.nx6179z1 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z284 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z286 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z288 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z265 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z268 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z274 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z228 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z232 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z239 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z244 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z245 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z251 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z206 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z207 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z215 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z217 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z178 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z187 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z188 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z194 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z196 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z199 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z147 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z154 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z151 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z158 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z149 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z164 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z166 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z168 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z109 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z114 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z119 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z120 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z124 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z126 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z129 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z136 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z137 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z83 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z95 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z96 ;
  wire \u_AL4S3B_FPGA_IP.nx38847z100 ;
  wire \u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ;
  wire \u_AL4S3B_FPGA_IP.nx63011z2 ;
  wire \u_AL4S3B_FPGA_IP.nx43742z3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WE_Int_0n0s9[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_rollback_in_xfr ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ;
  wire \u_AL4S3B_FPGA_IP.nx61311z4 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_payload ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bitstuff_qqqq ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_48 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data_get ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data_put ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_start ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_in_data_transfer_done_in_q ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[0][7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[3] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[5] ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[6] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[0] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[1] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[2] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[3] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[4] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[5] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[6] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[7] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[8] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[9] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[11] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[12] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[13] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[14] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[15] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[16] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[17] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_halfper[18] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[1] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[2] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[3] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[4] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[5] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[6] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[8] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[9] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[10] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[12] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[13] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[14] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[15] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[16] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[17] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[18] ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[19] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[1] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[2] ;
  wire \u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[3] ;
  wire \u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ;
  wire \u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ;
  wire \u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ;
  wire \u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[0] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[1] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[2] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[3] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[4] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[5] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[6] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[7] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[8] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[9] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[10] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[11] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[12] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[13] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[14] ;
  wire \u_AL4S3B_FPGA_IP.usb_pid[15] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_dout[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_din[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_m2u_push ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_dout[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_pop ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[0] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[1] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[2] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[3] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[4] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[5] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[6] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_din[7] ;
  wire \u_AL4S3B_FPGA_IP.FIFO_u2m_push ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[0] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[8] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[0] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[1] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[3] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[4] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[5] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[6] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[7] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[8] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[9] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[10] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[11] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[12] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[13] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[14] ;
  wire \u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[15] ;
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ;
  wire \u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ;
  wire \u_AL4S3B_FPGA_IP.usb_n_rx_int ;
  wire \u_AL4S3B_FPGA_IP.usb_p_rx_int ;
  wire \u_AL4S3B_FPGA_IP.usb_tx_en ;
  wire \u_AL4S3B_FPGA_IP.usb_n_tx ;
  wire \u_AL4S3B_FPGA_IP.usb_p_tx ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_reg_data[1].Q1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[0].Q1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[1].Q1 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[11].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_reg_accel_intn_reg.N_11 ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[14].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[2][5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[9].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[10].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_tx_data_get_48.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[9].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[10].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[11].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[12].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[13].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[14].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[15].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_raw.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[5].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[6].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[7].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[8].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[9].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[10].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[11].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[12].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[13].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[14].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[0].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[1].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[2].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[3].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[4].N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_out_ep_data_valid.N_11 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx3175z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx18839z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4-INV ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z10 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z11 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z13 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z15 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z16 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z17 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z18 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59615z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59615z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx58618z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57621z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57621z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56624z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56624z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z7 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z7 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z6 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z7 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z8 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z9 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z12 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z13 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z14 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx46382z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z4 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59928z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z1 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z2 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z5 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z10 ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[0] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[1] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[2] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[3] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[4] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[5] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[6] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[7] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[8] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[9] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[10] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[11] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[12] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[13] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[14] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[15] ;
  wire \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ;

  initial
    begin
	$display("\nOPERATING RANGE: Commercial");
	$display("\nSPEED GRADE: 8\n");
    end

  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[15]_ESPXXO135_FRAG_ESPXOUT  (\WBs_WR_DAT[15]_InterfaceOut ,\WBs_WR_DAT[15] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[14]_ESPXXO134_FRAG_ESPXOUT  (\WBs_WR_DAT[14]_InterfaceOut ,\WBs_WR_DAT[14] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[13]_ESPXXO133_FRAG_ESPXOUT  (\WBs_WR_DAT[13]_InterfaceOut ,\WBs_WR_DAT[13] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[12]_ESPXXO132_FRAG_ESPXOUT  (\WBs_WR_DAT[12]_InterfaceOut ,\WBs_WR_DAT[12] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[11]_ESPXXO131_FRAG_ESPXOUT  (\WBs_WR_DAT[11]_InterfaceOut ,\WBs_WR_DAT[11] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[10]_ESPXXO130_FRAG_ESPXOUT  (\WBs_WR_DAT[10]_InterfaceOut ,\WBs_WR_DAT[10] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[9]_ESPXXO129_FRAG_ESPXOUT  (\WBs_WR_DAT[9]_InterfaceOut ,\WBs_WR_DAT[9] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[8]_ESPXXO128_FRAG_ESPXOUT  (\WBs_WR_DAT[8]_InterfaceOut ,\WBs_WR_DAT[8] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[7]_ESPXXO115_FRAG_ESPXOUT  (\WBs_WR_DAT[7]_InterfaceOut ,\WBs_WR_DAT[7] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[6]_ESPXXO114_FRAG_ESPXOUT  (\WBs_WR_DAT[6]_InterfaceOut ,\WBs_WR_DAT[6] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[5]_ESPXXO113_FRAG_ESPXOUT  (\WBs_WR_DAT[5]_InterfaceOut ,\WBs_WR_DAT[5] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[4]_ESPXXO112_FRAG_ESPXOUT  (\WBs_WR_DAT[4]_InterfaceOut ,\WBs_WR_DAT[4] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[3]_ESPXXO111_FRAG_ESPXOUT  (\WBs_WR_DAT[3]_InterfaceOut ,\WBs_WR_DAT[3] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[2]_ESPXXO110_FRAG_ESPXOUT  (\WBs_WR_DAT[2]_InterfaceOut ,\WBs_WR_DAT[2] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[1]_ESPXXO109_FRAG_ESPXOUT  (\WBs_WR_DAT[1]_InterfaceOut ,\WBs_WR_DAT[1] 
  );
  P_BUF \IntGateOut_SPDE_WBs_WR_DAT[0]_ESPXXO108_FRAG_ESPXOUT  (\WBs_WR_DAT[0]_InterfaceOut ,\WBs_WR_DAT[0] 
  );
  P_BUF IntGateOut_SPDE_Sys_Clk1_Rst_ESPXXO95_FRAG_ESPXOUT (Sys_Clk1_Rst_InterfaceOut,Sys_Clk1_Rst
  );
  P_BUF IntGateOut_SPDE_Sys_Clk1_ESPXXO94_FRAG_ESPXOUT (Sys_Clk1_InterfaceOut,Sys_Clk1
  );
  P_BUF IntGateOut_SPDE_Sys_Clk0_Rst_ESPXXO93_FRAG_ESPXOUT (Sys_Clk0_Rst_InterfaceOut,Sys_Clk0_Rst
  );
  P_BUF IntGateOut_SPDE_Sys_Clk0_ESPXXO92_FRAG_ESPXOUT (Sys_Clk0_InterfaceOut,Sys_Clk0
  );
  P_BUF IntGateOut_SPDE_WB_RST_ESPXXO90_FRAG_ESPXOUT (WB_RST_InterfaceOut,WB_RST
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[31]_ESPXXI89_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[31]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[30]_ESPXXI88_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ,\WBs_RD_DAT[30]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[29]_ESPXXI87_FRAG_ESPXIN  (\WBs_RD_DAT[29] ,\WBs_RD_DAT[29]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[28]_ESPXXI86_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[28]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[27]_ESPXXI85_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[27]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[26]_ESPXXI84_FRAG_ESPXIN  (\WBs_RD_DAT[26] ,\WBs_RD_DAT[26]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[25]_ESPXXI83_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[25]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_FB_msg_out[0]_ESPXXI68_FRAG_ESPXIN  (Interrupt_o,\FB_msg_out[0]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[16]_ESPXXO51_FRAG_ESPXOUT  (\WBs_ADR[16]_InterfaceOut ,\WBs_ADR[16] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[15]_ESPXXO50_FRAG_ESPXOUT  (\WBs_ADR[15]_InterfaceOut ,\WBs_ADR[15] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[14]_ESPXXO49_FRAG_ESPXOUT  (\WBs_ADR[14]_InterfaceOut ,\WBs_ADR[14] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[13]_ESPXXO48_FRAG_ESPXOUT  (\WBs_ADR[13]_InterfaceOut ,\WBs_ADR[13] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[12]_ESPXXO47_FRAG_ESPXOUT  (\WBs_ADR[12]_InterfaceOut ,\WBs_ADR[12] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[11]_ESPXXO46_FRAG_ESPXOUT  (\WBs_ADR[11]_InterfaceOut ,\WBs_ADR[11] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[8]_ESPXXO43_FRAG_ESPXOUT  (\WBs_ADR[8]_InterfaceOut ,\WBs_ADR[8] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[23]_ESPXXI42_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[23]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[22]_ESPXXI41_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ,\WBs_RD_DAT[22]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[21]_ESPXXI40_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ,\WBs_RD_DAT[21]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[20]_ESPXXI39_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[20]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[19]_ESPXXI38_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ,\WBs_RD_DAT[19]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[18]_ESPXXI37_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ,\WBs_RD_DAT[18]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[17]_ESPXXI36_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ,\WBs_RD_DAT[17]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[16]_ESPXXI35_FRAG_ESPXIN  (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ,\WBs_RD_DAT[16]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[7]_ESPXXO34_FRAG_ESPXOUT  (\WBs_ADR[7]_InterfaceOut ,\WBs_ADR[7] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[6]_ESPXXO33_FRAG_ESPXOUT  (\WBs_ADR[6]_InterfaceOut ,\WBs_ADR[6] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[5]_ESPXXO32_FRAG_ESPXOUT  (\WBs_ADR[5]_InterfaceOut ,\WBs_ADR[5] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[4]_ESPXXO31_FRAG_ESPXOUT  (\WBs_ADR[4]_InterfaceOut ,\WBs_ADR[4] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[15]_ESPXXI30_FRAG_ESPXIN  (\WBs_RD_DAT[15] ,\WBs_RD_DAT[15]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[14]_ESPXXI29_FRAG_ESPXIN  (\WBs_RD_DAT[14] ,\WBs_RD_DAT[14]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[13]_ESPXXI28_FRAG_ESPXIN  (\WBs_RD_DAT[13] ,\WBs_RD_DAT[13]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[12]_ESPXXI27_FRAG_ESPXIN  (\WBs_RD_DAT[12] ,\WBs_RD_DAT[12]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[3]_ESPXXO26_FRAG_ESPXOUT  (\WBs_ADR[3]_InterfaceOut ,\WBs_ADR[3] 
  );
  P_BUF \IntGateOut_SPDE_WBs_ADR[2]_ESPXXO25_FRAG_ESPXOUT  (\WBs_ADR[2]_InterfaceOut ,\WBs_ADR[2] 
  );
  P_BUF IntGateOut_SPDE_WBs_STB_ESPXXO22_FRAG_ESPXOUT (WBs_STB_InterfaceOut,WBs_STB
  );
  P_BUF IntGateOut_SPDE_WBs_WE_ESPXXO20_FRAG_ESPXOUT (WBs_WE_InterfaceOut,WBs_WE
  );
  P_BUF IntGateOut_SPDE_WBs_CYC_ESPXXO19_FRAG_ESPXOUT (WBs_CYC_InterfaceOut,WBs_CYC
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[11]_ESPXXI18_FRAG_ESPXIN  (\WBs_RD_DAT[11] ,\WBs_RD_DAT[11]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[10]_ESPXXI17_FRAG_ESPXIN  (\WBs_RD_DAT[10] ,\WBs_RD_DAT[10]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[9]_ESPXXI16_FRAG_ESPXIN  (\WBs_RD_DAT[9] ,\WBs_RD_DAT[9]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[8]_ESPXXI15_FRAG_ESPXIN  (\WBs_RD_DAT[8] ,\WBs_RD_DAT[8]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[7]_ESPXXI14_FRAG_ESPXIN  (\WBs_RD_DAT[7] ,\WBs_RD_DAT[7]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[6]_ESPXXI13_FRAG_ESPXIN  (\WBs_RD_DAT[6] ,\WBs_RD_DAT[6]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[5]_ESPXXI12_FRAG_ESPXIN  (\WBs_RD_DAT[5] ,\WBs_RD_DAT[5]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[4]_ESPXXI11_FRAG_ESPXIN  (\WBs_RD_DAT[4] ,\WBs_RD_DAT[4]_InterfaceIn 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[1]_ESPXXO8_FRAG_ESPXOUT  (\WBs_BYTE_STB[1]_InterfaceOut ,\WBs_BYTE_STB[1] 
  );
  P_BUF \IntGateOut_SPDE_WBs_BYTE_STB[0]_ESPXXO7_FRAG_ESPXOUT  (\WBs_BYTE_STB[0]_InterfaceOut ,\WBs_BYTE_STB[0] 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[3]_ESPXXI6_FRAG_ESPXIN  (\WBs_RD_DAT[3] ,\WBs_RD_DAT[3]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[2]_ESPXXI5_FRAG_ESPXIN  (\WBs_RD_DAT[2] ,\WBs_RD_DAT[2]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[1]_ESPXXI4_FRAG_ESPXIN  (\WBs_RD_DAT[1] ,\WBs_RD_DAT[1]_InterfaceIn 
  );
  P_BUF \IntGateIn_SPDE_WBs_RD_DAT[0]_ESPXXI3_FRAG_ESPXIN  (\WBs_RD_DAT[0] ,\WBs_RD_DAT[0]_InterfaceIn 
  );
  P_BUF IntGateIn_SPDE_WBs_ACK_ESPXXI2_FRAG_ESPXIN (WBs_ACK,WBs_ACK_InterfaceIn
  );
  P_BUF IntGateIn_SPDE_WB_CLK_ESPXXI1_FRAG_ESPXIN (WB_CLK_CANDTL_1_0_0,WB_CLK_InterfaceIn
  );
  P_MUX2 CANDBR_32_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_32_0_0
  );
  P_MUX2 CANDBR_31_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_31_0_0
  );
  P_MUX2 CANDBR_30_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_30_0_0
  );
  P_MUX2 CANDBR_29_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR3_0,GND,VCC,WB_RST_FPGA_QMUX_BR3_0_CANDBR_29_3_0
  );
  P_MUX2 CANDBR_29_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_29_2_0
  );
  P_MUX2 CANDBR_29_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_29_0_0
  );
  P_MUX2 CANDBR_28_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_28_2_0
  );
  P_MUX2 CANDBR_28_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_28_0_0
  );
  P_MUX2 CANDBR_27_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_27_2_0
  );
  P_MUX2 CANDBR_27_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_27_0_0
  );
  P_MUX2 CANDBR_26_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR3_0,GND,VCC,WB_RST_FPGA_QMUX_BR3_0_CANDBR_26_3_0
  );
  P_MUX2 CANDBR_26_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_26_2_0
  );
  P_MUX2 CANDBR_26_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_26_0_0
  );
  P_MUX2 CANDBR_25_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_25_2_0
  );
  P_MUX2 CANDBR_25_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_25_0_0
  );
  P_MUX2 CANDBR_24_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR3_0,GND,VCC,WB_RST_FPGA_QMUX_BR3_0_CANDBR_24_3_0
  );
  P_MUX2 CANDBR_24_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_24_2_0
  );
  P_MUX2 CANDBR_24_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_24_0_0
  );
  P_MUX2 CANDBR_23_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_23_2_0
  );
  P_MUX2 CANDBR_23_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_23_1_0
  );
  P_MUX2 CANDBR_23_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_23_0_0
  );
  P_MUX2 CANDBR_22_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_22_2_0
  );
  P_MUX2 CANDBR_22_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0
  );
  P_MUX2 CANDBR_22_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_22_0_0
  );
  P_MUX2 CANDBR_21_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_21_2_0
  );
  P_MUX2 CANDBR_21_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0
  );
  P_MUX2 CANDBR_21_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_21_0_0
  );
  P_MUX2 CANDBR_20_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR3_0,GND,VCC,WB_RST_FPGA_QMUX_BR3_0_CANDBR_20_3_0
  );
  P_MUX2 CANDBR_20_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_20_2_0
  );
  P_MUX2 CANDBR_20_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0
  );
  P_MUX2 CANDBR_20_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_20_0_0
  );
  P_MUX2 CANDBR_19_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BR3_0,GND,VCC,WB_RST_FPGA_QMUX_BR3_0_CANDBR_19_3_0
  );
  P_MUX2 CANDBR_19_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_19_2_0
  );
  P_MUX2 CANDBR_19_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0
  );
  P_MUX2 CANDBR_19_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_19_0_0
  );
  P_MUX2 CANDBR_18_2_FRAG_CAND (GND,GND,reset_QMUX_BR2_0,GND,VCC,reset_QMUX_BR2_0_CANDBR_18_2_0
  );
  P_MUX2 CANDBR_18_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0
  );
  P_MUX2 CANDBR_18_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BR0_0,GND,VCC,WB_CLK_QMUX_BR0_0_CANDBR_18_0_0
  );
  P_MUX2 CANDBR_17_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BR1_0,GND,VCC,clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0
  );
  P_MUX2 CANDBL_16_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0
  );
  P_MUX2 CANDBL_16_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_16_0_0
  );
  P_MUX2 CANDBL_15_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL3_0,GND,VCC,WB_RST_FPGA_QMUX_BL3_0_CANDBL_15_3_0
  );
  P_MUX2 CANDBL_15_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_15_2_0
  );
  P_MUX2 CANDBL_15_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0
  );
  P_MUX2 CANDBL_15_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_15_0_0
  );
  P_MUX2 CANDBL_14_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0
  );
  P_MUX2 CANDBL_14_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_14_0_0
  );
  P_MUX2 CANDBL_13_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_13_2_0
  );
  P_MUX2 CANDBL_13_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0
  );
  P_MUX2 CANDBL_13_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_13_0_0
  );
  P_MUX2 CANDBL_12_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL3_0,GND,VCC,WB_RST_FPGA_QMUX_BL3_0_CANDBL_12_3_0
  );
  P_MUX2 CANDBL_12_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_12_2_0
  );
  P_MUX2 CANDBL_12_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_12_1_0
  );
  P_MUX2 CANDBL_12_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_12_0_0
  );
  P_MUX2 CANDBL_11_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_11_2_0
  );
  P_MUX2 CANDBL_11_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_11_1_0
  );
  P_MUX2 CANDBL_11_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_11_0_0
  );
  P_MUX2 CANDBL_10_3_FRAG_CAND (GND,GND,WB_RST_FPGA_QMUX_BL3_0,GND,VCC,WB_RST_FPGA_QMUX_BL3_0_CANDBL_10_3_0
  );
  P_MUX2 CANDBL_10_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_10_2_0
  );
  P_MUX2 CANDBL_10_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0
  );
  P_MUX2 CANDBL_10_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_10_0_0
  );
  P_MUX2 CANDBL_9_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_9_2_0
  );
  P_MUX2 CANDBL_9_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0
  );
  P_MUX2 CANDBL_9_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_9_0_0
  );
  P_MUX2 CANDBL_8_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_8_2_0
  );
  P_MUX2 CANDBL_8_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0
  );
  P_MUX2 CANDBL_8_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_8_0_0
  );
  P_MUX2 CANDBL_7_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0
  );
  P_MUX2 CANDBL_7_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_7_0_0
  );
  P_MUX2 CANDBL_6_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_6_2_0
  );
  P_MUX2 CANDBL_6_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0
  );
  P_MUX2 CANDBL_6_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_6_0_0
  );
  P_MUX2 CANDBL_5_2_FRAG_CAND (GND,GND,reset_QMUX_BL2_0,GND,VCC,reset_QMUX_BL2_0_CANDBL_5_2_0
  );
  P_MUX2 CANDBL_5_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0
  );
  P_MUX2 CANDBL_5_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_5_0_0
  );
  P_MUX2 CANDBL_4_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_BL1_0,GND,VCC,clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0
  );
  P_MUX2 CANDBL_4_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_4_0_0
  );
  P_MUX2 CANDBL_2_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_BL0_0,GND,VCC,WB_CLK_QMUX_BL0_0_CANDBL_2_0_0
  );
  P_MUX2 CANDTR_33_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_33_2_0
  );
  P_MUX2 CANDTR_33_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_33_0_0
  );
  P_MUX2 CANDTR_31_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_31_2_0
  );
  P_MUX2 CANDTR_31_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_31_0_0
  );
  P_MUX2 CANDTR_30_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_30_2_0
  );
  P_MUX2 CANDTR_30_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_30_0_0
  );
  P_MUX2 CANDTR_29_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_29_2_0
  );
  P_MUX2 CANDTR_29_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_29_0_0
  );
  P_MUX2 CANDTR_28_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_28_2_0
  );
  P_MUX2 CANDTR_28_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_28_0_0
  );
  P_MUX2 CANDTR_27_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_27_2_0
  );
  P_MUX2 CANDTR_27_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_27_0_0
  );
  P_MUX2 CANDTR_26_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_26_2_0
  );
  P_MUX2 CANDTR_26_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_26_0_0
  );
  P_MUX2 CANDTR_25_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_25_2_0
  );
  P_MUX2 CANDTR_25_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_25_0_0
  );
  P_MUX2 CANDTR_24_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_24_2_0
  );
  P_MUX2 CANDTR_24_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_24_0_0
  );
  P_MUX2 CANDTR_23_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_23_2_0
  );
  P_MUX2 CANDTR_23_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_23_0_0
  );
  P_MUX2 CANDTR_22_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_22_2_0
  );
  P_MUX2 CANDTR_22_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_22_0_0
  );
  P_MUX2 CANDTR_21_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_21_2_0
  );
  P_MUX2 CANDTR_21_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_21_1_0
  );
  P_MUX2 CANDTR_21_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_21_0_0
  );
  P_MUX2 CANDTR_20_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0
  );
  P_MUX2 CANDTR_20_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_20_0_0
  );
  P_MUX2 CANDTR_19_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_19_2_0
  );
  P_MUX2 CANDTR_19_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0
  );
  P_MUX2 CANDTR_19_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_19_0_0
  );
  P_MUX2 CANDTR_18_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_18_2_0
  );
  P_MUX2 CANDTR_18_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0
  );
  P_MUX2 CANDTR_18_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_18_0_0
  );
  P_MUX2 CANDTR_17_2_FRAG_CAND (GND,GND,reset_QMUX_TR2_0,GND,VCC,reset_QMUX_TR2_0_CANDTR_17_2_0
  );
  P_MUX2 CANDTR_17_1_FRAG_CAND (GND,GND,clk_48mhz_QMUX_TR1_0,GND,VCC,clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0
  );
  P_MUX2 CANDTR_17_0_FRAG_CAND (GND,GND,WB_CLK_QMUX_TR0_0,GND,VCC,WB_CLK_QMUX_TR0_0_CANDTR_17_0_0
  );
  P_MUX2 CANDTL_16_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_16_2_0
  );
  P_MUX2 CANDTL_16_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_16_1_0
  );
  P_MUX2 CANDTL_16_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_16_0_0
  );
  P_MUX2 CANDTL_15_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_15_2_0
  );
  P_MUX2 CANDTL_15_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_15_1_0
  );
  P_MUX2 CANDTL_15_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_15_0_0
  );
  P_MUX2 CANDTL_14_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_14_2_0
  );
  P_MUX2 CANDTL_14_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_14_1_0
  );
  P_MUX2 CANDTL_14_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_14_0_0
  );
  P_MUX2 CANDTL_13_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_13_2_0
  );
  P_MUX2 CANDTL_13_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_13_1_0
  );
  P_MUX2 CANDTL_13_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_13_0_0
  );
  P_MUX2 CANDTL_12_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_12_2_0
  );
  P_MUX2 CANDTL_12_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_12_1_0
  );
  P_MUX2 CANDTL_12_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_12_0_0
  );
  P_MUX2 CANDTL_11_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_11_2_0
  );
  P_MUX2 CANDTL_11_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_11_1_0
  );
  P_MUX2 CANDTL_11_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_11_0_0
  );
  P_MUX2 CANDTL_10_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_10_3_0
  );
  P_MUX2 CANDTL_10_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_10_2_0
  );
  P_MUX2 CANDTL_10_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_10_1_0
  );
  P_MUX2 CANDTL_10_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_10_0_0
  );
  P_MUX2 CANDTL_9_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_9_3_0
  );
  P_MUX2 CANDTL_9_2_FRAG_CAND (GND,GND,reset,GND,VCC,reset_CANDTL_9_2_0
  );
  P_MUX2 CANDTL_9_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_9_1_0
  );
  P_MUX2 CANDTL_9_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_9_0_0
  );
  P_MUX2 CANDTL_8_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_8_3_0
  );
  P_MUX2 CANDTL_8_1_FRAG_CAND (GND,GND,clk_48mhz,GND,VCC,clk_48mhz_CANDTL_8_1_0
  );
  P_MUX2 CANDTL_8_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_8_0_0
  );
  P_MUX2 CANDTL_7_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_7_3_0
  );
  P_MUX2 CANDTL_7_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_7_0_0
  );
  P_MUX2 CANDTL_6_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_6_3_0
  );
  P_MUX2 CANDTL_6_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_6_0_0
  );
  P_MUX2 CANDTL_5_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_5_3_0
  );
  P_MUX2 CANDTL_5_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_5_0_0
  );
  P_MUX2 CANDTL_4_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_4_3_0
  );
  P_MUX2 CANDTL_4_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_4_0_0
  );
  P_MUX2 CANDTL_2_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_2_3_0
  );
  P_MUX2 CANDTL_2_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_2_0_0
  );
  P_MUX2 CANDTL_1_3_FRAG_CAND (GND,GND,WB_RST_FPGA,GND,VCC,WB_RST_FPGA_CANDTL_1_3_0
  );
  P_MUX2 CANDTL_1_0_FRAG_CAND (GND,GND,WB_CLK,GND,VCC,WB_CLK_CANDTL_1_0_0
  );
  P_MUX3 GMUX_3_FRAG_HSCK_GMUX (GMUX_3_IP_,GND,nx37854z1,GND,VCC,GND,GND,nx37854z1_GMUX_3_0
  );
  P_MUX3 GMUX_2_FRAG_HSCK_GMUX (GMUX_2_IP_,GND,Sys_Clk1_Rst,GND,VCC,GND,GND,Sys_Clk1_Rst_GMUX_2_0
  );
  P_MUX3 GMUX_1_FRAG_HSCK_GMUX (GMUX_1_IP_,GND,nx26903z1,GND,VCC,GND,GND,nx26903z1_GMUX_1_0
  );
  P_MUX3 GMUX_0_FRAG_HSCK_GMUX (GMUX_0_IP_,GND,Sys_Clk0,GND,VCC,GND,GND,Sys_Clk0_GMUX_0_0
  );
  P_MUX3 QMUX_BR3_FRAG_HSCK_QMUX (nx37854z1_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA_QMUX_BR3_0
  );
  P_MUX3 QMUX_BR2_FRAG_HSCK_QMUX (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset_QMUX_BR2_0
  );
  P_MUX3 QMUX_BR1_FRAG_HSCK_QMUX (nx26903z1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz_QMUX_BR1_0
  );
  P_MUX3 QMUX_BR0_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_BR0_0
  );
  P_MUX3 QMUX_BL3_FRAG_HSCK_QMUX (nx37854z1_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA_QMUX_BL3_0
  );
  P_MUX3 QMUX_BL2_FRAG_HSCK_QMUX (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset_QMUX_BL2_0
  );
  P_MUX3 QMUX_BL1_FRAG_HSCK_QMUX (nx26903z1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz_QMUX_BL1_0
  );
  P_MUX3 QMUX_BL0_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_BL0_0
  );
  P_MUX3 QMUX_TR2_FRAG_HSCK_QMUX (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset_QMUX_TR2_0
  );
  P_MUX3 QMUX_TR1_FRAG_HSCK_QMUX (nx26903z1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz_QMUX_TR1_0
  );
  P_MUX3 QMUX_TR0_FRAG_HSCK_QMUX (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK_QMUX_TR0_0
  );
  P_MUX3 \u_gclkbuff_reset0.I1_QMUX_TL3_FRAG_HSCK_QMUX  (nx37854z1_GMUX_3_0,GND,GND,GND,GND,GND,GND,WB_RST_FPGA
  );
  P_MUX3 \u_gclkbuff_reset.I1_QMUX_TL2_FRAG_HSCK_QMUX  (Sys_Clk1_Rst_GMUX_2_0,GND,GND,GND,GND,GND,GND,reset
  );
  P_MUX3 \u_gclkbuff_clk48.I1_QMUX_TL1_FRAG_HSCK_QMUX  (nx26903z1_GMUX_1_0,GND,GND,GND,GND,GND,GND,clk_48mhz
  );
  P_MUX3 \u_gclkbuff_clock0.I1_QMUX_TL0_FRAG_HSCK_QMUX  (Sys_Clk0_GMUX_0_0,GND,GND,GND,GND,GND,GND,WB_CLK
  );
  P_SDIO \u_AL4S3B_FPGA_IP.u_bipad_I0.I1_SFB_10_IO_MF_SDIO  (
    .IP (usbp_io),   
    .IZ (\u_AL4S3B_FPGA_IP.usb_p_rx_int ),
    .OQI (\u_AL4S3B_FPGA_IP.usb_p_tx ),
    .IE (VCC),
    .OE (\u_AL4S3B_FPGA_IP.usb_tx_en_LRINV104 )
  );
  P_SDIO \u_AL4S3B_FPGA_IP.u_bipad_I1.I1_SFB_9_IO_MF_SDIO  (
    .IP (usbn_io),   
    .IZ (\u_AL4S3B_FPGA_IP.usb_n_rx_int ),
    .OQI (\u_AL4S3B_FPGA_IP.usb_n_tx ),
    .IE (VCC),
    .OE (\u_AL4S3B_FPGA_IP.usb_tx_en_LRINV104 )
  );
  P_SDIO SFB_7_IO_MF_SDIO (
    .IP (spi_cs_o),
    .IZ (SFB_7_IO_IZ_),   
    .OQI (GND),
    .IE (GND),
    .OE (GND)
  );
  P_SDIO SFB_6_IO_MF_SDIO (
    .IP (spi_mosi_o),
    .IZ (SFB_6_IO_IZ_),   
    .OQI (GND),
    .IE (GND),
    .OE (GND)
  );
  P_SDIO \usb_pu_cntrl_o_obuf.I1_SFB_5_IO_MF_SDIO  (
    .IP (usb_pu_cntrl_o),   
    .IZ (SFB_5_IO_IZ_),
    .OQI (VCC),
    .IE (GND),
    .OE (GND)
  );
  P_SDIO SFB_2_IO_MF_SDIO (
    .IP (spi_sck_o),
    .IZ (SFB_2_IO_IZ_),   
    .OQI (GND),
    .IE (GND),
    .OE (GND)
  );
  P_BIDIR3 IO62_FRAG_BIDIR3 (
    .ESEL (VCC),
    .IE (VCC),
    .OSEL (VCC),   
    .OQI (GND),
    .OQE (GND),
    .DS (GND),
    .WPD (GND),   
    .FIXHOLD (GND),
    .IZ (IO62_IZ_),
    .IQIN (GND),
    .IQZ (IO62_IQZ_),
    .IQE (GND),
    .IQC (GND),
    .IQCS (GND),
    .IQR (GND),   
    .INEN (GND),
    .IP (led_o)
  );
  P_BIDIR3 IO9_FRAG_BIDIR3 (
    .ESEL (VCC),
    .IE (VCC),
    .OSEL (VCC),   
    .OQI (accel_intn_o_dup_0),
    .OQE (GND),
    .DS (GND),
    .WPD (GND),
    .FIXHOLD (GND),
    .IZ (IO9_IZ_),
    .IQIN (GND),
    .IQZ (IO9_IQZ_),
    .IQE (GND),
    .IQC (GND),
    .IQCS (GND),
    .IQR (GND),   
    .INEN (GND),
    .IP (accel_intn_o)
  );
  P_PR8K_2X1_S3B \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_out_data_buffer_RAM_INST_genblk6.U1_RAM2_B2_FRAG_RAM8K_2X1  (   .WD_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.nx38847z279 ,\u_AL4S3B_FPGA_IP.nx38847z256 ,\u_AL4S3B_FPGA_IP.nx38847z223 ,\u_AL4S3B_FPGA_IP.nx38847z203 ,\u_AL4S3B_FPGA_IP.nx38847z173 ,\u_AL4S3B_FPGA_IP.nx38847z143 ,\u_AL4S3B_FPGA_IP.nx38847z106 ,\u_AL4S3B_FPGA_IP.nx38847z69    }), .PUSH_FLAG_0 ({\RAM2_B2_PUSH_FLAG_0[3]_ ,\RAM2_B2_PUSH_FLAG_0[2]_ ,\RAM2_B2_PUSH_FLAG_0[1]_ ,\RAM2_B2_PUSH_FLAG_0[0]_ }), .FIFO_EN_0 (GND),   
    .Almost_Full_0 (RAM2_B2_Almost_Full_0_),
    .SYNC_FIFO_0 (GND),   .POP_FLAG_0 ({\RAM2_B2_POP_FLAG_0[3]_ ,\RAM2_B2_POP_FLAG_0[2]_ ,\RAM2_B2_POP_FLAG_0[1]_ ,\RAM2_B2_POP_FLAG_0[0]_ }), .PIPELINE_RD_0 (GND),   
    .Almost_Empty_0 (RAM2_B2_Almost_Empty_0_),.A1_0 ({GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[0]    }), .CONCAT_EN_0 (GND),.RD_0 ({\RAM2_B2_RD_0[17]_ ,\RAM2_B2_RD_0[16]_ ,\RAM2_B2_RD_0[15]_ ,\RAM2_B2_RD_0[14]_ ,\RAM2_B2_RD_0[13]_ ,\RAM2_B2_RD_0[12]_ ,\RAM2_B2_RD_0[11]_ ,\RAM2_B2_RD_0[10]_ ,\RAM2_B2_RD_0[9]_ ,   \RAM2_B2_RD_0[8]_ ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[7] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[6] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[5] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[0]    }), .WIDTH_SELECT1_0 ({GND,VCC}), .WIDTH_SELECT2_0 ({GND,VCC}), .CS1_0 (VCC),   .WEN1_0 ({GND,\u_AL4S3B_FPGA_IP.nx38847z330 }), .CS2_0 (VCC),.A2_0 ({GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ,   \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ,   \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0]    }), .WD_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,   GND,GND}), .PUSH_FLAG_1 ({\RAM2_B2_PUSH_FLAG_1[3]_ ,\RAM2_B2_PUSH_FLAG_1[2]_ ,\RAM2_B2_PUSH_FLAG_1[1]_ ,\RAM2_B2_PUSH_FLAG_1[0]_    }), .FIFO_EN_1 (GND),
    .Almost_Full_1 (RAM2_B2_Almost_Full_1_),   
    .SYNC_FIFO_1 (GND),.POP_FLAG_1 ({\RAM2_B2_POP_FLAG_1[3]_ ,\RAM2_B2_POP_FLAG_1[2]_ ,\RAM2_B2_POP_FLAG_1[1]_ ,\RAM2_B2_POP_FLAG_1[0]_    }), .PIPELINE_RD_1 (GND),
    .Almost_Empty_1 (RAM2_B2_Almost_Empty_1_),   .A1_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .CONCAT_EN_1 (GND),   .WIDTH_SELECT1_1 ({GND,GND}), .WIDTH_SELECT2_1 ({GND,GND}), .CS1_1 (GND),   .WEN1_1 ({GND,GND}), .RD_1 ({\RAM2_B2_RD_1[17]_ ,\RAM2_B2_RD_1[16]_ ,\RAM2_B2_RD_1[15]_ ,\RAM2_B2_RD_1[14]_ ,\RAM2_B2_RD_1[13]_ ,\RAM2_B2_RD_1[12]_ ,\RAM2_B2_RD_1[11]_ ,\RAM2_B2_RD_1[10]_ ,\RAM2_B2_RD_1[9]_ ,   \RAM2_B2_RD_1[8]_ ,\RAM2_B2_RD_1[7]_ ,\RAM2_B2_RD_1[6]_ ,\RAM2_B2_RD_1[5]_ ,   \RAM2_B2_RD_1[4]_ ,\RAM2_B2_RD_1[3]_ ,\RAM2_B2_RD_1[2]_ ,\RAM2_B2_RD_1[1]_ ,   \RAM2_B2_RD_1[0]_ }), .CS2_1 (GND),.A2_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .DIR_0 (GND),
    .DIR_1 (GND),
    .P1_0 (GND),
    .P1_1 (GND),   
    .P2_0 (GND),
    .P2_1 (GND),
    .CLK2EN_0 (VCC),
    .CLK2EN_1 (GND),   
    .ASYNC_FLUSH_0 (GND),
    .ASYNC_FLUSH_1 (VCC),
    .ASYNC_FLUSH_S0 (GND),
    .ASYNC_FLUSH_S1 (GND),
    .CLK1S_0 (GND),
    .CLK1S_1 (GND),   
    .CLK2S_0 (GND),
    .CLK2S_1 (GND),
    .CLK1_0 (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .CLK1_1 (GND),
    .CLK2_0 (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .CLK2_1 (GND),
    .TEST1A (GND),   
    .TEST1B (GND),
    .RMEA (GND),
    .RMEB (GND),
    .LS (GND),   
    .DS (GND),
    .SD (GND),.RMA ({GND,GND,GND,GND}), .RMB ({GND,GND,GND,GND}), .LS_RB1 (GND),
    .DS_RB1 (GND),
    .SD_RB1 (VCC),
    .TEST1A_1 (GND),   
    .TEST1B_1 (GND),
    .RMEA_1 (GND),
    .RMEB_1 (GND),.RMA_1 ({GND,GND,   GND,GND}), .RMB_1 ({GND,GND,GND,GND}), .CLK1EN_0 (VCC),
    .CLK1EN_1 (GND)
  );
  P_PR8K_2X1_S3B \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_out_data_buffer_RAM_INST_genblk6.U1_RAM2_A2_FRAG_RAM8K_2X1  (   .WD_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[7] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[6] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[5] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[0]    }), .PUSH_FLAG_0 ({\RAM2_A2_PUSH_FLAG_0[3]_ ,\RAM2_A2_PUSH_FLAG_0[2]_ ,\RAM2_A2_PUSH_FLAG_0[1]_ ,\RAM2_A2_PUSH_FLAG_0[0]_ }), .FIFO_EN_0 (GND),   
    .Almost_Full_0 (RAM2_A2_Almost_Full_0_),
    .SYNC_FIFO_0 (GND),   .POP_FLAG_0 ({\RAM2_A2_POP_FLAG_0[3]_ ,\RAM2_A2_POP_FLAG_0[2]_ ,\RAM2_A2_POP_FLAG_0[1]_ ,\RAM2_A2_POP_FLAG_0[0]_ }), .PIPELINE_RD_0 (GND),   
    .Almost_Empty_0 (RAM2_A2_Almost_Empty_0_),.A1_0 ({GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ,   \u_AL4S3B_FPGA_IP.nx58320z3 ,\u_AL4S3B_FPGA_IP.nx59317z4 ,\u_AL4S3B_FPGA_IP.nx59317z3 ,\u_AL4S3B_FPGA_IP.nx60314z3 ,\u_AL4S3B_FPGA_IP.nx8156z1 }), .CONCAT_EN_0 (GND),.RD_0 ({\RAM2_A2_RD_0[17]_ ,\RAM2_A2_RD_0[16]_ ,\RAM2_A2_RD_0[15]_ ,\RAM2_A2_RD_0[14]_ ,\RAM2_A2_RD_0[13]_ ,\RAM2_A2_RD_0[12]_ ,\RAM2_A2_RD_0[11]_ ,\RAM2_A2_RD_0[10]_ ,\RAM2_A2_RD_0[9]_ ,\RAM2_A2_RD_0[8]_ ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ,\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] }), .WIDTH_SELECT1_0 ({GND,VCC}), .WIDTH_SELECT2_0 ({GND,VCC}), .CS1_0 (VCC),.WEN1_0 ({GND,\u_AL4S3B_FPGA_IP.nx8156z101 }), .CS2_0 (VCC),.A2_0 ({GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.nx37772z1 ,\u_AL4S3B_FPGA_IP.nx8156z22 ,\u_AL4S3B_FPGA_IP.nx8156z21 ,\u_AL4S3B_FPGA_IP.nx8156z20 ,\u_AL4S3B_FPGA_IP.nx8156z19 ,\u_AL4S3B_FPGA_IP.nx8156z18 }), .WD_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[7] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[6] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[5] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[4] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[3] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[2] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[1] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_din[0] }), .PUSH_FLAG_1 ({\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[3] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[2] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[1] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[0] }), .FIFO_EN_1 (VCC),   
    .Almost_Full_1 (RAM2_A2_Almost_Full_1_),
    .SYNC_FIFO_1 (VCC),   .POP_FLAG_1 ({\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[3] ,\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[2] ,\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[1] ,\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] }), .PIPELINE_RD_1 (GND),   
    .Almost_Empty_1 (RAM2_A2_Almost_Empty_1_),.A1_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .CONCAT_EN_1 (GND),.WIDTH_SELECT1_1 ({GND,VCC   }), .WIDTH_SELECT2_1 ({GND,VCC}), .CS1_1 (GND),.WEN1_1 ({GND,GND   }), .RD_1 ({\RAM2_A2_RD_1[17]_ ,\RAM2_A2_RD_1[16]_ ,\RAM2_A2_RD_1[15]_ ,\RAM2_A2_RD_1[14]_ ,\RAM2_A2_RD_1[13]_ ,\RAM2_A2_RD_1[12]_ ,\RAM2_A2_RD_1[11]_ ,\RAM2_A2_RD_1[10]_ ,\RAM2_A2_RD_1[9]_ ,\RAM2_A2_RD_1[8]_ ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[7] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[6] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[5] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[4] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[3] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[2] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[1] ,\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[0]    }), .CS2_1 (GND),.A2_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND   }), .DIR_0 (GND),
    .DIR_1 (GND),
    .P1_0 (GND),
    .P1_1 (\u_AL4S3B_FPGA_IP.FIFO_m2u_push ),
    .P2_0 (GND),
    .P2_1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .CLK2EN_0 (VCC),   
    .CLK2EN_1 (VCC),
    .ASYNC_FLUSH_0 (GND),
    .ASYNC_FLUSH_1 (reset_QMUX_BL2_0_CANDBL_12_2_0),
    .ASYNC_FLUSH_S0 (GND),   
    .ASYNC_FLUSH_S1 (GND),
    .CLK1S_0 (GND),
    .CLK1S_1 (GND),   
    .CLK2S_0 (GND),
    .CLK2S_1 (GND),
    .CLK1_0 (WB_CLK_QMUX_BL0_0_CANDBL_2_0_0),
    .CLK1_1 (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),   
    .CLK2_0 (WB_CLK_QMUX_BL0_0_CANDBL_4_0_0),
    .CLK2_1 (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .TEST1A (GND),
    .TEST1B (GND),   
    .RMEA (GND),
    .RMEB (GND),
    .LS (GND),
    .DS (GND),
    .SD (GND),.RMA ({GND,GND,GND,GND}), .RMB ({GND,GND,GND,GND}), .LS_RB1 (GND),   
    .DS_RB1 (GND),
    .SD_RB1 (GND),
    .TEST1A_1 (GND),
    .TEST1B_1 (GND),
    .RMEA_1 (GND),
    .RMEB_1 (GND),.RMA_1 ({GND,GND,GND,GND   }), .RMB_1 ({GND,GND,GND,GND}), .CLK1EN_0 (VCC),
    .CLK1EN_1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_in_ep_data_done.I1_AB28_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_28_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AB28_FZ_),
    .BB2 (VCC),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx7185z4 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx7185z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7185z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7185z5 ),   
    .TBS (VCC),
    .CZ (AB28_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA28_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA28_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx7185z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7185z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx7185z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_in_ep_req.I1_Z28_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_26_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z28_FZ_),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx7185z3 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z281 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),   
    .BAB (\u_AL4S3B_FPGA_IP.FPGA_FIFO_m2u_Pop_flag[0] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx19026z3 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y28_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y28_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z175 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Y28_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[11].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[11].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (V28_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (V28_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[12].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[12].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[3] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (U28_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx32495z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32495z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[13].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[13].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (T28_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (T28_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[14].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[14].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (S28_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx29504z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx29504z4 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P28_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P28_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .TBS (VCC),
    .CZ (P28_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G28_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G28_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z18 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G28_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (G28_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_modgen_counter_in_ep_byte_cnt_reg_q[2].I1_AB27_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_28_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .FZ (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx7185z4 ),
    .TBS (VCC),
    .CZ (AB27_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z27_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z27_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z108 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[4] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z205 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y27_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y27_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx19026z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19026z2 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Y27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 X27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X27_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X27_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z145 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (X27_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[5] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V27_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BA1 (VCC),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[4] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx33492z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx33492z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx33492z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[11] ),   
    .TBS (VCC),
    .CZ (V27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[4] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U27_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx32495z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[12] ),   
    .TBS (VCC),
    .CZ (U27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[3] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T27_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BA1 (VCC),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[2] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx31498z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx31498z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx31498z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[13] ),   
    .TBS (VCC),
    .CZ (T27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[2] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S27_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx30501z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .TBS (VCC),
    .CZ (S27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29504z9 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx29504z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx29504z4 ),
    .FS (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .FZ (NET_LR83),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx29504z4 ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[1] ),   
    .BA1 (NET_LR83),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R27_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (R27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q27_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[14] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (Q27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx21961z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx21961z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38891z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[2].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_count[0] ),   
    .TBS (VCC),
    .CZ (O27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[3].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[3] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (N27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38891z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (M27_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K27_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .TZ (K27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .CZ (K27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J27_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx40458z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38464z2 ),   
    .TBS (VCC),
    .CZ (J27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I27_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I27_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (I27_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40458z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_8_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z19 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TZ (H27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx40650z2 ),
    .CZ (H27_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G27_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z20 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G27_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41647z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F27_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_6_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F27_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F27_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx41647z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z2 ),   
    .TBS (VCC),
    .CZ (F27_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_valid.I1_AC26_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR3_0_CANDBR_29_3_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_push ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (AC26_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (AC26_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AC26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_modgen_counter_in_ep_byte_cnt_reg_q[1].I1_AB26_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_28_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx7185z4 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .TBS (VCC),
    .CZ (AB26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_modgen_counter_in_ep_byte_cnt_reg_q[0].I1_AA26_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_27_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12455z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA26_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AA26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_in_ep_byte_cnt[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),   
    .TBS (VCC),
    .CZ (AA26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z26_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z26_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z258 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[5] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z225 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_in_ep_data_put.I1_Y26_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_25_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Y26_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Y26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx19026z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19026z4 ),
    .TBS (VCC),
    .CZ (Y26_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X26_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X26_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_req ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_m2u_dout[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z71 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (X26_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_23_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[10].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W26_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W26_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (W26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[6] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[5] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[10].N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx46183z2 ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx34489z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[10] ),   
    .TBS (VCC),
    .CZ (V26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[9].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[9].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[5] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx29504z8 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx36483z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx34489z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34489z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T26_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[1] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[8] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx46183z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx36483z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx30501z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx30501z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S26_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx29504z6 ),
    .BA2 (VCC),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx36483z2 ),
    .TBS (VCC),
    .CZ (S26_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[1].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (R26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q26_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TZ (\u_AL4S3B_FPGA_IP.nx29504z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (Q26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P26_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx38891z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TBS (VCC),   
    .CZ (P26_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ),   
    .F2 (NET_LR84),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx21961z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38891z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ),   
    .TZ (NET_LR84),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (N26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bit_history_q[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_bit_history_q[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (M26_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M26_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K26_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .TBS (VCC),
    .CZ (K26_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx41455z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx41455z3 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx41455z3 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx41455z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx41455z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38464z2 ),   
    .TBS (VCC),
    .CZ (J26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I26_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx37772z7 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx37772z7 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx37772z7 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (I26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_8_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (H26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z2 ),
    .TBS (VCC),
    .CZ (H26_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G26_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z21 ),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ),   
    .TZ (G26_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx19071z9 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_6_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx40650z18 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx40650z18 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx40650z18 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx40650z17 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40650z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z2 ),   
    .TBS (VCC),
    .CZ (F26_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E26_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E26_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx60314z3 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (E26_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (E26_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx52374z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][4] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][4] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][4] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AF25_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64638z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE25_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx52374z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx52374z2 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx52374z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52374z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64638z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx51377z2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx51377z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx51377z2 ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD25_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53371z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC25_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx51377z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx51377z2 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51377z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx51377z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51377z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AA25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA25_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx58434z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TBS (VCC),
    .CZ (AA25_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z25_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx61425z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .TBS (VCC),
    .CZ (Z25_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[4] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_done ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx54690z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx61425z2 ),
    .TBS (VCC),
    .CZ (Y25_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[7] ),   
    .QDS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V25_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BA1 (VCC),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data[6] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx35486z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx29504z8 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx35486z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx35486z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[9] ),   
    .TBS (VCC),
    .CZ (V25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[4].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx33492z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx33492z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx33492z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 T25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[3] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[3].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx31498z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx31498z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx31498z3 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[8].N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx29504z6 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx29504z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[7] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx29504z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx29504z6 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx29504z6 ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx35486z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx35486z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35486z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx41403z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .FS (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx36483z7 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx36483z7 ),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z8 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx29504z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx36483z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx36483z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx6179z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (P25_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38891z2 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx6179z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx65502z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (O25_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O25_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (O25_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx41403z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup1 ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx880z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N25_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (N25_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[0].N_11 ),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .TZ (M25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_shift_reg[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_p_tx ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (L25_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[0] ),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.usb_p_tx ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .TBS (VCC),
    .CZ (L25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_n_tx ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (K25_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K25_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.usb_n_tx ),
    .TBS (VCC),
    .CZ (K25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J25_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx62308z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx41455z3 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (J25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_9_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx62308z1 ),
    .FS (reset_QMUX_BL2_0_CANDBL_9_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][0].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx37772z6 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx37772z6 ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .TZ (I25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z5 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 H25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_8_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx62308z1 ),
    .FS (reset_QMUX_BL2_0_CANDBL_8_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][0].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx37772z5 ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx37772z5 ),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 G25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_7_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z22 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx39653z3 ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx39653z3 ),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx39653z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TZ (G25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx40650z2 ),
    .CZ (G25_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_6_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx59317z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx40650z18 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx39653z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_5_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_5_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx61311z1 ),
    .FS (reset_QMUX_BL2_0_CANDBL_5_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][1].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx8156z1 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx59317z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx60314z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60314z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx60314z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61311z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D25_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D25_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D25_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx59317z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (D25_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx8156z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx60314z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AF24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx52374z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF24_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AF24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx53371z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE24_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AE24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx53371z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][3].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][3] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][3] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][3] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64638z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[2][5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx51377z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[2][5].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][5] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][5] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][5] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB24_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .TBS (VCC),
    .CZ (AB24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx56440z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56440z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58434z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z24_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx61425z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx61425z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx60428z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx60428z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TBS (VCC),
    .CZ (Z24_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y24_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx60500z10 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (reset_QMUX_BR2_0_CANDBR_25_2_0),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][4] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[4] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx19026z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57437z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X24_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx60500z6 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[4] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx60500z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx60500z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19026z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W24_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W24_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (W24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V24_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_flag ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_48 ),   
    .TBS (VCC),
    .CZ (V24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[5].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx32495z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx32495z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx32495z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[6].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx30501z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx30501z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx30501z3 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx47180z6 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_tx_data_get_48.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_48 ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_crc16[7].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_crc16[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34489z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx29504z8 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx41403z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48 ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_tx_data_get_48.N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx46183z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx46183z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24558z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_payload ),   
    .F2 (VCC),
    .F1 (NET_LR68),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup2 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx62269z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bitstuff_qqqq ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_data_payload ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TZ (NET_LR68),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx24558z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx31525z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_bitstuff_qqqq ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P24_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P24_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx65502z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx31525z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (O24_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O24_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (O24_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N24_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41403z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_dp_eop[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx38077z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_dp_eop[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L24_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L24_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 K24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K24_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TZ (K24_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .CZ (K24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J24_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx12939z2 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx42452z3 ),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx43449z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx43449z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38464z2 ),   
    .TBS (VCC),
    .CZ (J24_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I24_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx37772z11 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][1] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z13 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_8_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_8_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx58320z1 ),
    .FS (reset_QMUX_BL2_0_CANDBL_8_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][4].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx58320z2 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][4] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx37772z12 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx58320z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58320z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 G24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_7_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][4] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx58320z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19071z12 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 F24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_6_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_6_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx59317z1 ),
    .FS (reset_QMUX_BL2_0_CANDBL_6_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][3].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx58320z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx59317z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58320z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx59317z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx59317z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_5_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_5_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx59317z3 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx59317z2 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx58320z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx59317z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58320z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx60314z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60314z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 A24_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A24_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.usb_tx_en ),   
    .FZ (\u_AL4S3B_FPGA_IP.usb_tx_en_LRINV104 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (A24_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (A24_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AF23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF23_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56362z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .TBS (VCC),
    .CZ (AF23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE23_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][0] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][0] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .TBS (VCC),
    .CZ (AE23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64638z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD23_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AD23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx56362z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .TBS (VCC),
    .CZ (AD23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx51377z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][5].N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx55365z3 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC23_TZ_),
    .BSL (reset_QMUX_BR2_0_CANDBR_29_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64638z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39871z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[0] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[1] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .TBS (VCC),
    .CZ (AB23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA23_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[1] ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx41865z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z23_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[3] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][3] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[3] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[3] ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx18953z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx18953z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[3] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39871z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WA_Int[2] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx44856z2 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx43859z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx43859z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TBS (VCC),
    .CZ (Y23_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X23_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr_8n4s9 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx60500z11 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx60500z10 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx60500z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18953z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60500z4 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx60500z11 ),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx60500z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx18953z3 ),   
    .TZ (W23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx60500z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18953z3 ),
    .TBS (\u_AL4S3B_FPGA_IP.nx60500z5 ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx18953z2 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data_get ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (V23_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (V23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_get_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (V23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (U23_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U23_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx36483z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx36483z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx36483z5 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx47180z7 ),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.nx46183z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx34489z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34489z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx47180z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx47180z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 S23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx47180z7 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx47180z6 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47180z2 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx47180z5 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx47180z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx47180z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx47180z4 ),
    .TBS (VCC),
    .CZ (S23_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx47180z7 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48 ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .FS (\u_AL4S3B_FPGA_IP.nx47180z5 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx47180z7 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TZ (R23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .CZ (R23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Q23_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx33486z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx33486z1 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx47180z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx47180z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx36483z8 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 P23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[0].Q1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.nx33486z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[0].Q1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (P23_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[4].I1_O23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL3_0_CANDBL_15_3_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[4] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O23_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (O23_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N23_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (N23_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx49035z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_tx_en ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_48_dup3 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx49035z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M23_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (M23_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[0].I1_L23_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL3_0_CANDBL_12_3_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L23_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L23_TZ_),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (L23_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[0].N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx12939z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx39461z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.usb_n_rx_int ),
    .FS (\u_AL4S3B_FPGA_IP.usb_tx_en ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[0].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx37772z13 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx37772z13 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx37772z13 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx37772z13 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .TZ (I23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .TBS (\u_AL4S3B_FPGA_IP.nx37772z11 ),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z10 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 H23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_8_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx57323z1 ),
    .FS (reset_QMUX_BL2_0_CANDBL_8_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[1][5].N_11 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx37772z15 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (H23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z10 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx37772z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G23_QZ_),
    .F2 (NET_LR89),
    .F1 (\u_AL4S3B_FPGA_IP.nx19071z5 ),   
    .FS (\u_AL4S3B_FPGA_IP.nx19071z11 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx19071z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx19071z10 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx19071z13 ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx19071z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx19071z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19071z9 ),   
    .TBS (VCC),
    .CZ (NET_LR89),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_6_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .F1 (NET_LR88),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx19071z7 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx19071z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx19071z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .TBS (VCC),
    .CZ (NET_LR88),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E23_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_5_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx60314z1 ),
    .FS (reset_QMUX_BL2_0_CANDBL_5_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_reg_ep_put_addr[0][2].N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TZ (E23_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx19071z6 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 AF22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_32_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AF22_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AF22_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AF22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AE22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64638z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx54368z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][2].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][2] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][2] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx54368z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64638z1 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx55365z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][1].N_11 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[2][1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55365z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[0][1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[0][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx18953z6 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx18953z6 ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx18953z6 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx18953z5 ),
    .BSL (reset_QMUX_BR2_0_CANDBR_29_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx55365z3 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55365z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 AB22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39871z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx39871z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx39871z1 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][0] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[0] ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx56069z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39871z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA22_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][2] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[2] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx41865z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TBS (VCC),
    .CZ (AA22_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39871z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z331 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WE_Int_0n0s9[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z330 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx18953z5 ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx18953z5 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_RA_Int[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx18953z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .TBS (VCC),
    .CZ (Z22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y22_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_WE_Int_0n0s9[0] ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[1][5] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx44856z3 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx44856z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_more_data_to_send_0n0s13f1[5] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W22_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W22_FZ_),   
    .BB2 (reset_QMUX_BR2_0_CANDBR_23_2_0),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx60500z4 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx55365z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx60500z11 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx60500z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx18953z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data_get ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_22_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx17956z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.nx16959z1 ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (V22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx18953z2 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx55365z4 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx55365z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx55365z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx55365z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data_get ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55365z4 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx17956z1 ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),   
    .FZ (U22_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx18953z2 ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx18953z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_reg_data[1].Q1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_reg_data[1].Q1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (T22_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (T22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx16959z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_tx_data_avail_48 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S22_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64008z7 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_state[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R22_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .TBS (VCC),
    .CZ (R22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx33486z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[2].N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx47180z5 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[1].Q1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_se0_shift_reg[2] ),   
    .F1 (\u_AL4S3B_FPGA_IP.nx33486z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_se0_shift_reg[1].Q1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (P22_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O22_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O22_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .TBS (VCC),
    .CZ (O22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pkt_start_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx7272z5 ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx12939z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx12939z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx12939z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_13_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx12939z9 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx12939z9 ),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx12939z9 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx12939z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .TBS (VCC),
    .CZ (M22_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_12_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L22_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx37772z2 ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx11785z2 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx12939z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx12939z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx12939z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx38464z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13936z2 ),
    .TBS (VCC),
    .CZ (L22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K22_QZ_),
    .F2 (GND),
    .F1 (NET_LR90),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx37772z16 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx37772z3 ),
    .TZ (NET_LR90),
    .BSL (\u_AL4S3B_FPGA_IP.nx38464z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx13936z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 J22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx25060z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx25060z2 ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx25060z2 ),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (VCC),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx25060z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx25060z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_state[1].N_11 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[1][5] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx910z2 ),
    .TSL (reset_QMUX_BL2_0_CANDBL_9_2_0),
    .TAB (\u_AL4S3B_FPGA_IP.nx61311z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx910z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z11 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z16 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 G22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G22_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx19071z16 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z18 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx19071z16 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19071z15 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dpair_q[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.usb_p_rx_int ),
    .FS (\u_AL4S3B_FPGA_IP.usb_tx_en ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dpair_q[1].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx39653z3 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx39653z3 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z16 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38656z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 E22_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E22_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E22_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z13 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (E22_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 AE21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx54368z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AE21_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AE21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_get_addr[1][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx55365z1 ),
    .FS (\u_AL4S3B_FPGA_IP.nx56362z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_reg_ep_get_addr[1][1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AD21_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AD21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC21_QZ_),
    .F2 (NET_LR67),
    .F1 (reset_QMUX_BR2_0_CANDBR_29_2_0),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx60500z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC21_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AC21_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx58063z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx58063z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx60500z2 ),
    .TSL (reset_QMUX_BR2_0_CANDBR_28_2_0),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (NET_LR67),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 AA21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA21_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54075z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx56069z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TBS (VCC),
    .CZ (AA21_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z21_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z108 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z107 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43742z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y21_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx54690z2 ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx54690z3 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx54690z2 ),
    .BSL (reset_QMUX_BR2_0_CANDBR_25_2_0),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TBS (VCC),
    .CZ (Y21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X21_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx63011z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z175 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z174 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W21_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx60500z3 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .TB1 (VCC),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z107 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z142-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z106 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx55365z6 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_tx_data_get ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx60500z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V21_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z104 ),   
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z174 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z202-INV ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z173 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx43742z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63011z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx62014z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_21_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx55365z5 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx43742z2 ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z145 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z146-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z144 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx44739z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx55365z5 ),
    .TBS (VCC),
    .CZ (U21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z7 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx62014z4 ),   
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx62014z2 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[2] ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z144 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z143 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TBS (VCC),
    .CZ (T21_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z7 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx43742z3 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63011z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43742z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx64008z7 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_pidq[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx27429z6 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx63011z2 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx29106z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx43742z3 ),
    .TZ (R21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx7272z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx63011z5 ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),
    .CZ (R21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Q21_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx7272z6 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx27429z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx62014z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx64008z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_out_tx_pkt_start ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_bit_strobe ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P21_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx27429z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx7272z6 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx27429z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .TBS (VCC),
    .CZ (P21_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (O21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O21_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx27429z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx63011z5 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx27429z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx27429z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7272z6 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx7272z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N21_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx27429z6 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx12939z7 ),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx10788z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx63011z5 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx27429z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx12939z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M21_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx63011z5 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx13936z3 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx27429z5 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx13936z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx13936z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L21_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L21_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx12939z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx11785z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 K21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx2912z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data_put ),
    .FZ (\u_AL4S3B_FPGA_IP.nx61311z6 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx61311z6 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx2912z1 ),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx61311z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[1][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2912z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[6].I1_J21_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BL3_0_CANDBL_10_3_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[6] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data_put ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_nak_out_transfer ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx8156z102 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx57323z2 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx10788z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx8156z102 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx8156z101 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx25060z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_line_state_2 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_line_state_2 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx61311z3 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx910z2 ),
    .BSL (reset_QMUX_BL2_0_CANDBL_9_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx61311z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 H21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_8_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61311z2 ),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_8_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[1][5] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx57323z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (H21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx58320z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx57323z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx57323z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx19071z18 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx19071z18 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G21_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx19071z15 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19071z17 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_6_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx43641z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F21_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx38656z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z2 ),   
    .TBS (VCC),
    .CZ (F21_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E21_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_5_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data_put ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E21_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (E21_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (E21_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB20_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][0] ),   
    .TBS (VCC),
    .CZ (AB20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA20_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53078z2 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx53078z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx54075z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TBS (VCC),
    .CZ (AA20_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z20_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TZ (Z20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_serial_in_ep_data_put ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z331 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y20_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx59825z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx53078z2 ),
    .TBS (VCC),
    .CZ (Y20_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_24_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .FS (\u_AL4S3B_FPGA_IP.nx38847z73 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z72 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .BB1 (\u_AL4S3B_FPGA_IP.nx53693z3 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx54690z3 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx54690z3 ),
    .TB2 (VCC),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (reset_QMUX_BR2_0_CANDBR_24_2_0),
    .TSL (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx53693z3 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx56171z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[1][1] ),   
    .TBS (VCC),
    .CZ (X20_CZ_),
    .BBS2 (VCC),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56171z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W20_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z225 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z224 ),
    .BSL (reset_QMUX_BR2_0_CANDBR_23_2_0),   
    .BAB (\u_AL4S3B_FPGA_IP.nx55174z1-INV ),
    .TBS (VCC),
    .CZ (W20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V20_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z72 ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z71 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z70 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z224 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38847z255-INV ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z223 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_21_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U20_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx44739z2 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .TB1 (VCC),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z70 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z105-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z69 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx44739z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx18953z1 ),
    .TBS (VCC),
    .CZ (U20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T20_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_rollback_in_xfr ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx55365z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx44739z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx44739z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 S20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx7272z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx7272z3 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (reset_QMUX_BR2_0_CANDBR_19_2_0),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx44739z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7272z3 ),   
    .TBS (VCC),
    .CZ (S20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R20_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R20_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .TBS (VCC),
    .CZ (R20_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[3] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx55992z1 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[1].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64008z4 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx10788z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx64008z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx47180z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_byte_strobe ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55992z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[0] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx55992z1 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[0].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx64008z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx10788z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx11785z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx11785z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx11785z4 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (O20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O20_FZ_),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (reset_QMUX_BL2_0_CANDBL_15_2_0),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O20_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx7272z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7272z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx7272z4 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N20_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx40650z14 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_rollback_data ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx13936z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx40650z14 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40650z13 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx52499z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx40650z12-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (reset_QMUX_BL2_0_CANDBL_13_2_0),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx40650z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z12-INV ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52499z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_12_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L20_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx11785z2 ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_start ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx11785z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx11785z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx11785z5 ),   
    .TBS (VCC),
    .CZ (L20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K20_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (reset_QMUX_BL2_0_CANDBL_11_2_0),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx2912z2 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_10_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_10_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx10788z5 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx10788z5 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J20_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx10788z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx10788z2 ),
    .TBS (VCC),
    .CZ (J20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I20_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I20_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_current_endp[0] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx61311z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_out_xfr_state[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_start ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx10788z6 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (H20_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[6].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_put_addr[0][5] ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx19071z17 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx19071z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19071z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx19071z15 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_get_addr[0][5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19071z14 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 F20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F20_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (F20_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (F20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_5_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E20_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (E20_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (E20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D20_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[5] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D20_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (D20_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (D20_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AA19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA19_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[2][3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx53078z3 ),
    .TBS (VCC),
    .CZ (AA19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[7].I1_Z19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR3_0_CANDBR_26_3_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[7] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z19_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z258 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z257 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx39871z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y19_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (reset_QMUX_BR2_0_CANDBR_25_2_0),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx57066z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx44856z2 ),
    .TBS (VCC),
    .CZ (Y19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[2].I1_X19_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR3_0_CANDBR_24_3_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[2] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx38847z73 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z257 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z278-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z256 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53693z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx57168z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx16978z9 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx55174z1-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[2] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle_8n5s5 ),   
    .BSL (reset_QMUX_BR2_0_CANDBR_23_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx55174z1-INV ),
    .TBS (VCC),
    .CZ (W19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41071z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z9 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58828z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41071z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_current_endp[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U19_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z205 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z204 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z204 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38847z222-INV ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z203 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T19_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx44739z3 ),
    .FS (reset_QMUX_BR2_0_CANDBR_20_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.nx41071z1 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx55365z10 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (reset_QMUX_BR2_0_CANDBR_20_2_0),
    .TSL (\u_AL4S3B_FPGA_IP.nx27429z4 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx8269z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_rollback_in_xfr ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx8269z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_in_xfr_state[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx16978z11 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (reset_QMUX_BR2_0_CANDBR_19_2_0),
    .TB2 (\u_AL4S3B_FPGA_IP.nx16978z10 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx55365z11 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z11 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z9 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx8269z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx7272z3 ),
    .TBS (VCC),
    .CZ (S19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R19_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx55365z11 ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z10 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx55365z10 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .TBS (VCC),
    .CZ (R19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[5] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.N_11 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .TBS (VCC),
    .CZ (Q19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_reg_oe_shift_reg[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx10788z3 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),
    .BAB (\u_AL4S3B_FPGA_IP.nx64008z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx10788z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (O19_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (O19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (O19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx27429z4 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx40650z16 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_out_ep_data_avail_r1.I1_M19_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_13_2_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_13_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx37772z2 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_avail_r1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M19_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx40650z4 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx40650z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40650z11 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z12-INV ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40650z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 L19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_12_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L19_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx18074z2 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx40650z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx40650z13 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx40650z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40650z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z13 ),
    .TBS (VCC),
    .CZ (L19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_out_ep_data_get_r1.I1_K19_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_11_2_0),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_11_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_out_ep_data_get_r1 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K19_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx3346z6 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx3346z6 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx40650z16 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37772z1 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 I19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_9_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_start ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (I19_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (I19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ),   
    .TBS (VCC),
    .CZ (I19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx40650z2 ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx40650z15 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx43641z2 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (H19_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[7] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G19_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (G19_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (G19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 F19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F19_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (F19_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .TBS (VCC),
    .CZ (F19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_5_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E19_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (E19_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (E19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D19_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_4_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D19_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (D19_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (D19_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z18_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx16978z6 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38847z72 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (reset_QMUX_BR2_0_CANDBR_26_2_0),   
    .TSL (\u_AL4S3B_FPGA_IP.nx39871z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx39871z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z281 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[7] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z280 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Y18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_25_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx59825z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx59825z2 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx59825z2 ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx16978z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TZ (NET_LR80),
    .BSL (\u_AL4S3B_FPGA_IP.nx59825z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TBS (VCC),
    .CZ (Y18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_24_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx59825z3 ),
    .F1 (\u_AL4S3B_FPGA_IP.nx58828z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx58828z2-INV ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx58828z2-INV ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z104 ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z280 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z293-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z279 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx59825z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[2][1] ),   
    .TBS (VCC),
    .CZ (X18_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55174z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_data_toggle[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W18_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (reset_QMUX_BR2_0_CANDBR_23_2_0),   
    .TSL (\u_AL4S3B_FPGA_IP.nx59825z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx58828z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx57168z1 ),   
    .BSL (reset_QMUX_BR2_0_CANDBR_23_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx55174z1-INV ),
    .TBS (VCC),
    .CZ (W18_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V18_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (reset_QMUX_BR2_0_CANDBR_22_2_0),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx8269z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55174z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U18_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx44739z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx59825z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx59825z3 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[1].I1_T18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR3_0_CANDBR_20_3_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T18_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx40650z7 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx40650z6 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx44739z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx44739z5 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx44739z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40650z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx40650z6 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[5].I1_S18_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR3_0_CANDBR_19_3_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[5] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx44739z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[1] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_data_toggle[0] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx8269z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx8269z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx64008z4 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R18_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx55365z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx35480z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TBS (VCC),
    .CZ (R18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 Q18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35480z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q18_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .BA1 (\u_AL4S3B_FPGA_IP.nx56989z1-INV ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .TZ (NET_LR85),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_tx_inst_oe_shift_reg[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx35480z1 ),
    .TBS (VCC),
    .CZ (Q18_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (VCC),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_16_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx48976z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),
    .F2 (NET_LR85),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx10788z3 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_valid ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),
    .TZ (\u_AL4S3B_FPGA_IP.nx40650z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pkt_end ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z10 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_15_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx3346z5 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx3346z4 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx3346z6 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx3346z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx3346z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (NET_LR103),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_out_ep_data_valid.N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx19071z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .TBS (VCC),
    .CZ (NET_LR103),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M18_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx18074z3 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx18074z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_12_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BL2_0_CANDBL_12_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_out_pe_inst_ep_state[0][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx3346z6 ),
    .BB2 (VCC),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L18_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx18074z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z16 ),
    .TBS (VCC),
    .CZ (L18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .QDS (VCC),
    .QST (reset_QMUX_BL2_0_CANDBL_11_2_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx44724z5 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K18_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (K18_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 J18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .QDS (VCC),
    .QST (reset_QMUX_BL2_0_CANDBL_10_2_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J18_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J18_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (J18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 I18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_9_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I18_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (I18_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (I18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 H18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (H18_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G18_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F18_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (F18_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (F18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E18_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_5_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (E18_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (E18_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (E18_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AB17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB17_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z137 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z136 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TA2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z137 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AB17_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA17_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z288 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z286 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z284 ),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z288 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z17_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z286 ),
    .BB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx39871z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z284 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[7] ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 Y17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y17_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y17_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z188 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx16978z7 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_M2U_FIFO_WDATA_reg[3].I1_X17_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_QMUX_BR3_0_CANDBR_24_3_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_m2u_din[3] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z188 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z187 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38847z194 ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx38847z194 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx38847z187 ),   
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TZ (X17_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38847z178 ),
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[3] ),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (W17_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z196 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z199 ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z196 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z194 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (W17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 V17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3346z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[5] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[5] ),
    .F2 (GND),   
    .F1 (NET_LR86),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z73 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z75 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TZ (NET_LR86),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z75 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3346z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[2] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[2] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z206 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[4] ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx40650z6 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx59825z4 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (U17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.nx40650z6 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx40650z5 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[1] ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx44739z5 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (T17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41420z1 ),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_19_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z14 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx40650z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx8269z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx40650z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx38464z14 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z4 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 R17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .F2 (NET_LR96),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx40650z5 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx40650z4 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .TZ (NET_LR96),
    .BSL (reset_QMUX_BR2_0_CANDBR_18_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx40650z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41420z1 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q17_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Q17_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P17_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (P17_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O17_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .TBS (VCC),
    .CZ (O17_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N17_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_end_strobe_flag ),   
    .TBS (VCC),
    .CZ (N17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M17_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[2] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bit_phase[1] ),   
    .TBS (VCC),
    .CZ (M17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.nx65472z1 ),
    .QDS (VCC),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L17_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L17_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (L17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history[2].I1_K17_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_11_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx44724z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[2] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TZ (K17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx16470z1 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history[0].I1_J17_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_10_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J17_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (J17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx44724z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx10060z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history_h25.I1_I17_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_9_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (I17_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx10060z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (I17_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .TBS (VCC),
    .CZ (I17_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (H17_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (H17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G17_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F17_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_6_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_data[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F17_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (F17_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (F17_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AC16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC16_QZ_),
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TZ (AC16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z129 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AB16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB16_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB16_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z136 ),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z129 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (NET_LR57),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AB16_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA16_QZ_),
    .F2 (NET_LR57),
    .F1 (NET_LR56),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[1] ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TZ (AA16_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z109 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_26_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_26_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx24438z4 ),
    .BB2 (GND),
    .BB1 (VCC),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx24438z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx15981z2 ),   
    .TBS (VCC),
    .CZ (Z16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_25_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (reset_QMUX_BR2_0_CANDBR_25_2_0),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .F2 (GND),
    .F1 (NET_LR80),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx16978z2 ),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx15981z3 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx24438z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx16978z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx16978z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z4 ),
    .TBS (VCC),
    .CZ (Y16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 X16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[4] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TZ (X16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z178 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3346z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[4] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[4] ),
    .F2 (GND),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ),
    .BB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_rom_addr_2 ),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z199 ),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z239 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[4].I1_V16_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_22_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9717z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V16_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V16_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (V16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[2].I1_U16_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_21_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9717z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx38847z217 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z215 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z215 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z207 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z206 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z217 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),
    .F2 (NET_LR59),
    .F1 (NET_LR58),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[2] ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[4] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ),
    .TZ (T16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[2] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[2] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx40650z7 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 S16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[2] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (S16_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z164 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z168 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TZ (NET_LR59),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S16_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[8] ),   
    .F2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),   
    .F1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z166 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z166 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z164 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (R16_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Q16_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Q16_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 P16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_16_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_pid[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (P16_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (P16_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (O16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (O16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_14_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (M16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L16_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65472z1 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TBS (VCC),
    .CZ (L16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx16470z1 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_raw.N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx44724z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx44724z5 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K16_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TBS (VCC),
    .CZ (K16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_line_history_h0.I1_J16_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_10_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J16_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[0] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history[1] ),   
    .TBS (VCC),
    .CZ (J16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_packet_valid.I1_I16_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_9_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[8].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_packet_valid ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h0 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_history_h25 ),   
    .TBS (VCC),
    .CZ (I16_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_8_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[8] ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (H16_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_data ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G16_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_7_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx29002z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_rx_data_buffer[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_data ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_rx_data_buffer[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (G16_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G16_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TZ (AC15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z114 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AB15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AB15_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB15_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z274 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z268 ),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TZ (NET_LR63),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z274 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA15_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx38847z126 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z124 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z124 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z119 ),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z114 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z109 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (NET_LR56),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z126 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z15_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z120 ),   
    .BB2 (GND),
    .BB1 (NET_LR63),
    .BA2 (GND),
    .BA1 (NET_LR62),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z120 ),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z119 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[6] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y15_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.nx3346z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx51357z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx16978z3 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx15981z3 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51861z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_state[0][0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx16978z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 X15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X15_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z228 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (X15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3346z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[6] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[6] ),
    .F2 (NET_LR61),
    .F1 (NET_LR60),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[5] ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z232 ),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z228 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z232 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TZ (W15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx38847z239 ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .CZ (NET_LR60),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[5].I1_V15_MF_LOGIC3  (   
    .QRT (reset_QMUX_BR2_0_CANDBR_22_2_0),
    .QCK (WB_CLK_QMUX_BR0_0_CANDBR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9717z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V15_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .BA1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .TZ (V15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z232 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[5] ),
    .F2 (NET_LR98),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx38464z10 ),
    .FZ (NET_LR82),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38464z7 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx38464z7 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[5] ),
    .TZ (NET_LR98),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (U15_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[5] ),   
    .F2 (NET_LR82),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx38464z12 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z5 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx51357z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_pkt_start_in_q ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx19071z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx52354z4 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S15_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .BA1 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TZ (S15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z168 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 R15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[2] ),   
    .F2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z149 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .TB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z149 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z149 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TZ (R15_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z158 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BR1_0_CANDBR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q15_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q15_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Q15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_15_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ),   
    .TZ (O15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z16 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_14_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx49973z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx48976z1 ),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N15_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (N15_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_13_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ),   
    .F2 (GND),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (M15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65472z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .TBS (VCC),
    .CZ (M15_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_12_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_pid ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx65472z2 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65472z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65472z4 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L15_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx65472z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx65472z5 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx65472z2 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_11_1_0),
    .QCKS (VCC),
    .QEN (VCC),   
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_dvalid_raw.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65472z3 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_raw ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx15339z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_line_state_valid ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].I1_J15_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_10_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_10_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx65472z5 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (J15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].I1_I15_MF_LOGIC3  (   
    .QRT (reset_QMUX_BL2_0_CANDBL_9_2_0),
    .QCK (clk_48mhz_QMUX_BL1_0_CANDBL_9_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I15_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H15_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_BL0_0_CANDBL_8_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_sync[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H15_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (H15_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (H15_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AC14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9848z6 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC14_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx9848z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx28845z3 ),   
    .TBS (VCC),
    .CZ (AC14_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx13836z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB14_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z268 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx9848z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx28845z3 ),
    .TBS (VCC),
    .CZ (AB14_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA14_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA14_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx27429z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z7 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AA14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z14_QZ_),
    .F2 (NET_LR95),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .FZ (NET_LR62),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx15981z4 ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx27429z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx27429z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx52354z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_in_pe_inst_ep_put_addr[0][5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 Y14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Y14_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z265 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx38847z265 ),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx27429z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TBS (VCC),
    .CZ (NET_LR95),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_ctrl_xfr_state[2].I1_X14_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X14_FZ_),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx3346z5 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx3346z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50360z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z5 ),
    .TBS (VCC),
    .CZ (X14_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx38847z245 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z244 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z251 ),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z244 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (NET_LR61),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.modgen_rom_ix407_NOT_net_address[3] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z251 ),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[6].I1_V14_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_22_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9717z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V14_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BB1 (VCC),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx38847z100 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z96 ),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z95 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z96 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 U14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[9] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[2] ),
    .F2 (GND),   
    .F1 (NET_LR97),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38464z10 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[2] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[2] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z100 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[6] ),
    .TBS (VCC),   
    .CZ (NET_LR97),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[6] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T14_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (T14_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38847z207 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z151 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z154 ),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z158 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx38847z147 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .TZ (NET_LR58),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S14_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx38847z149 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z151 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z147 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx41738z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_tkn ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[6].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50970z15 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx50970z15 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50970z16 ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx50970z16 ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z14 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.nx49973z1 ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx50970z18 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx50970z2 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx50970z14 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50970z18 ),
    .TBS (VCC),
    .CZ (N14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (M14_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L14_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L14_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (L14_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].I1_K14_MF_LOGIC3  (   
    .QRT (reset_CANDTL_11_2_0),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (K14_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].I1_J14_MF_LOGIC3  (   
    .QRT (reset_CANDTL_10_2_0),
    .QCK (clk_48mhz_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[1].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (J14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx65472z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].I1_I14_MF_LOGIC3  (   
    .QRT (reset_CANDTL_9_2_0),
    .QCK (clk_48mhz_CANDTL_9_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I14_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H14_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_8_1_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H14_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (H14_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_pkt_start_strobe_flag ),   
    .TBS (VCC),
    .CZ (H14_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC13_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx9848z7 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx28845z3 ),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx28845z3 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx28845z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx13836z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx12839z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx28845z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx9848z7 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx9848z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AB13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx12839z1 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB13_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx13836z3 ),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx13836z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx28845z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx13836z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx13836z5 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA13_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA13_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx13836z4 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx13836z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.I1_Z13_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_26_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_FIFO_out_we.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_push ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z13_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx51357z13 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx52354z7 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx27429z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z6 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (Z13_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_ctrl_xfr_state[1].I1_Y13_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_25_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.nx51357z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y13_FZ_),
    .BB2 (GND),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx52354z8 ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx3346z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx50360z4 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx51357z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .TBS (VCC),
    .CZ (Y13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X13_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx50360z4 ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx52354z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50360z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx52354z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50360z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50360z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3346z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[3] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (W13_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z245 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (W13_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[3].I1_V13_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_22_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9717z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V13_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (NET_LR53),   
    .TB1 (NET_LR52),
    .TA2 (NET_LR55),
    .TA1 (NET_LR54),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TZ (V13_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx38847z95 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[5] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[6] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_RDOUT_rtlcGen0[0] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[10] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_endp[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (U13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TZ (U13_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .CZ (NET_LR54),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[9] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T13_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TZ (T13_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .CZ (NET_LR53),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 S13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[7] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[6].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx38847z151 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38847z154 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (S13_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[9].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[9].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (R13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (R13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[8] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[9] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[8].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (Q13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_16_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[8].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (P13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (P13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx41738z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[8] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_not_dvalid_pid ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_full_pid[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (O13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (O13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[13].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[13].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[12].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[12].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[12] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z8 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 L13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[10].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx41738z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_dvalid_crc ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L13_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (L13_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K13_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[11].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[11] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[10] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[11].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (K13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].I1_J13_MF_LOGIC3  (   
    .QRT (reset_CANDTL_10_2_0),
    .QCK (clk_48mhz_CANDTL_10_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx36442z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_bitstuff_history[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FS (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_bitstuff_history[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (J13_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (J13_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28845z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD12_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx9848z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx28845z3 ),   
    .TBS (VCC),
    .CZ (AD12_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AC12_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC12_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx9848z7 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx28845z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx11842z5 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx28845z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx28845z3 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx28845z3 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx28845z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx28845z10 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx28845z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .TBS (VCC),
    .CZ (AB12_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AA12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_reset ),
    .QDI (\u_AL4S3B_FPGA_IP.nx34721z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .F2 (GND),
    .F1 (VCC),
    .FS (reset_QMUX_TR2_0_CANDTR_27_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_not_reset ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx28845z10 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_in_ep_stall ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51861z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx13836z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx25832z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_in_data_transfer_done_in_q ),   
    .F2 (NET_LR81),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx15981z18 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15981z4 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_detect_in_data_transfer_done_in_q ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx15981z18 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (Z12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3346z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[0] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[0] ),
    .F2 (GND),   
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx52354z9 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx51861z3 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx16978z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51861z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx52354z9 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51861z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx52354z8 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_ctrl_xfr_state[0].I1_X12_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X12_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx52354z8 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_ctrl_xfr_state[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx52354z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx52354z6 ),
    .TBS (VCC),
    .CZ (X12_CZ_),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[0].I1_W12_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_23_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9717z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),
    .FS (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx9717z1 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx52354z5 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx52354z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx52354z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z2 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (W12_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_dev_addr_i[1].I1_V12_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_22_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx9717z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z83 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .TZ (V12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TBS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[3] ),
    .CZ (NET_LR52),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ),
    .F2 (GND),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr_7n5s1[0] ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[0] ),
    .TZ (U12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[1] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[0] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z7 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 T12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[10] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T12_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[0] ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx38464z13 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx38464z12 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_dev_addr[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38464z13 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 S12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (S12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (S12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[10].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[10] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[10].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (R12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (R12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[11].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[11] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[11].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (Q12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 O12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[15].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx43779z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[15].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43779z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[14].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[14].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[13] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[14] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50970z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z7 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[9].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[10].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[9] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (M12_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx50970z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50970z8 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z5 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 L12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[9].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .BB1 (VCC),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_full_pid[1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z13 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .TBS (VCC),
    .CZ (L12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K12_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[4].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (K12_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K12_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AD11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AD11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD11_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx28845z3 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD11_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx28845z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx26851z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx11842z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC11_FZ_),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx28845z3 ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx28845z3 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx28845z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx11842z5 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx11842z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx11842z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TBS (VCC),   
    .CZ (AC11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 AB11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx26851z4 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB11_FZ_),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx28845z3 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx9848z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx9848z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx26851z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TBS (VCC),
    .CZ (AB11_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA11_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx26851z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx9848z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx11842z3-INV ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx11842z3-INV ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx11842z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx26851z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx26851z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx15981z5 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx51357z14 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx25832z1 ),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx27429z3 ),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),   
    .TA1 (\u_AL4S3B_FPGA_IP.nx27429z3 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx51861z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51861z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51861z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx51861z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51861z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx3346z2 ),
    .FS (reset_QMUX_TR2_0_CANDTR_25_2_0),
    .FZ (\u_AL4S3B_FPGA_IP.nx3346z1 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx15981z5 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx51357z14 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx52354z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z13 ),
    .BSL (reset_QMUX_TR2_0_CANDTR_25_2_0),   
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_save_dev_addr.I1_X11_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_24_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx55632z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx55632z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),
    .F2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),
    .FZ (\u_AL4S3B_FPGA_IP.nx55632z1 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_save_dev_addr ),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx34721z5 ),
    .TZ (NET_LR77),
    .BSL (\u_AL4S3B_FPGA_IP.nx3346z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx55632z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W11_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[0][7] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx3346z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51357z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx52354z3 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (W11_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx3346z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[1] ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_new_dev_addr[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (V11_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx38847z83 ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_addr[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[1] ),
    .TZ (NET_LR55),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (V11_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_21_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[0] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (U11_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (U11_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx15339z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[3] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_rx_addr[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (T11_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (T11_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (T11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[3].N_11 ),   
    .BB2 (reset_QMUX_TR2_0_CANDTR_19_2_0),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),
    .TZ (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_out_ep_setup ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx50862z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R11_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R11_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[0].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (Q11_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_reg_out_ep_data_valid.N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_out_ep_data_valid ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P11_FZ_),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (P11_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_15_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[1].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (O11_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (O11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx63061z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[2].N_11 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx50970z3 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx63061z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50970z11 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 M11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (GND),   
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M11_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (M11_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[15] ),   
    .TBS (VCC),
    .CZ (M11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[1].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx50970z13 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50970z12 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z12 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx25895z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_din ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx25895z1 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (K11_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),   
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[3].I1_J11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[3] ),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[11] ),   
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[3] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z202-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\WBs_ADR[7] ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.usb_pid[3] ),
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z4 ),
    .TAB (\WBs_ADR[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[3] ),
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z4 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I11_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[8] ),
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[0] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z105-INV ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[0] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z2 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z7 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z3 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[0].I1_H11_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_3_0),
    .QCK (WB_CLK_CANDTL_8_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[0] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[0] ),
    .FS (\WBs_ADR[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z6 ),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z5 ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z6 ),   
    .TAB (\WBs_ADR[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z4 ),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 G11_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G11_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G11_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\WBs_ADR[3] ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),
    .TAB (\WBs_ADR[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z16 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (G11_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 AC10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC10_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (AC10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (AC10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB10_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx24438z3 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][5] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][7] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34721z8 ),
    .BSL (reset_QMUX_TR2_0_CANDTR_28_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx28845z5 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx28845z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 AA10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][5] ),   
    .F2 (NET_LR72),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx34721z7 ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx34721z1 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx3346z3 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx3346z3 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx34721z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .TZ (NET_LR72),
    .BSL (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx28845z6 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx28845z5 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx53855z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx51861z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ),
    .F2 (\u_AL4S3B_FPGA_IP.nx15981z5 ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx51357z14 ),
    .FZ (NET_LR81),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Z10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx9848z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx9848z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][2] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx34721z6 ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx3346z3 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx34721z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx9848z4 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx3346z2 ),
    .BSL (reset_QMUX_TR2_0_CANDTR_25_2_0),
    .BAB (\u_AL4S3B_FPGA_IP.nx28845z5 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53855z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ),   
    .F2 (NET_LR77),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx9848z4 ),
    .BB2 (\u_AL4S3B_FPGA_IP.nx34721z4 ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34721z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx34721z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34721z6 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34721z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W10_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx15981z16 ),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx51357z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx15981z15 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx15981z15 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx15981z6 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z5 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 V10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_wValue[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V10_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx51357z4 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx51357z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx51357z10-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z3 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (V10_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx581z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[0][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U10_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx50862z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx581z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50862z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50862z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_20_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx46283z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_frame_num_48[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T10_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50862z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx50862z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50862z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 S10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_19_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[4] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[5] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[4].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (S10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx63287z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50862z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 R10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_18_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[2].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[3] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[2].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (R10_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (R10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Q10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_QMUX_TR1_0_CANDTR_17_1_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx37238z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[1].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[1] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_token_payload[2] ),   
    .FS (\u_AL4S3B_FPGA_IP.nx11272z1 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_token_payload[1].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx51357z5 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx51357z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx51357z7 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51357z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P10_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P10_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O10_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][3] ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx51357z7 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 N10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[4].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[4].N_11 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z10 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50970z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx50970z10 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[5].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[5].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx50970z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx50970z9 ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx50970z4 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (M10_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[8].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[8].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ),   
    .TB2 (\WBs_ADR[6] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[8] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50970z9 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_11_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[3] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc5[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc5[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\WBs_ADR[6] ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z16 ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z12 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (K10_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[6].I1_J10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[6] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z2 ),
    .F1 (GND),   
    .FS (NET_LR92),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z1 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[6] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[7] ),   
    .TAB (\WBs_ADR[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24265z2 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (J10_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I10_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z3 ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ),
    .FZ (NET_LR92),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\WBs_ADR[7] ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z12 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z9 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z13 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z8 ),
    .BSL (\WBs_ADR[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4-INV ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z13 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[0].I1_H10_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_8_3_0),
    .QCK (WB_CLK_CANDTL_8_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[0] ),
    .F2 (GND),   
    .F1 (\WBs_ADR[7] ),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4-INV ),
    .FZ (NET_LR93),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[3] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4-INV ),
    .TAB (\WBs_ADR[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z3 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (H10_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 G10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G10_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ),   
    .F1 (GND),
    .FS (NET_LR93),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[2] ),
    .TSL (\WBs_ADR[3] ),   
    .TAB (\WBs_ADR[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z5 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (G10_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 F10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F10_QZ_),
    .F2 (VCC),
    .F1 (\WBs_ADR[4] ),
    .FS (\WBs_ADR[3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ),   
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (clk_sel),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\WBs_ADR[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z15 ),   
    .TZ (F10_TZ_),
    .BSL (\WBs_ADR[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[0] ),
    .TBS (\WBs_ADR[6] ),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z9 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E10_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E10_QZ_),
    .F2 (GND),
    .F1 (\WBs_ADR[3] ),
    .FS (\WBs_ADR[4] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z15 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (E10_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[4].I1_AE9_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_31_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[4] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE9_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE9_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AE9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[6].I1_AD9_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_30_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[6] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD9_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD9_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AD9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AC9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (AC9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 AB9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][4] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][0] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34721z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx34721z8 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34721z9 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx34721z7 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx34721z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx34721z7 ),
    .FZ (NET_LR79),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (NET_LR78),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (NET_LR79),
    .TAB (\u_AL4S3B_FPGA_IP.nx28845z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx28845z6 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx28845z9 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx53855z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[0] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51357z21 ),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx9848z3 ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Z9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx51861z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx26851z3 ),
    .TBS (VCC),
    .CZ (Z9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx53855z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Y9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34721z3 ),
    .TBS (VCC),
    .CZ (Y9_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][4] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][6] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][7] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx34721z5 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (X9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 W9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][6] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15981z17 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx15981z13 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx15981z12 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx15981z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx15981z11 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx15981z7 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z6 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx51357z10-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][4] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.nx15981z14 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx15981z13 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (V9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[0].I1_U9_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_21_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.nx742z1 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx742z1 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx50862z2 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 T9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_20_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T9_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx35307z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx50862z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx35307z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[3].I1_S9_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_19_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S9_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx63287z2 ),
    .TBS (VCC),
    .CZ (S9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][6] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][7] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][7] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z6 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 P9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[6] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (O9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 N9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_14_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[3].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[3] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[3].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (N9_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (N9_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_13_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[6].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[6].N_11 ),   
    .BB2 (\WBs_ADR[2] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z4 ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (clk_48mhz_CANDTL_12_1_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx65055z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[7].N_11 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[7] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx65055z3 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_crc16[6] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_fs_pe_inst_usb_fs_rx_inst_reg_crc16[7].N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z4 ),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (L9_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z6 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z3 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K9_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K9_FZ_),   
    .BB2 (\WBs_ADR[2] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[2].I1_J9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[2] ),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[10] ),   
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[2] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z146-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z1 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (J9_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[1].I1_I9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_3_0),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[1] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (I9_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z7 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[1] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[1] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z1 ),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_8_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[6] ),
    .QDS (VCC),
    .QST (WB_RST_FPGA_CANDTL_8_3_0),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[6] ),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[14] ),
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[6] ),   
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z278-INV ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z10 ),
    .BB1 (VCC),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),
    .TAB (\WBs_ADR[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx50707z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.usb_pid[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[6] ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[1].I1_G9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_3_0),
    .QCK (WB_CLK_CANDTL_7_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[1] ),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[9] ),   
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[1] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z142-INV ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[4] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.usb_pid[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z7 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ),
    .BAB (\WBs_ADR[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[5].I1_F9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_3_0),
    .QCK (WB_CLK_CANDTL_6_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[5] ),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[13] ),   
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[5] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z255-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z10 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.usb_pid[5] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z15 ),
    .BAB (\WBs_ADR[6] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_clk_ctrl_reg.I1_E9_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_3_0),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59928z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (clk_sel),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .F1 (VCC),   
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z1 ),
    .FZ (NET_LR64),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ),
    .TAB (\WBs_ADR[2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59928z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z15 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 C9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (nx24538z1),
    .QCKS (GND),   
    .QEN (VCC),
    .QDI (\clk_switch_0_reg_dff_clk1p.N_11 ),
    .QDS (VCC),
    .QST (GND),
    .QZ (clk_switch_0_dff_clk1p),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (C9_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (C9_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (C9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 B9_MF_LOGIC3 (
    .QRT (GND),
    .QCK (nx24538z1),
    .QCKS (VCC),   
    .QEN (VCC),
    .QDI (clk_switch_0_dff_clk1p),
    .QDS (VCC),   
    .QST (GND),
    .QZ (clk_switch_0_dff_clk1n),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B9_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (B9_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (B9_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[7].I1_AE8_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_31_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_31_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[7] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AE8_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AE8_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AE8_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[5].I1_AD8_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_30_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[5] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD8_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD8_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AD8_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[3].I1_AC8_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_29_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[3] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC8_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC8_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AC8_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AB8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB8_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx34721z8 ),
    .TZ (NET_LR78),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (AB8_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_27_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx53855z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx9848z3 ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx34721z3 ),   
    .TBS (VCC),
    .CZ (AA8_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx53855z2 ),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx51861z1 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (Z8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (Z8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx34721z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx26851z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx45727z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[3][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .TZ (Y8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ),
    .CZ (\u_AL4S3B_FPGA_IP.nx51357z16 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 X8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx56994z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[1][7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X8_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx51357z25 ),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.nx51357z25 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z24 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[4] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx51357z25 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15981z12 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][5] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx15981z17 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z16 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 V8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15981z10 ),
    .BB2 (VCC),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.nx15981z10 ),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx51357z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z8 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx15981z8 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx15981z9 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z7 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[1].I1_U8_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_21_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U8_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TBS (VCC),
    .CZ (U8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 T8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (T8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (T8_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx63287z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[0] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx64284z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_modgen_counter_setup_data_addr_reg_q[2].I1_S8_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_19_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_19_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx742z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_setup_data_addr[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (S8_FZ_),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.nx63287z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (S8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx64284z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TBS (VCC),
    .CZ (S8_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R8_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R8_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (R8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q8_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][0] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][2] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z5 ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (Q8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 P8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx40349z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[7][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P8_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P8_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (P8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[7].I1_O8_MF_LOGIC3  (   
    .QRT (reset_CANDTL_15_2_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[7] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O8_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43318z4 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx43318z4 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O8_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .TBS (VCC),
    .CZ (O8_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[6].I1_N8_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (\u_AL4S3B_FPGA_IP.nx41324z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[6] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (N8_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),   
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx41324z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43318z3 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 M8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M8_QZ_),
    .F2 (GND),
    .F1 (NET_LR91),
    .FS (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx23303z2 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ),
    .TZ (NET_LR91),
    .BSL (\u_AL4S3B_FPGA_IP.nx43318z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43318z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43318z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 L8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L8_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L8_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z4 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\WBs_ADR[6] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_m2u_pushflag[2] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z1 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 K8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K8_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z4 ),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z3 ),
    .BB2 (\WBs_ADR[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ),
    .BSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z7 ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[2].I1_J8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[2] ),
    .F2 (\WBs_ADR[8] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z6 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.usb_pid[2] ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[2] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z5 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z6 ),
    .BAB (\WBs_ADR[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx54695z5 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_accel_intn_ctrl_reg[3].I1_I8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_3_0),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx46382z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .F2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z7 ),
    .BB2 (\WBs_ADR[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[8] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx55692z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H8_QZ_),
    .F2 (VCC),
    .F1 (\WBs_ADR[8] ),
    .FS (\WBs_ADR[5] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z4-INV ),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z10 ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .TAB (\WBs_ADR[8] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z13 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[4].I1_G8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_3_0),
    .QCK (WB_CLK_CANDTL_7_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[4] ),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[12] ),   
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[4] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z222-INV ),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.usb_pid[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z16 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z13 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[7].I1_F8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_3_0),
    .QCK (WB_CLK_CANDTL_6_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[7] ),
    .F2 (\u_AL4S3B_FPGA_IP.usb_pid[15] ),   
    .F1 (\u_AL4S3B_FPGA_IP.usb_pid[7] ),
    .FS (\u_AL4S3B_FPGA_IP.dup_0_rom_addr[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx38847z293-INV ),
    .BB2 (\WBs_ADR[3] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z10 ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.usb_pid[7] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z11 ),
    .BAB (\WBs_ADR[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z10 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[5].I1_E8_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_3_0),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[5] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[5] ),
    .F2 (VCC),   
    .F1 (NET_LR64),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[5] ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z11 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[5] ),
    .TSL (\WBs_ADR[7] ),
    .TAB (\WBs_ADR[8] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[5] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx51704z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 C8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (Sys_Clk1),
    .QCKS (VCC),   
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (clk_switch_0_dff_clk0p),
    .F2 (GND),
    .F1 (clk_sel),
    .FS (clk_switch_0_dff_clk0n),
    .FZ (\clk_switch_0_reg_dff_clk1p.N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (C8_TZ_),
    .BSL (clk_switch_0_dff_clk1n),   
    .BAB (clk_sel),
    .TBS (VCC),
    .CZ (C8_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 B8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (Sys_Clk1),
    .QCKS (VCC),   
    .QEN (VCC),
    .QDI (Aff),
    .QDS (VCC),
    .QST (GND),
    .QZ (Bff),
    .F2 (i1),
    .F1 (Bff),
    .FS (Sys_Clk1),
    .FZ (i1),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (Aff),
    .TA1 (GND),
    .TSL (clk_switch_0_dff_clk1n),
    .TAB (i1),
    .TZ (nx26903z2),
    .BSL (i1),   
    .BAB (Aff),
    .TBS (VCC),
    .CZ (nx24538z1),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 A8_MF_LOGIC3 (
    .QRT (GND),
    .QCK (Sys_Clk1),
    .QCKS (VCC),   
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (Aff),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (A8_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (A8_TZ_),
    .BSL (Bff),
    .BAB (Aff),   
    .TBS (VCC),
    .CZ (A8_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[0].I1_AD7_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_30_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_30_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[0] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AD7_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AD7_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AD7_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[1].I1_AC7_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_29_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_29_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[1] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AC7_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AC7_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AC7_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_usb2m4_serial_usb_m4_bridge_ep_inst_reg_usb_out_data_reg[2].I1_AB7_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_28_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_28_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx61182z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_din[2] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AB7_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AB7_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (AB7_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 AA7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (AA7_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (AA7_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx51357z21 ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx51357z21 ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (AA7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[1] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx51357z20 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Z7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Z7_QZ_),
    .F2 (NET_LR99),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.nx51357z20 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51357z19 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx51357z16 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx51357z16 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx51357z16 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),   
    .TZ (NET_LR87),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_rom_length[2] ),
    .TBS (VCC),   
    .CZ (NET_LR99),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Y7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),   
    .F2 (\u_AL4S3B_FPGA_IP.nx51357z16 ),
    .F1 (NET_LR87),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51357z15 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx51357z15 ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx51357z19 ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx51357z23 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx51357z14 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .TBS (VCC),   
    .CZ (Y7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 W7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W7_FZ_),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ),   
    .TZ (W7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z9 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 V7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_22_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx15981z14 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .TZ (V7_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][3] ),   
    .TBS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][2] ),   
    .CZ (\u_AL4S3B_FPGA_IP.nx15981z8 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 U7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_21_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx35307z1 ),
    .QDI (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_out_ep_data[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_raw_setup_data[6][0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (U7_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (U7_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (U7_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[10].I1_R7_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_18_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[10] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (R7_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[9] ),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[9] ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[10] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx28465z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx28465z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx43754z5 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx28465z2 ),
    .TBS (VCC),
    .CZ (R7_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[9].I1_Q7_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_17_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[9] ),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[9] ),
    .FS (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[10] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx58260z7-INV ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[9] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx28465z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx44751z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx44751z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[9] ),
    .TBS (VCC),
    .CZ (Q7_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[0].I1_P7_MF_LOGIC3  (   
    .QRT (reset_CANDTL_16_2_0),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P7_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P7_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.nx35778z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ),
    .TBS (VCC),
    .CZ (P7_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[9].I1_O7_MF_LOGIC3  (   
    .QRT (reset_CANDTL_15_2_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx44315z1 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[9] ),
    .F2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.nx43318z7 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx44315z1 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx35778z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[8] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx43754z5 ),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[1].I1_N7_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[1] ),   
    .F2 (GND),
    .F1 (NET_LR73),
    .FS (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx43754z3 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43318z4 ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .TZ (NET_LR73),
    .BSL (\u_AL4S3B_FPGA_IP.nx43318z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx35342z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[8].I1_M7_MF_LOGIC3  (   
    .QRT (reset_CANDTL_13_2_0),
    .QCK (WB_CLK_CANDTL_13_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[8].N_11 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[8] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx43318z6 ),
    .FS (\u_AL4S3B_FPGA_IP.nx43318z2 ),
    .FZ (\u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[8].N_11 ),
    .BB2 (GND),   
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z4 ),   
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z6 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z6 ),
    .BAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[3] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z5 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[0].I1_L7_MF_LOGIC3  (   
    .QRT (reset_CANDTL_12_2_0),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[0] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx43318z7 ),
    .FS (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx43318z6 ),   
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.nx43318z7 ),   
    .BA1 (GND),
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.FIFO_u2m_pop ),
    .BSL (\u_AL4S3B_FPGA_IP.nx35342z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx35342z1 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[15].I1_K7_MF_LOGIC3  (   
    .QRT (reset_CANDTL_11_2_0),
    .QCK (WB_CLK_CANDTL_11_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[15] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[3] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx35342z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43318z4 ),   
    .TBS (VCC),
    .CZ (K7_CZ_),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[3].I1_J7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[3] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[3] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (J7_FZ_),
    .BB2 (\WBs_ADR[6] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[3] ),
    .TB1 (GND),   
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z16 ),
    .BAB (\WBs_ADR[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_accel_intn_ctrl_reg[0].I1_I7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_3_0),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx46382z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (I7_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z4 ),
    .TB1 (VCC),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[4] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ),
    .BAB (\WBs_ADR[8] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx46382z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[4].I1_G7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_3_0),
    .QCK (WB_CLK_CANDTL_7_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[4] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[4] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (G7_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\WBs_ADR[3] ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z2 ),
    .BSL (\WBs_ADR[4] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx52701z3 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F7_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),   
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z1 ),
    .FZ (NET_LR65),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (\WBs_ADR[6] ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),   
    .TAB (\WBs_ADR[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),
    .BAB (\WBs_ADR[3] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[7].I1_E7_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_3_0),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24186z1 ),
    .QDI (\WBs_WR_DAT[7] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[7] ),
    .F2 (VCC),   
    .F1 (NET_LR65),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z4 ),
    .FZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[7] ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z11 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (E7_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[7] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx49710z4 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 D7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D7_QZ_),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z2 ),   
    .F1 (VCC),
    .FS (\WBs_ADR[4] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z6 ),
    .BB1 (VCC),   
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (\WBs_ADR[5] ),
    .TB1 (VCC),   
    .TA2 (VCC),
    .TA1 (VCC),
    .TSL (\WBs_ADR[7] ),
    .TAB (\WBs_ADR[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z6 ),   
    .BSL (\WBs_ADR[8] ),
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx14023z2 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 C7_MF_LOGIC3 (
    .QRT (GND),
    .QCK (Sys_Clk1),
    .QCKS (GND),   
    .QEN (VCC),
    .QDI (clk_switch_0_dff_clk0p),
    .QDS (VCC),   
    .QST (GND),
    .QZ (clk_switch_0_dff_clk0n),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C7_FZ_),
    .BB2 (VCC),
    .BB1 (clk_switch_0_dff_clk0n),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (C7_TZ_),
    .BSL (nx26903z2),
    .BAB (Sys_Clk1),
    .TBS (VCC),
    .CZ (nx26903z1),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Z6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_26_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Z6_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx28426z3 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx26432z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx26432z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TBS (VCC),
    .CZ (Z6_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx51357z24 ),
    .FS (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx51357z23 ),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[0] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx28426z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx30420z2 ),
    .TBS (VCC),
    .CZ (Y6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_24_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X6_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx30420z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .TA2 (GND),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx28426z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx30420z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx30420z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TBS (VCC),
    .CZ (X6_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W6_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx28426z2 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[6] ),   
    .TZ (\u_AL4S3B_FPGA_IP.nx30420z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[5] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx28426z2 ),
    .TBS (VCC),
    .CZ (W6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[8].I1_R6_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_18_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_18_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[8] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (R6_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (R6_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx43754z5 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z6 ),
    .TBS (VCC),
    .CZ (R6_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[1].I1_Q6_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_17_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[1] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (Q6_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx36775z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx36775z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[1] ),
    .TBS (VCC),   
    .CZ (Q6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[2].I1_P6_MF_LOGIC3  (   
    .QRT (reset_CANDTL_16_2_0),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[2] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P6_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ),
    .TA1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[1] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z19 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx37772z18 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx37772z19 ),
    .TBS (VCC),
    .CZ (P6_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[5].I1_O6_MF_LOGIC3  (   
    .QRT (reset_CANDTL_15_2_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O6_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (O6_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43318z4 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx37336z2 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[2].I1_N6_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.nx37336z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[2] ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .FS (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx43318z4 ),   
    .BB2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx37772z18 ),
    .BSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43318z7 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[17].I1_M6_MF_LOGIC3  (   
    .QRT (reset_CANDTL_13_2_0),
    .QCK (WB_CLK_CANDTL_13_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[17] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M6_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21486z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx39330z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .TBS (VCC),   
    .CZ (M6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[12].I1_L6_MF_LOGIC3  (   
    .QRT (reset_CANDTL_12_2_0),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (VCC),
    .QDS (\u_AL4S3B_FPGA_IP.nx2411z2 ),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[12] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (L6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2411z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx39330z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[14].I1_K6_MF_LOGIC3  (   
    .QRT (reset_CANDTL_11_2_0),
    .QCK (WB_CLK_CANDTL_11_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[14].N_11 ),
    .QDS (VCC),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[14] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx43318z6 ),
    .FS (\u_AL4S3B_FPGA_IP.nx417z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[14].N_11 ),
    .BB2 (VCC),   
    .BB1 (GND),
    .BA2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx417z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx43318z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[0] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1414z2 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_accel_intn_ctrl_reg[2].I1_J6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_10_3_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx46382z1 ),
    .QDI (\WBs_WR_DAT[2] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[2] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (J6_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[3] ),
    .TB1 (GND),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z3 ),
    .TAB (\WBs_ADR[8] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx53698z2 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (J6_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_accel_intn_ctrl_reg[1].I1_I6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_3_0),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx46382z1 ),
    .QDI (\WBs_WR_DAT[1] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_intn_ctrl[1] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (I6_FZ_),
    .BB2 (\WBs_ADR[6] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z8 ),
    .TA2 (VCC),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z1 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[0] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56689z14 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H6_QZ_),
    .F2 (GND),
    .F1 (NET_LR100),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[5] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z7-INV ),
    .TAB (\WBs_ADR[7] ),
    .TZ (NET_LR100),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (H6_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 G6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_7_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[14] ),
    .QDS (VCC),
    .QST (WB_RST_FPGA_CANDTL_7_3_0),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[14] ),
    .F2 (VCC),
    .F1 (\WBs_ADR[2] ),
    .FS (\WBs_ADR[6] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z16 ),
    .BB1 (GND),   
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z6 ),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z2 ),
    .BAB (\WBs_ADR[6] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[14].I1_F6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_3_0),
    .QCK (WB_CLK_CANDTL_6_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[14] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[14] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F6_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.usb_pid[14] ),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[14] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z5 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z5 ),
    .BAB (\WBs_ADR[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z4 ),
    .BBS2 (GND),   
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[12].I1_E6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_3_0),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[12] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[12] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),   
    .FZ (E6_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.usb_pid[12] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z2 ),
    .TAB (\WBs_ADR[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx58618z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ),
    .BAB (\WBs_ADR[4] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[12].I1_D6_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_3_0),
    .QCK (WB_CLK_CANDTL_4_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[12] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[12] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .BB2 (\WBs_ADR[11] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z2 ),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx58618z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[12] ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[12] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[12] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[12] ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 C6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C6_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24097z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx24097z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[7] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[7] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 B6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B6_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19112z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx19112z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[2] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[2] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 A6_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A6_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (A6_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[1] ),
    .TZ (\WBs_RD_DAT[1] ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (A6_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 Y5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_25_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Y5_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Y5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx28426z3 ),
    .TBS (VCC),
    .CZ (Y5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 X5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (X5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (X5_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx28426z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (X5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.nx28426z2 ),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 W5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_23_0_0),
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx24438z2 ),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),   
    .QZ (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (W5_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx28426z2 ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (W5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx28426z4 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx27429z2 ),
    .TBS (VCC),
    .CZ (W5_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 V5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (V5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (V5_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[3] ),
    .BA2 (GND),   
    .BA1 (VCC),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (V5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.u_usb2m4_serial_ctrl_ep_inst_bytes_sent[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx28426z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx28426z4 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 R5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R5_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z7 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43754z6 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Q5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q5_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[1] ),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx58260z5 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58260z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z7 ),
    .TBS (VCC),
    .CZ (NET_LR69),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (P5_QZ_),
    .F2 (GND),
    .F1 (NET_LR69),
    .FS (\u_AL4S3B_FPGA_IP.nx58260z7-INV ),
    .FZ (\u_AL4S3B_FPGA_IP.nx26471z4 ),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[12] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[1] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[2] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx43754z9 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx58260z7-INV ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx28465z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx25474z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[3].I1_O5_MF_LOGIC3  (   
    .QRT (reset_CANDTL_15_2_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[3] ),   
    .F2 (NET_LR76),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[0] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx58260z8 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx39330z2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.nx58260z4 ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z8 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx58260z12 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58260z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx43318z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx37336z2 ),
    .TBS (VCC),
    .CZ (O5_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[13].I1_N5_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[13] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N5_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx25474z2 ),   
    .TB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[13] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx25474z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx25474z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx25474z4 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TBS (VCC),
    .CZ (N5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[11].I1_M5_MF_LOGIC3  (   
    .QRT (reset_CANDTL_13_2_0),
    .QCK (WB_CLK_CANDTL_13_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[11] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M5_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43318z3 ),
    .BA2 (GND),
    .BA1 (VCC),   
    .TB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[12] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx26471z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx26471z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx43318z7 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43318z4 ),
    .TBS (VCC),
    .CZ (M5_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[12].I1_L5_MF_LOGIC3  (   
    .QRT (reset_CANDTL_12_2_0),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[12] ),   
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx36775z3 ),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),   
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[12] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx26471z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx26471z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx26471z3 ),
    .TBS (VCC),
    .CZ (L5_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[13].I1_K5_MF_LOGIC3  (   
    .QRT (reset_CANDTL_11_2_0),
    .QCK (WB_CLK_CANDTL_11_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[13] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K5_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43318z7 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[13] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx25474z4 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx1414z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx39330z2 ),
    .TBS (VCC),
    .CZ (K5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[18].I1_J5_MF_LOGIC3  (   
    .QRT (reset_CANDTL_10_2_0),
    .QCK (WB_CLK_CANDTL_10_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[18] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J5_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx39330z2 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J5_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx43318z7 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx43318z4 ),
    .TBS (VCC),
    .CZ (J5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Interrupt_en.I1_I5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_9_3_0),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z1 ),
    .QDI (\WBs_WR_DAT[0] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (I5_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z3 ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (I5_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ),   
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx39092z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H5_FZ_),   
    .BB2 (\WBs_ADR[3] ),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z3 ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z2 ),   
    .TAB (\WBs_ADR[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z12 ),
    .BAB (\WBs_ADR[6] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z3 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[9].I1_G5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_3_0),
    .QCK (WB_CLK_CANDTL_7_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[9] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[9] ),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),   
    .FZ (G5_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.usb_pid[9] ),   
    .TA2 (GND),
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z2 ),
    .TAB (\WBs_ADR[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z1 ),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (G5_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[9].I1_F5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_3_0),
    .QCK (WB_CLK_CANDTL_6_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[9] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[9] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (F5_FZ_),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[9] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z2 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (F5_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 E5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[13] ),
    .QDS (VCC),
    .QST (WB_RST_FPGA_CANDTL_5_3_0),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[13] ),
    .F2 (\WBs_ADR[4] ),   
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.usb_pid[13] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59615z2 ),
    .BB2 (VCC),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TB2 (\WBs_ADR[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[13] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59615z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59615z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx59615z2 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[13] ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[13].I1_D5_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_3_0),
    .QCK (WB_CLK_CANDTL_4_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[13] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[13] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D5_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx48266z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx48266z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[13] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[13] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 C5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[6] ),
    .TZ (\WBs_RD_DAT[6] ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (C5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 B5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (B5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx22103z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[5] ),
    .TZ (\WBs_RD_DAT[5] ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (B5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 A5_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A5_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (A5_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx22103z1 ),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (A5_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 R4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R4_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (R4_TZ_),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[8] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z7 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx28465z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 Q4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (Q4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (Q4_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[4] ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[3] ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z6 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx58260z7-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58260z5 ),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[8] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx58260z6 ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[3].I1_P4_MF_LOGIC3  (   
    .QRT (reset_CANDTL_16_2_0),
    .QCK (WB_CLK_CANDTL_16_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[3] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P4_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (P4_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx38769z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[3] ),
    .TBS (VCC),   
    .CZ (P4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[4].I1_O4_MF_LOGIC3  (   
    .QRT (reset_CANDTL_15_2_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[4] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[12] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (NET_LR75),
    .TAB (\u_AL4S3B_FPGA_IP.nx58260z11 ),
    .TZ (NET_LR76),
    .BSL (\u_AL4S3B_FPGA_IP.nx39330z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43318z7 ),   
    .TBS (VCC),
    .CZ (O4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_reg_halfper[16].I1_N4_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.nx43318z7 ),   
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[16] ),
    .F2 (GND),
    .F1 (NET_LR70),
    .FS (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx22483z4 ),
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[5] ),
    .TB2 (GND),   
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[12] ),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[13] ),   
    .TAB (\u_AL4S3B_FPGA_IP.nx26471z4 ),
    .TZ (NET_LR70),
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[13] ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[16] ),
    .TBS (VCC),
    .CZ (NET_LR75),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (VCC),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[11].I1_M4_MF_LOGIC3  (   
    .QRT (reset_CANDTL_13_2_0),
    .QCK (WB_CLK_CANDTL_13_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M4_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx26471z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx27468z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx27468z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[11] ),
    .TBS (VCC),
    .CZ (M4_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[18].I1_L4_MF_LOGIC3  (   
    .QRT (reset_CANDTL_12_2_0),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[18] ),   
    .F2 (GND),
    .F1 (NET_LR74),
    .FS (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[14] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx58260z12 ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),   
    .BA1 (\u_AL4S3B_FPGA_IP.nx20489z2 ),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[15] ),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[19] ),
    .TZ (NET_LR74),
    .BSL (\u_AL4S3B_FPGA_IP.nx20489z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),   
    .TBS (VCC),
    .CZ (L4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[14].I1_K4_MF_LOGIC3  (   
    .QRT (reset_CANDTL_11_2_0),
    .QCK (WB_CLK_CANDTL_11_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[14] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K4_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TA2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[14] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx22483z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx24477z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx24477z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[14] ),
    .TBS (VCC),
    .CZ (K4_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 J4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (J4_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (J4_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[18] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx20489z3 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 I4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (I4_QZ_),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Interrupt_en ),
    .FS (\u_AL4S3B_FPGA_IP.nx23303z2 ),
    .FZ (Interrupt_o),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (I4_TZ_),
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),   
    .CZ (I4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[10].I1_G4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_7_3_0),
    .QCK (WB_CLK_CANDTL_7_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[10] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[10] ),
    .F2 (\WBs_ADR[4] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.usb_pid[10] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56624z2 ),
    .BB2 (GND),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z3 ),   
    .TA1 (VCC),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx47716z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[9] ),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (G4_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[10].I1_F4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_3_0),
    .QCK (WB_CLK_CANDTL_6_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[10] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[10] ),
    .F2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),
    .F1 (VCC),   
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z4 ),
    .FZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[14] ),
    .BB2 (\WBs_ADR[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56624z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56624z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[10] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[10] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx56624z1 ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[11].I1_E4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_3_0),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[11] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[11] ),
    .F2 (\WBs_ADR[4] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.usb_pid[11] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57621z2 ),
    .BB2 (VCC),   
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx60612z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z9-INV ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[11] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57621z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57621z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57621z2 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[11] ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[11].I1_D4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_3_0),
    .QCK (WB_CLK_CANDTL_4_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[11] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[11] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D4_FZ_),
    .BB2 (\WBs_ADR[11] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (D4_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[10] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[10] ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 C4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C4_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C4_FZ_),   
    .BB2 (WBs_STB),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (WBs_WE),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx23303z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z2 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx23303z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z2 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx24239z1 ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_WBs_ACK_o.I1_B4_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_3_0),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .F2 (GND),
    .F1 (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .FS (\WBs_ADR[11] ),   
    .FZ (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\WBs_BYTE_STB[1] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (WBs_WE),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx23303z1 ),
    .BAB (WBs_STB),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z4 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 A4_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (A4_QZ_),
    .F2 (WBs_CYC),
    .F1 (GND),
    .FS (\WBs_ADR[11] ),
    .FZ (NET_LR94),
    .BB2 (\WBs_ADR[11] ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (\WBs_BYTE_STB[0] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (WBs_WE),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z4 ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx26672z2 ),
    .BSL (WBs_CYC),   
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23303z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 R3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (R3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (R3_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (R3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z7 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx42757z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[7].I1_Q3_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_17_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[7] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (Q3_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (Q3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx42757z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[7] ),
    .TBS (VCC),
    .CZ (Q3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (P3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P3_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (P3_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[3] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z9 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx38769z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[5].I1_O3_MF_LOGIC3  (   
    .QRT (reset_CANDTL_15_2_0),
    .QCK (WB_CLK_CANDTL_15_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[5] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O3_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[5] ),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx43754z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx43754z7 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx40763z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[5] ),
    .TBS (VCC),
    .CZ (O3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[16].I1_N3_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[16] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N3_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx36775z3 ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[6] ),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[17] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx58260z11 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx22483z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[16] ),
    .TBS (VCC),   
    .CZ (N3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[17].I1_M3_MF_LOGIC3  (   
    .QRT (reset_CANDTL_13_2_0),
    .QCK (WB_CLK_CANDTL_13_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[17] ),   
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[16] ),   
    .FS (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[17] ),
    .FZ (\u_AL4S3B_FPGA_IP.nx19492z3-INV ),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx21486z2 ),
    .TB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[16] ),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[16] ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[17] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx22483z3 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx21486z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx21486z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TBS (VCC),
    .CZ (M3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 L3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (L3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L3_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[14] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.nx22483z3 ),
    .TA1 (\u_AL4S3B_FPGA_IP.nx22483z3 ),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[18] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19492z3-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx20489z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[15] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx22483z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx22483z3 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 K3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (K3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K3_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[14] ),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[14] ),
    .BA2 (VCC),
    .BA1 (GND),   
    .TB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[15] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx23480z3 ),
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[15] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx22483z4 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx23480z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 H3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H3_QZ_),
    .F2 (VCC),
    .F1 (\WBs_ADR[4] ),
    .FS (\WBs_ADR[8] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z5 ),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z5 ),   
    .BA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z5 ),   
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z2 ),   
    .TB2 (VCC),
    .TB1 (\WBs_ADR[2] ),
    .TA2 (\WBs_ADR[2] ),   
    .TA1 (GND),
    .TSL (\WBs_ADR[8] ),
    .TAB (\WBs_ADR[4] ),   
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z2 ),
    .BSL (\WBs_ADR[3] ),
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_7_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[8] ),
    .QDS (VCC),
    .QST (WB_RST_FPGA_CANDTL_7_3_0),   
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[8] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (G3_FZ_),
    .BB2 (GND),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (G3_TZ_),   
    .BSL (GND),
    .BAB (GND),
    .TBS (VCC),
    .CZ (G3_CZ_),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[8].I1_F3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_6_3_0),
    .QCK (WB_CLK_CANDTL_6_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[8] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[8] ),
    .F2 (\WBs_ADR[4] ),
    .F1 (GND),
    .FS (\u_AL4S3B_FPGA_IP.usb_pid[8] ),   
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z2 ),
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TB2 (\WBs_ADR[2] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[8] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx48713z2 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[8] ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_usb_pid_reg[15].I1_E3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_5_3_0),
    .QCK (WB_CLK_CANDTL_5_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx38177z1 ),
    .QDI (\WBs_WR_DAT[15] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.usb_pid[15] ),
    .F2 (\WBs_ADR[4] ),
    .F1 (GND),   
    .FS (\u_AL4S3B_FPGA_IP.usb_pid[15] ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z18 ),
    .BB2 (\WBs_ADR[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z17 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z18 ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[15] ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z14 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[15] ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx61609z17 ),   
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.reg_Scratch_reg[15].I1_D3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_4_3_0),
    .QCK (WB_CLK_CANDTL_4_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx57615z1 ),
    .QDI (\WBs_WR_DAT[15] ),
    .QDS (VCC),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.Scratch_reg[15] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (D3_FZ_),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx50260z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[15] ),
    .TZ (\WBs_RD_DAT[15] ),   
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx50260z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 C3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C3_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C3_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx20109z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[3] ),
    .TZ (\WBs_RD_DAT[3] ),   
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx20109z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 B3_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (B3_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),   
    .FS (\u_AL4S3B_FPGA_IP.WBs_ACK_FPGA_Reg ),
    .FZ (WBs_ACK),   
    .BB2 (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[4] ),
    .TZ (\WBs_RD_DAT[4] ),
    .BSL (WBs_STB),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .TBS (VCC),
    .CZ (NET_LR101),
    .BBS2 (VCC),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.reg_WBs_ACK_o.I1_A3_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_1_3_0),
    .QCK (WB_CLK_CANDTL_1_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.WBs_ACK_QL_Reserved ),   
    .F2 (NET_LR101),
    .F1 (GND),
    .FS (NET_LR94),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx3175z5 ),
    .BB2 (VCC),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (NET_LR66),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TZ (NET_LR66),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx3175z5 ),   
    .TBS (VCC),
    .CZ (A3_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[4].I1_Q2_MF_LOGIC3  (   
    .QRT (reset_QMUX_TR2_0_CANDTR_17_2_0),
    .QCK (WB_CLK_QMUX_TR0_0_CANDTR_17_0_0),
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[4] ),
    .F2 (GND),
    .F1 (GND),   
    .FS (GND),
    .FZ (Q2_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (Q2_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx39766z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx39766z3 ),
    .TBS (VCC),
    .CZ (Q2_CZ_),   
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 P2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (P2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (P2_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[3] ),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[3] ),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[3] ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[4] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx43754z9 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx39766z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[4] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z9 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx43754z8 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 O2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (O2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (O2_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),   
    .TA2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx43754z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx40763z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[4] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx39766z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (VCC),
    .TAS2 (VCC),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[6].I1_N2_MF_LOGIC3  (   
    .QRT (reset_CANDTL_14_2_0),
    .QCK (WB_CLK_CANDTL_14_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[6] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N2_FZ_),
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (VCC),
    .BA1 (GND),
    .TB2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[5] ),
    .TB1 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[5] ),
    .TA2 (VCC),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[6] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx43754z8 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx41760z3 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx41760z2 ),
    .BAB (\u_AL4S3B_FPGA_IP.nx41760z3 ),
    .TBS (VCC),
    .CZ (N2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (VCC),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 M2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (M2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (M2_FZ_),   
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),   
    .TZ (M2_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[16] ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx22483z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx22483z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[19].I1_L2_MF_LOGIC3  (   
    .QRT (reset_CANDTL_12_2_0),
    .QCK (WB_CLK_CANDTL_12_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[19] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (L2_FZ_),
    .BB2 (GND),
    .BB1 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .BA2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),   
    .TA2 (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[18] ),
    .TA1 (GND),   
    .TSL (\u_AL4S3B_FPGA_IP.nx22483z3 ),
    .TAB (\u_AL4S3B_FPGA_IP.nx19492z3-INV ),
    .TZ (\u_AL4S3B_FPGA_IP.nx19492z2 ),   
    .BSL (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[19] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx19492z2 ),
    .TBS (VCC),
    .CZ (L2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (VCC),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (VCC),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.accel_timer_0_modgen_counter_clk_cnt_reg_q[15].I1_K2_MF_LOGIC3  (   
    .QRT (reset_CANDTL_11_2_0),
    .QCK (WB_CLK_CANDTL_11_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.accel_timer_0_clk_cnt[15] ),   
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (K2_FZ_),
    .BB2 (VCC),
    .BB1 (GND),
    .BA2 (VCC),
    .BA1 (\u_AL4S3B_FPGA_IP.nx23480z2 ),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (K2_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx23480z3 ),   
    .BAB (\u_AL4S3B_FPGA_IP.nx43754z2-INV ),
    .TBS (VCC),
    .CZ (K2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H2_FZ_),   
    .BB2 (VCC),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (\WBs_ADR[5] ),   
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (GND),
    .TSL (\WBs_ADR[5] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z1 ),   
    .TZ (H2_TZ_),
    .BSL (\WBs_ADR[3] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z10 ),
    .TBS (\WBs_ADR[7] ),   
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),   
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),   
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G2_FZ_),   
    .BB2 (\WBs_ADR[7] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[5] ),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ),   
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ),   
    .TZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[8] ),
    .BSL (\WBs_ADR[8] ),
    .BAB (\WBs_ADR[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F2_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[8] ),
    .BB1 (GND),   
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx25094z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[8] ),
    .TZ (\WBs_RD_DAT[8] ),   
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx25094z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 E2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E2_FZ_),   
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx46272z1 ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx46272z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[11] ),
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[11] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),   
    .BAS1 (VCC),
    .TBS2 (VCC),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 D2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D2_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .BB1 (VCC),
    .BA2 (GND),
    .BA1 (VCC),
    .TB2 (\WBs_ADR[11] ),   
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[14] ),
    .TZ (\WBs_RD_DAT[14] ),   
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .BAB (\WBs_ADR[11] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[17] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 C2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C2_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C2_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx26091z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[9] ),
    .TZ (\WBs_RD_DAT[9] ),   
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx26091z1 ),
    .BBS2 (VCC),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (VCC)
  );
  P_LOGIC3 B2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (WB_RST_FPGA_CANDTL_2_3_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B2_FZ_),
    .BB2 (GND),
    .BB1 (VCC),
    .BA2 (VCC),
    .BA1 (VCC),
    .TB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),
    .TB1 (GND),   
    .TA2 (GND),
    .TA1 (GND),
    .TSL (\WBs_ADR[11] ),
    .TAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z4 ),   
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),   
    .TBS (VCC),
    .CZ (B2_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (VCC),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 A2_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_1_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (WB_RST_FPGA_CANDTL_1_3_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .F2 (NET_LR102),
    .F1 (VCC),
    .FS (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .FZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx18839z1 ),
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .BB1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .BA2 (VCC),   
    .BA1 (VCC),
    .TB2 (VCC),
    .TB1 (GND),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .TA1 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[1] ),
    .TSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .TZ (NET_LR102),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[0] ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TBS (VCC),   
    .CZ (A2_CZ_),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 N1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (N1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (N1_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .BB1 (GND),
    .BA2 (GND),   
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),
    .TAB (GND),
    .TZ (N1_TZ_),
    .BSL (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .BAB (\u_AL4S3B_FPGA_IP.accel_timer_0_halfper[6] ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx41760z2 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 J1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (J1_QZ_),
    .F2 (VCC),
    .F1 (\u_AL4S3B_FPGA_IP.nx58260z3 ),
    .FS (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .FZ (\u_AL4S3B_FPGA_IP.nx58260z2 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (J1_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (J1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 I1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_9_0_0),   
    .QCKS (VCC),
    .QEN (\u_AL4S3B_FPGA_IP.nx58260z2 ),
    .QDI (\u_AL4S3B_FPGA_IP.accel_timer_0_reg_accel_intn_reg.N_11 ),
    .QDS (VCC),   
    .QST (reset_CANDTL_9_2_0),
    .QZ (accel_intn_o_dup_0),
    .F2 (\u_AL4S3B_FPGA_IP.nx43754z3 ),
    .F1 (VCC),
    .FS (accel_intn_o_dup_0),   
    .FZ (\u_AL4S3B_FPGA_IP.accel_timer_0_reg_accel_intn_reg.N_11 ),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),
    .TSL (GND),   
    .TAB (GND),
    .TZ (I1_TZ_),
    .BSL (GND),
    .BAB (GND),   
    .TBS (VCC),
    .CZ (I1_CZ_),
    .BBS2 (GND),
    .BBS1 (GND),   
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 H1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (H1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (H1_FZ_),   
    .BB2 (GND),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (VCC),
    .TB1 (VCC),
    .TA2 (VCC),
    .TA1 (\WBs_ADR[2] ),
    .TSL (\WBs_ADR[8] ),
    .TAB (\WBs_ADR[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.nx14023z10 ),
    .BSL (GND),   
    .BAB (GND),
    .TBS (VCC),
    .CZ (H1_CZ_),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 G1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (G1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (G1_FZ_),   
    .BB2 (\WBs_ADR[5] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (\WBs_ADR[2] ),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (GND),   
    .TSL (\WBs_ADR[3] ),
    .TAB (\WBs_ADR[4] ),
    .TZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z1 ),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx48713z2 ),
    .TBS (VCC),   
    .CZ (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[0] ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 F1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (F1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (F1_FZ_),   
    .BB2 (VCC),
    .BB1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .BA2 (VCC),   
    .BA1 (GND),
    .TB2 (\WBs_ADR[11] ),
    .TB1 (GND),
    .TA2 (GND),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_QL_Reserved[0] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx17118z1 ),
    .BSL (\u_AL4S3B_FPGA_IP.nx17118z1 ),   
    .BAB (\u_AL4S3B_FPGA_IP.WBs_DAT_o_FPGA_Reg[0] ),
    .TBS (VCC),   
    .CZ (\WBs_RD_DAT[0] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (GND)
  );
  P_LOGIC3 E1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (E1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (E1_FZ_),   
    .BB2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TSL (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[16] ),
    .BSL (\WBs_ADR[11] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx53251z1 ),
    .BBS2 (VCC),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 D1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (D1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (D1_FZ_),   
    .BB2 (GND),
    .BB1 (\WBs_ADR[12] ),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (GND),
    .TB1 (GND),
    .TA2 (GND),
    .TA1 (\WBs_ADR[13] ),   
    .TSL (\WBs_ADR[14] ),
    .TAB (\WBs_ADR[15] ),
    .TZ (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .BSL (\WBs_ADR[16] ),
    .BAB (\u_AL4S3B_FPGA_IP.nx2674z3 ),
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .BBS2 (GND),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 C1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (GND),
    .QCKS (VCC),   
    .QEN (GND),
    .QDI (GND),
    .QDS (VCC),
    .QST (GND),
    .QZ (C1_QZ_),
    .F2 (GND),
    .F1 (GND),
    .FS (GND),
    .FZ (C1_FZ_),   
    .BB2 (\WBs_ADR[11] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),   
    .TB2 (VCC),
    .TB1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),
    .TA2 (VCC),   
    .TA1 (GND),
    .TSL (\u_AL4S3B_FPGA_IP.nx1677z1 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[21] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .TBS (VCC),
    .CZ (\u_AL4S3B_FPGA_IP.nx1677z1 ),
    .BBS2 (GND),   
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),   
    .TBS1 (GND),
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_LOGIC3 \u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.reg_Default_State.I1_B1_MF_LOGIC3  (   
    .QRT (WB_RST_FPGA_CANDTL_2_3_0),
    .QCK (WB_CLK_CANDTL_2_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (GND),
    .QDS (GND),   
    .QST (GND),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .F2 (GND),   
    .F1 (GND),
    .FS (GND),
    .FZ (B1_FZ_),
    .BB2 (WBs_ACK),   
    .BB1 (WBs_ACK),
    .BA2 (WBs_CYC),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (GND),
    .TA1 (\u_AL4S3B_FPGA_IP.nx2674z1 ),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z4 ),
    .TAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),
    .TZ (\u_AL4S3B_FPGA_IP.WBs_RD_DAT[19] ),
    .BSL (WBs_STB),
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_State ),
    .TBS (VCC),   
    .CZ (B1_CZ_),
    .BBS2 (VCC),
    .BBS1 (VCC),
    .BAS2 (GND),   
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),
    .TAS2 (GND),   
    .TAS1 (VCC)
  );
  P_LOGIC3 A1_MF_LOGIC3 (
    .QRT (GND),
    .QCK (WB_CLK_CANDTL_1_0_0),   
    .QCKS (VCC),
    .QEN (VCC),
    .QDI (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.nx18839z1 ),
    .QDS (VCC),   
    .QST (WB_RST_FPGA_CANDTL_1_3_0),
    .QZ (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.Default_Cntr[2] ),
    .F2 (VCC),   
    .F1 (WB_RST),
    .FS (Sys_Clk0_Rst),
    .FZ (nx37854z1),
    .BB2 (\WBs_ADR[11] ),
    .BB1 (GND),
    .BA2 (GND),
    .BA1 (GND),
    .TB2 (GND),   
    .TB1 (VCC),
    .TA2 (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_Registers.WBs_DAT_o[16] ),
    .TA1 (VCC),   
    .TSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),
    .TAB (\WBs_ADR[11] ),   
    .TZ (\WBs_RD_DAT[29] ),
    .BSL (\u_AL4S3B_FPGA_IP.nx2674z2 ),   
    .BAB (\u_AL4S3B_FPGA_IP.u_AL4S3B_FPGA_QL_Reserved.WBs_DAT_o[2] ),   
    .TBS (VCC),
    .CZ (\WBs_RD_DAT[26] ),
    .BBS2 (GND),
    .BBS1 (GND),
    .BAS2 (GND),
    .BAS1 (GND),
    .TBS2 (GND),
    .TBS1 (GND),   
    .TAS2 (GND),
    .TAS1 (GND)
  );
  P_ASSPTMRB ASSP_FRAG_TAMAR_ASSP (.SFBIO({\ASSP_SFBIO[13]_ 
   ,\ASSP_SFBIO[12]_ ,\ASSP_SFBIO[11]_ ,\ASSP_SFBIO[10]_ ,\ASSP_SFBIO[9]_ 
   ,\ASSP_SFBIO[8]_ ,\ASSP_SFBIO[7]_ ,\ASSP_SFBIO[6]_ ,\ASSP_SFBIO[5]_ 
   ,\ASSP_SFBIO[4]_ ,\ASSP_SFBIO[3]_ ,\ASSP_SFBIO[2]_ ,\ASSP_SFBIO[1]_ 
   ,\ASSP_SFBIO[0]_ }),
    .Device_ID_6S (GND),
    .Device_ID_4S (GND),   
    .SPIm_PWdata_26S (GND),
    .SPIm_PWdata_24S (GND),   
    .SPIm_PWdata_14S (GND),
    .SPIm_PWdata_11S (GND),   
    .SPIm_PWdata_0S (GND),
    .SPIm_Paddr_8S (GND),
    .SPIm_Paddr_6S (GND),
    .FB_PKfbPush_1S (GND),
    .FB_PKfbData_31S (GND),   
    .FB_PKfbData_21S (GND),
    .FB_PKfbData_19S (GND),   
    .FB_PKfbData_9S (GND),
    .FB_PKfbData_6S (GND),
    .Sys_PKfb_ClkS (GND),
    .FB_BusyS (GND),
    .WB_CLKS (GND),.FBIO_In({
   \ASSP_FBIO_In[13]_ ,\ASSP_FBIO_In[12]_ ,\ASSP_FBIO_In[11]_ 
   ,\ASSP_FBIO_In[10]_ ,\ASSP_FBIO_In[9]_ ,\ASSP_FBIO_In[8]_ 
   ,\ASSP_FBIO_In[7]_ ,\ASSP_FBIO_In[6]_ ,\ASSP_FBIO_In[5]_ 
   ,\ASSP_FBIO_In[4]_ ,\ASSP_FBIO_In[3]_ ,\ASSP_FBIO_In[2]_ 
   ,\ASSP_FBIO_In[1]_ ,\ASSP_FBIO_In[0]_ }),.FBIO_Out_En({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.FBIO_Out({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.FBIO_In_En({GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),.SPIm_Prdata({
   \ASSP_SPIm_Prdata[31]_ ,\ASSP_SPIm_Prdata[30]_ ,\ASSP_SPIm_Prdata[29]_ 
   ,\ASSP_SPIm_Prdata[28]_ ,\ASSP_SPIm_Prdata[27]_ ,\ASSP_SPIm_Prdata[26]_ 
   ,\ASSP_SPIm_Prdata[25]_ ,\ASSP_SPIm_Prdata[24]_ ,\ASSP_SPIm_Prdata[23]_ 
   ,\ASSP_SPIm_Prdata[22]_ ,\ASSP_SPIm_Prdata[21]_ ,\ASSP_SPIm_Prdata[20]_ 
   ,\ASSP_SPIm_Prdata[19]_ ,\ASSP_SPIm_Prdata[18]_ ,\ASSP_SPIm_Prdata[17]_ 
   ,\ASSP_SPIm_Prdata[16]_ ,\ASSP_SPIm_Prdata[15]_ ,\ASSP_SPIm_Prdata[14]_ 
   ,\ASSP_SPIm_Prdata[13]_ ,\ASSP_SPIm_Prdata[12]_ ,\ASSP_SPIm_Prdata[11]_ 
   ,\ASSP_SPIm_Prdata[10]_ ,\ASSP_SPIm_Prdata[9]_ ,\ASSP_SPIm_Prdata[8]_ 
   ,\ASSP_SPIm_Prdata[7]_ ,\ASSP_SPIm_Prdata[6]_ ,\ASSP_SPIm_Prdata[5]_ 
   ,\ASSP_SPIm_Prdata[4]_ ,\ASSP_SPIm_Prdata[3]_ ,\ASSP_SPIm_Prdata[2]_ 
   ,\ASSP_SPIm_Prdata[1]_ ,\ASSP_SPIm_Prdata[0]_ }),.Device_ID({VCC,GND,VCC
   ,GND,GND,VCC,GND,VCC,VCC,GND,VCC,VCC,VCC,VCC,GND,VCC}),.SPIm_PWdata({
   GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}),   
    .SPIm_PSlvErr (ASSP_SPIm_PSlvErr_),
    .SPIm_PReady (ASSP_SPIm_PReady_),.TimeStamp({\ASSP_TimeStamp[23]_ ,\ASSP_TimeStamp[22]_ 
   ,\ASSP_TimeStamp[21]_ ,\ASSP_TimeStamp[20]_ ,\ASSP_TimeStamp[19]_ 
   ,\ASSP_TimeStamp[18]_ ,\ASSP_TimeStamp[17]_ ,\ASSP_TimeStamp[16]_ 
   ,\ASSP_TimeStamp[15]_ ,\ASSP_TimeStamp[14]_ ,\ASSP_TimeStamp[13]_ 
   ,\ASSP_TimeStamp[12]_ ,\ASSP_TimeStamp[11]_ ,\ASSP_TimeStamp[10]_ 
   ,\ASSP_TimeStamp[9]_ ,\ASSP_TimeStamp[8]_ ,\ASSP_TimeStamp[7]_ 
   ,\ASSP_TimeStamp[6]_ ,\ASSP_TimeStamp[5]_ ,\ASSP_TimeStamp[4]_ 
   ,\ASSP_TimeStamp[3]_ ,\ASSP_TimeStamp[2]_ ,\ASSP_TimeStamp[1]_ 
   ,\ASSP_TimeStamp[0]_ }),
    .SPIm_PWrite (GND),
    .SPIm_PEnable (GND),
   .SPIm_Paddr({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND}),
    .Sys_PSel (GND),
    .FB_PKfbOverflow (ASSP_FB_PKfbOverflow_),
   .Sensor_Int({\ASSP_Sensor_Int[7]_ ,\ASSP_Sensor_Int[6]_ 
   ,\ASSP_Sensor_Int[5]_ ,\ASSP_Sensor_Int[4]_ ,\ASSP_Sensor_Int[3]_ 
   ,\ASSP_Sensor_Int[2]_ ,\ASSP_Sensor_Int[1]_ ,\ASSP_Sensor_Int[0]_ }),
   .WBs_WR_DAT({\ASSP_WBs_WR_DAT[31]_ ,\ASSP_WBs_WR_DAT[30]_ 
   ,\ASSP_WBs_WR_DAT[29]_ ,\ASSP_WBs_WR_DAT[28]_ ,\ASSP_WBs_WR_DAT[27]_ 
   ,\ASSP_WBs_WR_DAT[26]_ ,\ASSP_WBs_WR_DAT[25]_ ,\ASSP_WBs_WR_DAT[24]_ 
   ,\ASSP_WBs_WR_DAT[23]_ ,\ASSP_WBs_WR_DAT[22]_ ,\ASSP_WBs_WR_DAT[21]_ 
   ,\ASSP_WBs_WR_DAT[20]_ ,\ASSP_WBs_WR_DAT[19]_ ,\ASSP_WBs_WR_DAT[18]_ 
   ,\ASSP_WBs_WR_DAT[17]_ ,\ASSP_WBs_WR_DAT[16]_ 
   ,\WBs_WR_DAT[15]_InterfaceOut ,\WBs_WR_DAT[14]_InterfaceOut 
   ,\WBs_WR_DAT[13]_InterfaceOut ,\WBs_WR_DAT[12]_InterfaceOut 
   ,\WBs_WR_DAT[11]_InterfaceOut ,\WBs_WR_DAT[10]_InterfaceOut 
   ,\WBs_WR_DAT[9]_InterfaceOut ,\WBs_WR_DAT[8]_InterfaceOut 
   ,\WBs_WR_DAT[7]_InterfaceOut ,\WBs_WR_DAT[6]_InterfaceOut 
   ,\WBs_WR_DAT[5]_InterfaceOut ,\WBs_WR_DAT[4]_InterfaceOut 
   ,\WBs_WR_DAT[3]_InterfaceOut ,\WBs_WR_DAT[2]_InterfaceOut 
   ,\WBs_WR_DAT[1]_InterfaceOut ,\WBs_WR_DAT[0]_InterfaceOut }),   
    .FB_PKfbEOF (GND),
    .FB_PKfbSOF (GND),.FB_PKfbPush({GND,GND,GND
   ,GND}),.FB_PKfbData({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND
   ,GND}),
    .Sys_PKfb_Clk (GND),
    .Sys_Pclk_Rst (ASSP_Sys_Pclk_Rst_),   
    .Sys_Pclk (ASSP_Sys_Pclk_),
    .Sys_Clk1_Rst (Sys_Clk1_Rst_InterfaceOut),
    .Sys_Clk1 (Sys_Clk1_InterfaceOut),   
    .Sys_Clk0_Rst (Sys_Clk0_Rst_InterfaceOut),
    .Sys_Clk0 (Sys_Clk0_InterfaceOut),
    .Sys_PKfb_Rst (ASSP_Sys_PKfb_Rst_),
    .WB_RST (WB_RST_InterfaceOut),.WBs_RD_DAT({\WBs_RD_DAT[31]_InterfaceIn 
   ,\WBs_RD_DAT[30]_InterfaceIn ,\WBs_RD_DAT[29]_InterfaceIn 
   ,\WBs_RD_DAT[28]_InterfaceIn ,\WBs_RD_DAT[27]_InterfaceIn 
   ,\WBs_RD_DAT[26]_InterfaceIn ,\WBs_RD_DAT[25]_InterfaceIn ,GND
   ,\WBs_RD_DAT[23]_InterfaceIn ,\WBs_RD_DAT[22]_InterfaceIn 
   ,\WBs_RD_DAT[21]_InterfaceIn ,\WBs_RD_DAT[20]_InterfaceIn 
   ,\WBs_RD_DAT[19]_InterfaceIn ,\WBs_RD_DAT[18]_InterfaceIn 
   ,\WBs_RD_DAT[17]_InterfaceIn ,\WBs_RD_DAT[16]_InterfaceIn 
   ,\WBs_RD_DAT[15]_InterfaceIn ,\WBs_RD_DAT[14]_InterfaceIn 
   ,\WBs_RD_DAT[13]_InterfaceIn ,\WBs_RD_DAT[12]_InterfaceIn 
   ,\WBs_RD_DAT[11]_InterfaceIn ,\WBs_RD_DAT[10]_InterfaceIn 
   ,\WBs_RD_DAT[9]_InterfaceIn ,\WBs_RD_DAT[8]_InterfaceIn 
   ,\WBs_RD_DAT[7]_InterfaceIn ,\WBs_RD_DAT[6]_InterfaceIn 
   ,\WBs_RD_DAT[5]_InterfaceIn ,\WBs_RD_DAT[4]_InterfaceIn 
   ,\WBs_RD_DAT[3]_InterfaceIn ,\WBs_RD_DAT[2]_InterfaceIn 
   ,\WBs_RD_DAT[1]_InterfaceIn ,\WBs_RD_DAT[0]_InterfaceIn }),
    .FB_Busy (GND),
    .FB_Start (ASSP_FB_Start_),.FB_Int_Clr({GND,GND,GND,GND,GND,GND
   ,GND,GND}),.FB_msg_out({GND,GND,GND,\FB_msg_out[0]_InterfaceIn }),
   .SDMA_Active({\ASSP_SDMA_Active[3]_ ,\ASSP_SDMA_Active[2]_ 
   ,\ASSP_SDMA_Active[1]_ ,\ASSP_SDMA_Active[0]_ }),.SDMA_Done({
   \ASSP_SDMA_Done[3]_ ,\ASSP_SDMA_Done[2]_ ,\ASSP_SDMA_Done[1]_ 
   ,\ASSP_SDMA_Done[0]_ }),.SDMA_Sreq({GND,GND,GND,GND}),.SDMA_Req({GND,GND
   ,GND,GND}),.WBs_ADR({\WBs_ADR[16]_InterfaceOut 
   ,\WBs_ADR[15]_InterfaceOut ,\WBs_ADR[14]_InterfaceOut 
   ,\WBs_ADR[13]_InterfaceOut ,\WBs_ADR[12]_InterfaceOut 
   ,\WBs_ADR[11]_InterfaceOut ,\ASSP_WBs_ADR[10]_ ,\ASSP_WBs_ADR[9]_ 
   ,\WBs_ADR[8]_InterfaceOut ,\WBs_ADR[7]_InterfaceOut 
   ,\WBs_ADR[6]_InterfaceOut ,\WBs_ADR[5]_InterfaceOut 
   ,\WBs_ADR[4]_InterfaceOut ,\WBs_ADR[3]_InterfaceOut 
   ,\WBs_ADR[2]_InterfaceOut ,\ASSP_WBs_ADR[1]_ ,\ASSP_WBs_ADR[0]_ }),   
    .WBs_STB (WBs_STB_InterfaceOut),
    .WBs_RD (ASSP_WBs_RD_),   
    .WBs_WE (WBs_WE_InterfaceOut),
    .WBs_CYC (WBs_CYC_InterfaceOut),
   .WBs_BYTE_STB({\ASSP_WBs_BYTE_STB[3]_ ,\ASSP_WBs_BYTE_STB[2]_ 
   ,\WBs_BYTE_STB[1]_InterfaceOut ,\WBs_BYTE_STB[0]_InterfaceOut }),   
    .WBs_ACK (WBs_ACK_InterfaceIn),
    .WB_CLK (WB_CLK_InterfaceIn)
  );
  P_PR8K_2X1_S3B RAM2_A1_FRAG_RAM8K_2X1 (.WD_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .PUSH_FLAG_0 ({\RAM2_A1_PUSH_FLAG_0[3]_ ,\RAM2_A1_PUSH_FLAG_0[2]_ ,\RAM2_A1_PUSH_FLAG_0[1]_ ,\RAM2_A1_PUSH_FLAG_0[0]_ }), .FIFO_EN_0 (GND),
    .Almost_Full_0 (RAM2_A1_Almost_Full_0_),
    .SYNC_FIFO_0 (GND),.POP_FLAG_0 ({\RAM2_A1_POP_FLAG_0[3]_ ,\RAM2_A1_POP_FLAG_0[2]_ ,\RAM2_A1_POP_FLAG_0[1]_ ,\RAM2_A1_POP_FLAG_0[0]_ }), .PIPELINE_RD_0 (GND),
    .Almost_Empty_0 (RAM2_A1_Almost_Empty_0_),.A1_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND   }), .CONCAT_EN_0 (GND),.RD_0 ({\RAM2_A1_RD_0[17]_ ,\RAM2_A1_RD_0[16]_ ,\RAM2_A1_RD_0[15]_ ,\RAM2_A1_RD_0[14]_ ,\RAM2_A1_RD_0[13]_ ,\RAM2_A1_RD_0[12]_ ,\RAM2_A1_RD_0[11]_ ,\RAM2_A1_RD_0[10]_ ,\RAM2_A1_RD_0[9]_ ,   \RAM2_A1_RD_0[8]_ ,\RAM2_A1_RD_0[7]_ ,\RAM2_A1_RD_0[6]_ ,\RAM2_A1_RD_0[5]_ ,   \RAM2_A1_RD_0[4]_ ,\RAM2_A1_RD_0[3]_ ,\RAM2_A1_RD_0[2]_ ,\RAM2_A1_RD_0[1]_ ,   \RAM2_A1_RD_0[0]_ }), .WIDTH_SELECT1_0 ({GND,GND}), .WIDTH_SELECT2_0 ({GND,GND}), .CS1_0 (GND),.WEN1_0 ({GND,GND}), .CS2_0 (GND),.A2_0 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .WD_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,   \u_AL4S3B_FPGA_IP.FIFO_u2m_din[7] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[6] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[5] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[4] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[3] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[2] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[1] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_din[0]    }), .PUSH_FLAG_1 ({\RAM2_A1_PUSH_FLAG_1[3]_ ,\RAM2_A1_PUSH_FLAG_1[2]_ ,\RAM2_A1_PUSH_FLAG_1[1]_ ,\RAM2_A1_PUSH_FLAG_1[0]_ }), .FIFO_EN_1 (VCC),   
    .Almost_Full_1 (RAM2_A1_Almost_Full_1_),
    .SYNC_FIFO_1 (VCC),   .POP_FLAG_1 ({\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[3] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[2] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[1] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_popflag[0] }), .PIPELINE_RD_1 (GND),   
    .Almost_Empty_1 (RAM2_A1_Almost_Empty_1_),.A1_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND}), .CONCAT_EN_1 (GND),.WIDTH_SELECT1_1 ({GND,VCC   }), .WIDTH_SELECT2_1 ({GND,VCC}), .CS1_1 (GND),.WEN1_1 ({GND,GND   }), .RD_1 ({\RAM2_A1_RD_1[17]_ ,\RAM2_A1_RD_1[16]_ ,\RAM2_A1_RD_1[15]_ ,\RAM2_A1_RD_1[14]_ ,\RAM2_A1_RD_1[13]_ ,\RAM2_A1_RD_1[12]_ ,\RAM2_A1_RD_1[11]_ ,\RAM2_A1_RD_1[10]_ ,\RAM2_A1_RD_1[9]_ ,\RAM2_A1_RD_1[8]_ ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[7] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[6] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[5] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[4] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[3] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[2] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[1] ,\u_AL4S3B_FPGA_IP.FIFO_u2m_dout[0]    }), .CS2_1 (GND),.A2_1 ({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND   }), .DIR_0 (GND),
    .DIR_1 (GND),
    .P1_0 (GND),
    .P1_1 (\u_AL4S3B_FPGA_IP.FIFO_u2m_push ),
    .P2_0 (GND),
    .P2_1 (\u_AL4S3B_FPGA_IP.FIFO_u2m_pop ),
    .CLK2EN_0 (GND),
    .CLK2EN_1 (VCC),   
    .ASYNC_FLUSH_0 (VCC),
    .ASYNC_FLUSH_1 (reset_QMUX_TR2_0_CANDTR_33_2_0),
    .ASYNC_FLUSH_S0 (GND),   
    .ASYNC_FLUSH_S1 (GND),
    .CLK1S_0 (GND),
    .CLK1S_1 (GND),   
    .CLK2S_0 (GND),
    .CLK2S_1 (GND),
    .CLK1_0 (GND),
    .CLK1_1 (WB_CLK_QMUX_TR0_0_CANDTR_33_0_0),
    .CLK2_0 (GND),
    .CLK2_1 (WB_CLK_QMUX_TR0_0_CANDTR_33_0_0),
    .TEST1A (GND),
    .TEST1B (GND),   
    .RMEA (GND),
    .RMEB (GND),
    .LS (GND),
    .DS (GND),
    .SD (VCC),.RMA ({GND,GND,GND,GND}), .RMB ({GND,GND,GND,GND}), .LS_RB1 (GND),   
    .DS_RB1 (GND),
    .SD_RB1 (GND),
    .TEST1A_1 (GND),
    .TEST1B_1 (GND),
    .RMEA_1 (GND),
    .RMEB_1 (GND),.RMA_1 ({GND,GND,GND,GND   }), .RMB_1 ({GND,GND,GND,GND}), .CLK1EN_0 (GND),
    .CLK1EN_1 (VCC)
  );
endmodule

