
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.935027                       # Number of seconds simulated
sim_ticks                                1935027380000                       # Number of ticks simulated
final_tick                               1935027380000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 905652                       # Simulator instruction rate (inst/s)
host_op_rate                                  1450802                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1881333635                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670520                       # Number of bytes of host memory used
host_seconds                                  1028.54                       # Real time elapsed on the host
sim_insts                                   931499922                       # Number of instructions simulated
sim_ops                                    1492207812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1094592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1117376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        44352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           44352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            17103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               17459                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           693                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                693                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              11775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             565673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                577447                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         11775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            11775                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           22921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                22921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           22921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             11775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            565673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               600368                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382684118                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56342499                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936609                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           272                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1422005657                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            36                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3870054760                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931499922                       # Number of instructions committed
system.cpu.committedOps                    1492207812                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1491701098                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1975                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29571460                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1491701098                       # number of integer instructions
system.cpu.num_fp_insts                          1975                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2934935126                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1545512954                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3787                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159199331                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523310542                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439026611                       # number of memory refs
system.cpu.num_load_insts                   382684113                       # Number of load instructions
system.cpu.num_store_insts                   56342498                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3870054760                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30742412                       # Number of branches fetched
system.cpu.op_class::No_OpClass                505293      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 914844162     61.31%     61.34% # Class of executed instruction
system.cpu.op_class::IntMult                135270004      9.07%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2560782      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382684045     25.65%     96.22% # Class of executed instruction
system.cpu.op_class::MemWrite                56342063      3.78%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                435      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1492207812                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.896025                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439026617                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3126825                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.406520                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.896025                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999797                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          444                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881180059                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881180059                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379577624                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379577624                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56322168                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56322168                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     435899792                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        435899792                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    435899792                       # number of overall hits
system.cpu.dcache.overall_hits::total       435899792                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3106494                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3106494                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20331                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20331                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3126825                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3126825                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3126825                       # number of overall misses
system.cpu.dcache.overall_misses::total       3126825                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  75971921000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  75971921000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1082786000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1082786000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  77054707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  77054707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  77054707000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  77054707000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382684118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382684118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56342499                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439026617                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439026617                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439026617                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439026617                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008118                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000361                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007122                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007122                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007122                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007122                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24455.840249                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24455.840249                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53257.882052                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53257.882052                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24643.114661                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24643.114661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24643.114661                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24643.114661                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      1433312                       # number of writebacks
system.cpu.dcache.writebacks::total           1433312                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3106494                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3106494                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20331                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20331                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3126825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3126825                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3126825                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3126825                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  72865427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  72865427000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1062455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1062455000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  73927882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  73927882000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  73927882000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  73927882000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008118                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000361                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007122                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007122                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 23455.840249                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23455.840249                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52257.882052                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52257.882052                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23643.114661                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23643.114661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23643.114661                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23643.114661                       # average overall mshr miss latency
system.cpu.dcache.replacements                3126313                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           282.935824                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1422005657                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               356                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3994397.912921                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   282.935824                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.552609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552609                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          311                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          273                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.607422                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2844011670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2844011670                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1422005301                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1422005301                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1422005301                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1422005301                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1422005301                       # number of overall hits
system.cpu.icache.overall_hits::total      1422005301                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           356                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          356                       # number of overall misses
system.cpu.icache.overall_misses::total           356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     67585000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67585000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     67585000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67585000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     67585000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67585000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1422005657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1422005657                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1422005657                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1422005657                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1422005657                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1422005657                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 189845.505618                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 189845.505618                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 189845.505618                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 189845.505618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 189845.505618                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 189845.505618                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           45                       # number of writebacks
system.cpu.icache.writebacks::total                45                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          356                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          356                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          356                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          356                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          356                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     67229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67229000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     67229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67229000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     67229000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67229000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 188845.505618                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 188845.505618                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 188845.505618                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 188845.505618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 188845.505618                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 188845.505618                       # average overall mshr miss latency
system.cpu.icache.replacements                     45                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2046.643660                       # Cycle average of tags in use
system.l2.tags.total_refs                     6253539                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1710865                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655191                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.006123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.510563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2046.126975                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000249                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999085                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999338                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1147                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51739177                       # Number of tag accesses
system.l2.tags.data_accesses                 51739177                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      1433312                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1433312                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           45                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               45                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3336                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3336                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data        1412997                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1412997                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data               1416333                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1416333                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data              1416333                       # number of overall hits
system.l2.overall_hits::total                 1416333                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            16995                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16995                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           356                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              356                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1693497                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1693497                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1710492                       # number of demand (read+write) misses
system.l2.demand_misses::total                1710848                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                356                       # number of overall misses
system.l2.overall_misses::cpu.data            1710492                       # number of overall misses
system.l2.overall_misses::total               1710848                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    996930500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     996930500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     66693500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66693500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  53369217500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  53369217500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      66693500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   54366148000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54432841500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     66693500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  54366148000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54432841500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      1433312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1433312                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           45                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           45                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20331                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3106494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3106494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3126825                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3127181                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3126825                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3127181                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.835916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.835916                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545147                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545147                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.547038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.547038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 58660.223595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 58660.223595                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 187341.292135                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 187341.292135                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 31514.208469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 31514.208469                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 187341.292135                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 31783.924157                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31816.293148                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 187341.292135                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 31783.924157                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31816.293148                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1708428                       # number of writebacks
system.l2.writebacks::total                   1708428                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data        16995                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16995                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          356                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1693497                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1693497                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1710492                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1710848                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1710492                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1710848                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    826980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    826980500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     63133500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63133500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  36434247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  36434247500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     63133500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  37261228000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  37324361500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     63133500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  37261228000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37324361500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.835916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.835916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545147                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545147                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.547038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547090                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 48660.223595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 48660.223595                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 177341.292135                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 177341.292135                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 21514.208469                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 21514.208469                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 177341.292135                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 21783.924157                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21816.293148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 177341.292135                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 21783.924157                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21816.293148                       # average overall mshr miss latency
system.l2.replacements                        1708817                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                 14225.270857                       # Cycle average of tags in use
system.l3.tags.total_refs                     3419374                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     17459                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                    195.851652                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        143.110386                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data      14082.160472                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.008735                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.859507                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.868242                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        16292                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  13694955                       # Number of tag accesses
system.l3.tags.data_accesses                 13694955                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      1708428                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          1708428                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                  1                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data        1693388                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1693388                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data               1693389                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1693389                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data              1693389                       # number of overall hits
system.l3.overall_hits::total                 1693389                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            16994                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               16994                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          356                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          109                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             465                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 356                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data               17103                       # number of demand (read+write) misses
system.l3.demand_misses::total                  17459                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                356                       # number of overall misses
system.l3.overall_misses::cpu.data              17103                       # number of overall misses
system.l3.overall_misses::total                 17459                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    640025000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     640025000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     59217500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     25206500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     84424000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      59217500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     665231500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        724449000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     59217500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    665231500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       724449000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      1708428                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      1708428                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             16995                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          356                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1693497                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1693853                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               356                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1710492                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1710848                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              356                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1710492                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1710848                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999941                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.000064                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.000275                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.009999                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.010205                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.009999                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.010205                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 37661.821819                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 37661.821819                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 166341.292135                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 231252.293578                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 181556.989247                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 166341.292135                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 38895.603111                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 41494.300934                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 166341.292135                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 38895.603111                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 41494.300934                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  693                       # number of writebacks
system.l3.writebacks::total                       693                       # number of writebacks
system.l3.ReadExReq_mshr_misses::cpu.data        16994                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          16994                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          356                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          109                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          465                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            356                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data          17103                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             17459                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           356                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data         17103                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            17459                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    470085000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    470085000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     55657500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     24116500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     79774000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     55657500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    494201500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    549859000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     55657500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    494201500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    549859000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999941                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.000064                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.000275                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.009999                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.010205                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.009999                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.010205                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 27661.821819                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 27661.821819                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 156341.292135                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 221252.293578                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 171556.989247                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 156341.292135                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 28895.603111                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 31494.300934                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 156341.292135                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 28895.603111                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 31494.300934                       # average overall mshr miss latency
system.l3.replacements                           1075                       # number of replacements
system.membus.snoop_filter.tot_requests         18250                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          791                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                465                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          693                       # Transaction distribution
system.membus.trans_dist::CleanEvict               98                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16994                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16994                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           465                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        35709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        35709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      1161728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      1161728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1161728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             17459                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   17459    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               17459                       # Request fanout histogram
system.membus.reqLayer2.occupancy            21023500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           87296500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6253539                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3126358                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            575                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          575                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3106850                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      3142433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           45                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1693772                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20331                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           356                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3106494                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9379963                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9380720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    291848768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              291874432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1709892                       # Total snoops (count)
system.tol2bus.snoopTraffic                 109383744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4837073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000119                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.010902                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4836498     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    575      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4837073                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4560126500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            534000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4690237500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 1935027380000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1693853                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      1709121                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             480                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           16995                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1693853                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5130222                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    218833664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1075                       # Total snoops (count)
system.tol3bus.snoopTraffic                     44352                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          3420449                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000314                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.017725                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3419374     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   1075      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            3420449                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         3418115000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2566272000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
