{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 11 22:06:26 2014 " "Info: Processing started: Tue Nov 11 22:06:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stat_prj -c stat_prj " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off stat_prj -c stat_prj" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Info: Found entity 1: fifo" {  } { { "fifo.sv" "" { Text "D:/altera/stat/fifo.sv" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 2 2 " "Info: Found 2 design units, including 2 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stat_prj " "Info: Found entity 1: stat_prj" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 testbench " "Info: Found entity 2: testbench" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 220 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "stat_prj main.sv(31) " "Warning (10222): Verilog HDL Parameter Declaration warning at main.sv(31): Parameter Declaration in module \"stat_prj\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "stat_prj " "Info: Elaborating entity \"stat_prj\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en_data main.sv(90) " "Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable \"wr_en_data\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en_ptr main.sv(90) " "Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable \"wr_en_ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_flow_num_i_tmp main.sv(90) " "Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable \"rx_flow_num_i_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pkt_size_i_tmp main.sv(90) " "Warning (10240): Verilog HDL Always Construct warning at main.sv(90): inferring latch(es) for variable \"pkt_size_i_tmp\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_o main.sv(190) " "Warning (10240): Verilog HDL Always Construct warning at main.sv(190): inferring latch(es) for variable \"rd_data_o\", which holds its previous value in one or more paths through the always construct" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "main.sv(190) " "Error (10166): SystemVerilog RTL Coding error at main.sv(190): always_comb construct does not infer purely combinational logic" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[0\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[0\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[1\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[1\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[2\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[2\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[3\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[3\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[4\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[4\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[5\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[5\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[6\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[6\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[7\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[7\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[8\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[8\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[9\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[9\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[10\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[10\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[11\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[11\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[12\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[12\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[13\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[13\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[14\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[14\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[15\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[15\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[16\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[16\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[17\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[17\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[18\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[18\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[19\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[19\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[20\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[20\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[21\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[21\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[22\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[22\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[23\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[23\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[24\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[24\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[25\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[25\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[26\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[26\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[27\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[27\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[28\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[28\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[29\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[29\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[30\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[30\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_o\[31\] main.sv(190) " "Info (10041): Inferred latch for \"rd_data_o\[31\]\" at main.sv(190)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 190 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[0\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[0\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[1\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[1\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[2\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[2\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[3\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[3\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[4\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[4\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[5\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[5\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[6\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[6\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[7\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[7\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[8\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[8\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[9\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[9\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[10\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[10\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[11\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[11\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[12\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[12\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[13\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[13\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[14\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[14\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pkt_size_i_tmp\[15\] main.sv(90) " "Info (10041): Inferred latch for \"pkt_size_i_tmp\[15\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[0\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[0\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[1\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[1\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[2\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[2\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[3\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[3\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[4\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[4\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[5\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[5\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[6\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[6\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[7\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[7\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[8\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[8\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_flow_num_i_tmp\[9\] main.sv(90) " "Info (10041): Inferred latch for \"rx_flow_num_i_tmp\[9\]\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en_ptr main.sv(90) " "Info (10041): Inferred latch for \"wr_en_ptr\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en_data main.sv(90) " "Info (10041): Inferred latch for \"wr_en_data\" at main.sv(90)" {  } { { "main.sv" "" { Text "D:/altera/stat/main.sv" 90 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Error: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 11 22:06:27 2014 " "Error: Processing ended: Tue Nov 11 22:06:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 6 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
