--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4315 paths analyzed, 931 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.984ns.
--------------------------------------------------------------------------------

Paths for end point gold_recv/data_out_0 (SLICE_X17Y13.A2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_14 (FF)
  Destination:          gold_recv/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.663 - 0.708)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_14 to gold_recv/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y5.CQ        Tcko                  0.525   gold_recv/etu_cnt<14>
                                                       gold_recv/etu_cnt_14
    SLICE_X11Y3.B2       net (fanout=3)        0.973   gold_recv/etu_cnt<14>
    SLICE_X11Y3.B        Tilo                  0.259   gold_recv/valid
                                                       gold_recv/etu_full<14>1
    SLICE_X9Y5.C3        net (fanout=3)        0.823   gold_recv/etu_full<14>
    SLICE_X9Y5.C         Tilo                  0.259   gold_recv/state_FSM_FFd2
                                                       gold_recv/etu_full<14>3_1
    SLICE_X17Y13.A2      net (fanout=13)       1.692   gold_recv/etu_full<14>3
    SLICE_X17Y13.CLK     Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_0_dpot
                                                       gold_recv/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.904ns (1.416ns logic, 3.488ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.610ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_8 (FF)
  Destination:          gold_recv/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.047ns (0.663 - 0.710)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_8 to gold_recv/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y4.AQ       Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_8
    SLICE_X11Y3.B1       net (fanout=3)        0.722   gold_recv/etu_cnt<8>
    SLICE_X11Y3.B        Tilo                  0.259   gold_recv/valid
                                                       gold_recv/etu_full<14>1
    SLICE_X9Y5.C3        net (fanout=3)        0.823   gold_recv/etu_full<14>
    SLICE_X9Y5.C         Tilo                  0.259   gold_recv/state_FSM_FFd2
                                                       gold_recv/etu_full<14>3_1
    SLICE_X17Y13.A2      net (fanout=13)       1.692   gold_recv/etu_full<14>3
    SLICE_X17Y13.CLK     Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_0_dpot
                                                       gold_recv/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.558ns (1.321ns logic, 3.237ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_5 (FF)
  Destination:          gold_recv/data_out_0 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.506ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.663 - 0.712)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_5 to gold_recv/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y3.BQ        Tcko                  0.525   gold_recv/etu_cnt<7>
                                                       gold_recv/etu_cnt_5
    SLICE_X11Y3.B4       net (fanout=3)        0.575   gold_recv/etu_cnt<5>
    SLICE_X11Y3.B        Tilo                  0.259   gold_recv/valid
                                                       gold_recv/etu_full<14>1
    SLICE_X9Y5.C3        net (fanout=3)        0.823   gold_recv/etu_full<14>
    SLICE_X9Y5.C         Tilo                  0.259   gold_recv/state_FSM_FFd2
                                                       gold_recv/etu_full<14>3_1
    SLICE_X17Y13.A2      net (fanout=13)       1.692   gold_recv/etu_full<14>3
    SLICE_X17Y13.CLK     Tas                   0.373   gold_recv/data_out<3>
                                                       gold_recv/data_out_0_dpot
                                                       gold_recv/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (1.416ns logic, 3.090ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point gold_tx/rdy (SLICE_X14Y32.A3), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_tx/etu_cnt_8 (FF)
  Destination:          gold_tx/rdy (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.844ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.689 - 0.762)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_tx/etu_cnt_8 to gold_tx/rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.AQ       Tcko                  0.430   gold_tx/etu_cnt<11>
                                                       gold_tx/etu_cnt_8
    SLICE_X1Y28.A1       net (fanout=2)        0.968   gold_tx/etu_cnt<8>
    SLICE_X1Y28.A        Tilo                  0.259   gold_tx/etu_full<14>
                                                       gold_tx/etu_full<14>1
    SLICE_X0Y30.C3       net (fanout=2)        0.752   gold_tx/etu_full<14>
    SLICE_X0Y30.C        Tilo                  0.255   gold_tx/state_FSM_FFd2
                                                       gold_tx/etu_full<14>3
    SLICE_X14Y32.A3      net (fanout=19)       1.831   gold_tx/etu_full
    SLICE_X14Y32.CLK     Tas                   0.349   gold_tx/rdy
                                                       gold_tx/rdy_dpot
                                                       gold_tx/rdy
    -------------------------------------------------  ---------------------------
    Total                                      4.844ns (1.293ns logic, 3.551ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_tx/etu_cnt_3 (FF)
  Destination:          gold_tx/rdy (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.689 - 0.759)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_tx/etu_cnt_3 to gold_tx/rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.DQ       Tcko                  0.430   gold_tx/etu_cnt<3>
                                                       gold_tx/etu_cnt_3
    SLICE_X1Y28.A2       net (fanout=2)        0.756   gold_tx/etu_cnt<3>
    SLICE_X1Y28.A        Tilo                  0.259   gold_tx/etu_full<14>
                                                       gold_tx/etu_full<14>1
    SLICE_X0Y30.C3       net (fanout=2)        0.752   gold_tx/etu_full<14>
    SLICE_X0Y30.C        Tilo                  0.255   gold_tx/state_FSM_FFd2
                                                       gold_tx/etu_full<14>3
    SLICE_X14Y32.A3      net (fanout=19)       1.831   gold_tx/etu_full
    SLICE_X14Y32.CLK     Tas                   0.349   gold_tx/rdy
                                                       gold_tx/rdy_dpot
                                                       gold_tx/rdy
    -------------------------------------------------  ---------------------------
    Total                                      4.632ns (1.293ns logic, 3.339ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_tx/etu_cnt_2 (FF)
  Destination:          gold_tx/rdy (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.449ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.689 - 0.759)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_tx/etu_cnt_2 to gold_tx/rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y28.CQ       Tcko                  0.430   gold_tx/etu_cnt<3>
                                                       gold_tx/etu_cnt_2
    SLICE_X1Y28.A3       net (fanout=2)        0.573   gold_tx/etu_cnt<2>
    SLICE_X1Y28.A        Tilo                  0.259   gold_tx/etu_full<14>
                                                       gold_tx/etu_full<14>1
    SLICE_X0Y30.C3       net (fanout=2)        0.752   gold_tx/etu_full<14>
    SLICE_X0Y30.C        Tilo                  0.255   gold_tx/state_FSM_FFd2
                                                       gold_tx/etu_full<14>3
    SLICE_X14Y32.A3      net (fanout=19)       1.831   gold_tx/etu_full
    SLICE_X14Y32.CLK     Tas                   0.349   gold_tx/rdy
                                                       gold_tx/rdy_dpot
                                                       gold_tx/rdy
    -------------------------------------------------  ---------------------------
    Total                                      4.449ns (1.293ns logic, 3.156ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point gold_en (SLICE_X13Y31.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.321ns (requirement - (data path - clock path skew + uncertainty))
  Source:               state_FSM_FFd1 (FF)
  Destination:          gold_en (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.086ns (0.601 - 0.687)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: state_FSM_FFd1 to gold_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.AQ      Tcko                  0.476   state_FSM_FFd1
                                                       state_FSM_FFd1
    SLICE_X9Y31.C1       net (fanout=28)       2.735   state_FSM_FFd1
    SLICE_X9Y31.C        Tilo                  0.259   N42
                                                       gold_rdy_inv11
    SLICE_X13Y31.SR      net (fanout=1)        0.928   gold_rdy_inv_0
    SLICE_X13Y31.CLK     Tsrck                 0.410   gold_en
                                                       gold_en
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (1.145ns logic, 3.663ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_tx/rdy (FF)
  Destination:          gold_en (FF)
  Requirement:          31.250ns
  Data Path Delay:      3.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.029ns (0.689 - 0.718)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_tx/rdy to gold_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y32.AQ      Tcko                  0.476   gold_tx/rdy
                                                       gold_tx/rdy
    SLICE_X9Y31.C4       net (fanout=26)       1.170   gold_tx/rdy
    SLICE_X9Y31.C        Tilo                  0.259   N42
                                                       gold_rdy_inv11
    SLICE_X13Y31.SR      net (fanout=1)        0.928   gold_rdy_inv_0
    SLICE_X13Y31.CLK     Tsrck                 0.410   gold_en
                                                       gold_en
    -------------------------------------------------  ---------------------------
    Total                                      3.243ns (1.145ns logic, 2.098ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Mram_fpga_buf1_RAMC (SLICE_X16Y13.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.362ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_recv/data_out_4 (FF)
  Destination:          Mram_fpga_buf1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.366ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_recv/data_out_4 to Mram_fpga_buf1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y12.AQ      Tcko                  0.234   gold_recv/data_out<7>
                                                       gold_recv/data_out_4
    SLICE_X16Y13.CX      net (fanout=3)        0.230   gold_recv/data_out<4>
    SLICE_X16Y13.CLK     Tdh         (-Th)     0.098   _n0099<5>
                                                       Mram_fpga_buf1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.366ns (0.136ns logic, 0.230ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point fpga_cnt_3 (SLICE_X12Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          fpga_cnt_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to fpga_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.AQ      Tcko                  0.200   state_FSM_FFd1
                                                       state_FSM_FFd1
    SLICE_X12Y12.CE      net (fanout=28)       0.290   state_FSM_FFd1
    SLICE_X12Y12.CLK     Tckce       (-Th)     0.108   fpga_cnt<3>
                                                       fpga_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.092ns logic, 0.290ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Paths for end point fpga_cnt_2 (SLICE_X12Y12.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_FSM_FFd1 (FF)
  Destination:          fpga_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_FSM_FFd1 to fpga_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y14.AQ      Tcko                  0.200   state_FSM_FFd1
                                                       state_FSM_FFd1
    SLICE_X12Y12.CE      net (fanout=28)       0.290   state_FSM_FFd1
    SLICE_X12Y12.CLK     Tckce       (-Th)     0.104   fpga_cnt<3>
                                                       fpga_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.386ns (0.096ns logic, 0.290ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: _n0100<5>/CLK
  Logical resource: Mram_gold_buf1_RAMA/CLK
  Location pin: SLICE_X12Y32.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: _n0100<5>/CLK
  Logical resource: Mram_gold_buf1_RAMA_D1/CLK
  Location pin: SLICE_X12Y32.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.984|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4315 paths, 0 nets, and 1407 connections

Design statistics:
   Minimum period:   4.984ns{1}   (Maximum frequency: 200.642MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 10 13:50:16 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 380 MB



