$date
	Wed Aug 22 01:27:19 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoderBCD_tb $end
$var wire 4 ! out0 [3:0] $end
$var wire 4 " out1 [3:0] $end
$var reg 5 # i [4:0] $end
$var reg 5 $ in [4:0] $end
$scope module dec_udt $end
$var wire 5 % in [4:0] $end
$var wire 4 & out0 [3:0] $end
$var wire 4 ' out1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#1
b1 #
#2
b1 !
b1 &
b10 #
b1 $
b1 %
#3
b10 !
b10 &
b11 #
b10 $
b10 %
#4
b11 !
b11 &
b100 #
b11 $
b11 %
#5
b100 !
b100 &
b101 #
b100 $
b100 %
#6
b101 !
b101 &
b110 #
b101 $
b101 %
#7
b110 !
b110 &
b111 #
b110 $
b110 %
#8
b111 !
b111 &
b1000 #
b111 $
b111 %
#9
b1000 !
b1000 &
b1001 #
b1000 $
b1000 %
#10
b1001 !
b1001 &
b1010 #
b1001 $
b1001 %
#11
b0 !
b0 &
b1 "
b1 '
b1011 #
b1010 $
b1010 %
#12
b1 !
b1 &
b1100 #
b1011 $
b1011 %
#13
b10 !
b10 &
b1101 #
b1100 $
b1100 %
#14
b11 !
b11 &
b1110 #
b1101 $
b1101 %
#15
b100 !
b100 &
b1111 #
b1110 $
b1110 %
#16
b101 !
b101 &
b10000 #
b1111 $
b1111 %
#17
b110 !
b110 &
b10001 #
b10000 $
b10000 %
#18
b111 !
b111 &
b10010 #
b10001 $
b10001 %
#19
b1000 !
b1000 &
b10011 #
b10010 $
b10010 %
#20
b1001 !
b1001 &
b10100 #
b10011 $
b10011 %
#21
b0 !
b0 &
b10 "
b10 '
b10101 #
b10100 $
b10100 %
#22
b1 !
b1 &
b10110 #
b10101 $
b10101 %
#23
b10 !
b10 &
b10111 #
b10110 $
b10110 %
#24
b11 !
b11 &
b11000 #
b10111 $
b10111 %
#25
b100 !
b100 &
b11001 #
b11000 $
b11000 %
#26
b101 !
b101 &
b11010 #
b11001 $
b11001 %
#27
b110 !
b110 &
b11011 #
b11010 $
b11010 %
#28
b111 !
b111 &
b11100 #
b11011 $
b11011 %
#29
b1000 !
b1000 &
b11101 #
b11100 $
b11100 %
#30
b1001 !
b1001 &
b11110 #
b11101 $
b11101 %
#31
b0 !
b0 &
b11 "
b11 '
b11111 #
b11110 $
b11110 %
#32
b1 !
b1 &
b11111 $
b11111 %
#52
