0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sim_1/new/testbench.v,1711458520,verilog,,,,testbench,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/TOP.v,1711441658,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/add.v,,TOP,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/add.v,1711438565,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/and.v,,add_mine,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/and.v,1711438186,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/comparator.v,,and_mine,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/comparator.v,1711441622,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/demux.v,,comparator,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/demux.v,1711442994,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v,,demux,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/mux.v,1711439565,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/or.v,,mux,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/or.v,1711438535,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_left.v,,or_mine,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_left.v,1711438713,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_right.v,,shift_left,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/shift_right.v,1711438406,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/special.v,,shift_right,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/special.v,1711439263,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/sub.v,,special,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/sub.v,1711438302,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/xor.v,,sub_mine,,,,,,,,
C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sources_1/new/xor.v,1711438329,verilog,,C:/Users/denis/Verilog_projects/Lab_5/project_1/project_1.srcs/sim_1/new/testbench.v,,xor_mine,,,,,,,,
