#Start recording tcl command: 9/23/2019 11:37:49
#Project Location: C:/Users/martin/Desktop/Arqui3cm2/SegundoParcial/project3cm2/ram00; Project name: ram00
prj_project new -name "ram00" -impl "ram0" -dev LCMXO2-7000HE-5TG144C -synthesis "synplify"
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/div00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/osc00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/packagediv00.vhdl" "C:/Users/martin/Desktop/Arqui3cm2/PrimerParcial/project3CM2/div00VHDL/topdiv00.vhdl"
prj_project save
prj_src add "C:/Users/martin/Desktop/Arqui3cm2/SegundoParcial/project3cm2/ram00/ram00.vhdl"
prj_project save
prj_project close
#Stop recording: 9/23/2019 11:44:03
