INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/FA_SC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_SC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/Full_Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.srcs/sources_1/new/AddSub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AddSub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Labs/DCLabs/code/lab02 Full_Adder/Full_Adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
