# vsim -novopt -t ps lib_tb_top.tb_top -l /home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../transcripts/MAX_STATIC_04_transcript.txt -do "/home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../do_files/run_files/MAX_STATIC_04_run.do" -G/tb_top/SCN_FILE_PATH=/home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../scenarios/scn_lib_max7219_static/MAX_STATIC_04.txt 
# Start time: 13:41:53 on Dec 26,2020
# Loading sv_std.std
# Loading sv_std.mti_fli
# Loading lib_tb_top.tb_top_sv_unit
# Loading lib_tb_top.tb_top
# Loading lib_tb_top.clk_gen
# Loading lib_tb_top.wait_event_intf
# Loading lib_tb_top.set_injector_intf
# Loading lib_tb_top.wait_duration_intf
# Loading lib_tb_top.check_level_intf
# Loading lib_tb_top.wait_event_wrapper
# Loading lib_tb_top.wait_event_tb
# Loading lib_tb_top.set_injector_wrapper
# Loading lib_tb_top.set_injector_tb
# Loading lib_tb_top.max7219_checker_wrapper_sv_unit
# Loading lib_tb_top.max7219_checker_wrapper
# Loading lib_tb_top.max7219_checker_sv_unit
# ** Warning: (vsim-PLI-3691) /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(206): Expected a system task, not a system function '$sscanf'.
#    Time: 0 ps  Iteration: 0  Region: /tb_top_sv_unit::tb_class::tb_class__1::cmd_decoder File: /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv
# Loading lib_tb_top.max7219_checker
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading lib_tb_top.pkg_max7219
# Loading lib_tb_top.max7219_if(behv)
# Loading lib_tb_top.max7219_cmd_decod(behv)
# Loading lib_tb_top.tdpram_sclk(behv)
# Loading lib_tb_top.max7219_ram_decod(behv)
# do /home/jorisp/GitHub/VHDL_code/MAX7219/scripts/../do_files/run_files/MAX_STATIC_04_run.do
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# Beginning of sequencer
# WTR RST_N
# 
# Waiting for a rising edge ...
# Wait_event : No timeout
# WTR detected            210.00 ns
# 
# WAIT 100 ns
# 
# WAIT duration :         100 ns
# 
# SET EN 0
# 
# 
# SET ME 1
# 
# 
# SET WE 1
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0
# 
# 
# SET WDATA 0x0900
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x001
# 
# 
# SET WDATA 0x0900
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ADDR 0x002
# 
# 
# SET WDATA 0x0900
# 
# 
# WTFS CLK
# 
# Waiting for a falling edge ...
# SET ME 0
# 
# 
# SET WE 0
# 
# 
# SET START_PTR 0
# 
# 
# SET LAST_PTR 0x28
# 
# 
# WTRS CLK
# 
# Waiting for a rising edge ...
# SET PTR_VAL 1
# 
# 
# WTRS CLK
# 
# Waiting for a rising edge ...
# SET PTR_VAL 0
# 
# 
# WTR PTR_EQUALITY 1 ms
# 
# Waiting for a rising edge ...
# Timeout :           1 ms
# Error: Timeout reach :        1000450.00 ns
# 
# End of test
# ** Note: $finish    : /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv(125)
#    Time: 1000470 ns  Iteration: 2  Instance: /tb_top
# 1
# Break in Task tb_top_sv_unit/tb_class::tb_sequencer at /home/jorisp/GitHub/Verilog/lib_testbench/tb_tasks.sv line 125
# End time: 14:44:25 on Dec 26,2020, Elapsed time: 1:02:32
# Errors: 0, Warnings: 2
