$date
	Thu Apr 18 17:44:29 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module COUNTING_SIGNAL_tb $end
$scope module DUT $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 % switch $end
$var wire 1 & w_2_1 $end
$var wire 1 ' w_2_0 $end
$var wire 3 ( out [2:0] $end
$var wire 1 ) isOdd $end
$var wire 1 * isNotOdd $end
$var wire 1 + isNot4 $end
$var wire 1 , isNot0 $end
$var wire 1 - is4 $end
$var wire 1 . is2 $end
$var wire 1 / is0 $end
$scope module AND_1_0 $end
$var wire 1 0 w_1 $end
$var wire 1 1 w_0 $end
$var wire 1 ' out $end
$var wire 1 , in2 $end
$var wire 1 * in1 $end
$var wire 1 + in0 $end
$scope module AND0 $end
$var wire 1 2 w_1 $end
$var wire 1 1 out $end
$var wire 1 * in1 $end
$var wire 1 + in0 $end
$scope module NAND $end
$var wire 1 2 out $end
$var wire 1 * in1 $end
$var wire 1 + in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 2 in0 $end
$var wire 1 1 out $end
$scope module NAND $end
$var wire 1 2 in0 $end
$var wire 1 2 in1 $end
$var wire 1 1 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND1 $end
$var wire 1 3 w_1 $end
$var wire 1 0 out $end
$var wire 1 , in1 $end
$var wire 1 * in0 $end
$scope module NAND $end
$var wire 1 3 out $end
$var wire 1 , in1 $end
$var wire 1 * in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 3 in0 $end
$var wire 1 0 out $end
$scope module NAND $end
$var wire 1 3 in0 $end
$var wire 1 3 in1 $end
$var wire 1 0 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND2 $end
$var wire 1 1 in0 $end
$var wire 1 0 in1 $end
$var wire 1 4 w_1 $end
$var wire 1 ' out $end
$scope module NAND $end
$var wire 1 1 in0 $end
$var wire 1 0 in1 $end
$var wire 1 4 out $end
$upscope $end
$scope module NOT $end
$var wire 1 4 in0 $end
$var wire 1 ' out $end
$scope module NAND $end
$var wire 1 4 in0 $end
$var wire 1 4 in1 $end
$var wire 1 ' out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_1_1 $end
$var wire 1 5 w_1 $end
$var wire 1 & out $end
$var wire 1 . in1 $end
$var wire 1 + in0 $end
$scope module NAND $end
$var wire 1 5 out $end
$var wire 1 . in1 $end
$var wire 1 + in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 5 in0 $end
$var wire 1 & out $end
$scope module NAND $end
$var wire 1 5 in0 $end
$var wire 1 5 in1 $end
$var wire 1 & out $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 6 w_1 $end
$var wire 1 7 w_0 $end
$var wire 1 / out $end
$scope module OR_0_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 8 w_1 $end
$var wire 1 9 w_0 $end
$var wire 1 7 out $end
$scope module NAND $end
$var wire 1 7 out $end
$var wire 1 8 in1 $end
$var wire 1 9 in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ! in0 $end
$var wire 1 9 out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 9 out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 " in0 $end
$var wire 1 8 out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 " in1 $end
$var wire 1 8 out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_0_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 : w_1 $end
$var wire 1 ; w_0 $end
$var wire 1 6 out $end
$scope module NAND $end
$var wire 1 6 out $end
$var wire 1 : in1 $end
$var wire 1 ; in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 # in0 $end
$var wire 1 ; out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 # in1 $end
$var wire 1 ; out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 $ in0 $end
$var wire 1 : out $end
$scope module NAND $end
$var wire 1 $ in0 $end
$var wire 1 $ in1 $end
$var wire 1 : out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_1_0 $end
$var wire 1 7 in0 $end
$var wire 1 6 in1 $end
$var wire 1 < w_1 $end
$var wire 1 = w_0 $end
$var wire 1 / out $end
$scope module NAND $end
$var wire 1 / out $end
$var wire 1 < in1 $end
$var wire 1 = in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 7 in0 $end
$var wire 1 = out $end
$scope module NAND $end
$var wire 1 7 in0 $end
$var wire 1 7 in1 $end
$var wire 1 = out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 6 in0 $end
$var wire 1 < out $end
$scope module NAND $end
$var wire 1 6 in0 $end
$var wire 1 6 in1 $end
$var wire 1 < out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_2 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 > w_5 $end
$var wire 1 ? w_4 $end
$var wire 1 @ w_3 $end
$var wire 1 A w_2 $end
$var wire 1 B w_1 $end
$var wire 1 C w_0_1 $end
$var wire 1 D w_0_0 $end
$var wire 1 E w_0 $end
$var wire 1 . out $end
$scope module AND_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 F w_1 $end
$var wire 1 E out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 F out $end
$upscope $end
$scope module NOT $end
$var wire 1 F in0 $end
$var wire 1 E out $end
$scope module NAND $end
$var wire 1 F in0 $end
$var wire 1 F in1 $end
$var wire 1 E out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_1 $end
$var wire 1 ! in0 $end
$var wire 1 # in1 $end
$var wire 1 G w_1 $end
$var wire 1 B out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 # in1 $end
$var wire 1 G out $end
$upscope $end
$scope module NOT $end
$var wire 1 G in0 $end
$var wire 1 B out $end
$scope module NAND $end
$var wire 1 G in0 $end
$var wire 1 G in1 $end
$var wire 1 B out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_2 $end
$var wire 1 ! in0 $end
$var wire 1 $ in1 $end
$var wire 1 H w_1 $end
$var wire 1 A out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 $ in1 $end
$var wire 1 H out $end
$upscope $end
$scope module NOT $end
$var wire 1 H in0 $end
$var wire 1 A out $end
$scope module NAND $end
$var wire 1 H in0 $end
$var wire 1 H in1 $end
$var wire 1 A out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_3 $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 I w_1 $end
$var wire 1 @ out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 # in1 $end
$var wire 1 I out $end
$upscope $end
$scope module NOT $end
$var wire 1 I in0 $end
$var wire 1 @ out $end
$scope module NAND $end
$var wire 1 I in0 $end
$var wire 1 I in1 $end
$var wire 1 @ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_4 $end
$var wire 1 " in0 $end
$var wire 1 $ in1 $end
$var wire 1 J w_1 $end
$var wire 1 ? out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 $ in1 $end
$var wire 1 J out $end
$upscope $end
$scope module NOT $end
$var wire 1 J in0 $end
$var wire 1 ? out $end
$scope module NAND $end
$var wire 1 J in0 $end
$var wire 1 J in1 $end
$var wire 1 ? out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_5 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 K w_1 $end
$var wire 1 > out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 K out $end
$upscope $end
$scope module NOT $end
$var wire 1 K in0 $end
$var wire 1 > out $end
$scope module NAND $end
$var wire 1 K in0 $end
$var wire 1 K in1 $end
$var wire 1 > out $end
$upscope $end
$upscope $end
$upscope $end
$scope module BIGOR_0 $end
$var wire 1 E in0 $end
$var wire 1 B in1 $end
$var wire 1 A in2 $end
$var wire 1 L w_1 $end
$var wire 1 M w_0 $end
$var wire 1 D out $end
$scope module OR0 $end
$var wire 1 E in0 $end
$var wire 1 B in1 $end
$var wire 1 N w_1 $end
$var wire 1 O w_0 $end
$var wire 1 M out $end
$scope module NAND $end
$var wire 1 M out $end
$var wire 1 N in1 $end
$var wire 1 O in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 E in0 $end
$var wire 1 O out $end
$scope module NAND $end
$var wire 1 E in0 $end
$var wire 1 E in1 $end
$var wire 1 O out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 B in0 $end
$var wire 1 N out $end
$scope module NAND $end
$var wire 1 B in0 $end
$var wire 1 B in1 $end
$var wire 1 N out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 B in0 $end
$var wire 1 A in1 $end
$var wire 1 P w_1 $end
$var wire 1 Q w_0 $end
$var wire 1 L out $end
$scope module NAND $end
$var wire 1 L out $end
$var wire 1 P in1 $end
$var wire 1 Q in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 B in0 $end
$var wire 1 Q out $end
$scope module NAND $end
$var wire 1 B in0 $end
$var wire 1 B in1 $end
$var wire 1 Q out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 A in0 $end
$var wire 1 P out $end
$scope module NAND $end
$var wire 1 A in0 $end
$var wire 1 A in1 $end
$var wire 1 P out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR2 $end
$var wire 1 M in0 $end
$var wire 1 L in1 $end
$var wire 1 R w_1 $end
$var wire 1 S w_0 $end
$var wire 1 D out $end
$scope module NAND $end
$var wire 1 D out $end
$var wire 1 R in1 $end
$var wire 1 S in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 M in0 $end
$var wire 1 S out $end
$scope module NAND $end
$var wire 1 M in0 $end
$var wire 1 M in1 $end
$var wire 1 S out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 L in0 $end
$var wire 1 R out $end
$scope module NAND $end
$var wire 1 L in0 $end
$var wire 1 L in1 $end
$var wire 1 R out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module BIGOR_1 $end
$var wire 1 @ in0 $end
$var wire 1 ? in1 $end
$var wire 1 > in2 $end
$var wire 1 T w_1 $end
$var wire 1 U w_0 $end
$var wire 1 C out $end
$scope module OR0 $end
$var wire 1 @ in0 $end
$var wire 1 ? in1 $end
$var wire 1 V w_1 $end
$var wire 1 W w_0 $end
$var wire 1 U out $end
$scope module NAND $end
$var wire 1 U out $end
$var wire 1 V in1 $end
$var wire 1 W in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 @ in0 $end
$var wire 1 W out $end
$scope module NAND $end
$var wire 1 @ in0 $end
$var wire 1 @ in1 $end
$var wire 1 W out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 ? in0 $end
$var wire 1 V out $end
$scope module NAND $end
$var wire 1 ? in0 $end
$var wire 1 ? in1 $end
$var wire 1 V out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 ? in0 $end
$var wire 1 > in1 $end
$var wire 1 X w_1 $end
$var wire 1 Y w_0 $end
$var wire 1 T out $end
$scope module NAND $end
$var wire 1 T out $end
$var wire 1 X in1 $end
$var wire 1 Y in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ? in0 $end
$var wire 1 Y out $end
$scope module NAND $end
$var wire 1 ? in0 $end
$var wire 1 ? in1 $end
$var wire 1 Y out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 > in0 $end
$var wire 1 X out $end
$scope module NAND $end
$var wire 1 > in0 $end
$var wire 1 > in1 $end
$var wire 1 X out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR2 $end
$var wire 1 U in0 $end
$var wire 1 T in1 $end
$var wire 1 Z w_1 $end
$var wire 1 [ w_0 $end
$var wire 1 C out $end
$scope module NAND $end
$var wire 1 C out $end
$var wire 1 Z in1 $end
$var wire 1 [ in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 U in0 $end
$var wire 1 [ out $end
$scope module NAND $end
$var wire 1 U in0 $end
$var wire 1 U in1 $end
$var wire 1 [ out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 T in0 $end
$var wire 1 Z out $end
$scope module NAND $end
$var wire 1 T in0 $end
$var wire 1 T in1 $end
$var wire 1 Z out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_1 $end
$var wire 1 D in0 $end
$var wire 1 C in1 $end
$var wire 1 \ w_1 $end
$var wire 1 ] w_0 $end
$var wire 1 . out $end
$scope module NAND $end
$var wire 1 . out $end
$var wire 1 \ in1 $end
$var wire 1 ] in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 D in0 $end
$var wire 1 ] out $end
$scope module NAND $end
$var wire 1 D in0 $end
$var wire 1 D in1 $end
$var wire 1 ] out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 C in0 $end
$var wire 1 \ out $end
$scope module NAND $end
$var wire 1 C in0 $end
$var wire 1 C in1 $end
$var wire 1 \ out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_4 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 ^ w_1 $end
$var wire 1 _ w_0 $end
$var wire 1 - out $end
$scope module AND_0_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 ` w_1 $end
$var wire 1 _ out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 ` out $end
$upscope $end
$scope module NOT $end
$var wire 1 ` in0 $end
$var wire 1 _ out $end
$scope module NAND $end
$var wire 1 ` in0 $end
$var wire 1 ` in1 $end
$var wire 1 _ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_0_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 a w_1 $end
$var wire 1 ^ out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 a out $end
$upscope $end
$scope module NOT $end
$var wire 1 a in0 $end
$var wire 1 ^ out $end
$scope module NAND $end
$var wire 1 a in0 $end
$var wire 1 a in1 $end
$var wire 1 ^ out $end
$upscope $end
$upscope $end
$upscope $end
$scope module AND_1_0 $end
$var wire 1 _ in0 $end
$var wire 1 ^ in1 $end
$var wire 1 b w_1 $end
$var wire 1 - out $end
$scope module NAND $end
$var wire 1 _ in0 $end
$var wire 1 ^ in1 $end
$var wire 1 b out $end
$upscope $end
$scope module NOT $end
$var wire 1 b in0 $end
$var wire 1 - out $end
$scope module NAND $end
$var wire 1 b in0 $end
$var wire 1 b in1 $end
$var wire 1 - out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_NOT_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 c w_1 $end
$var wire 1 d w_0 $end
$var wire 1 , out $end
$scope module OR_0_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 e w_1 $end
$var wire 1 f w_0 $end
$var wire 1 d out $end
$scope module NAND $end
$var wire 1 d out $end
$var wire 1 e in1 $end
$var wire 1 f in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ! in0 $end
$var wire 1 f out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 f out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 " in0 $end
$var wire 1 e out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 " in1 $end
$var wire 1 e out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_0_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 g w_1 $end
$var wire 1 h w_0 $end
$var wire 1 c out $end
$scope module NAND $end
$var wire 1 c out $end
$var wire 1 g in1 $end
$var wire 1 h in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 # in0 $end
$var wire 1 h out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 # in1 $end
$var wire 1 h out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 $ in0 $end
$var wire 1 g out $end
$scope module NAND $end
$var wire 1 $ in0 $end
$var wire 1 $ in1 $end
$var wire 1 g out $end
$upscope $end
$upscope $end
$upscope $end
$scope module OR_1_0 $end
$var wire 1 d in0 $end
$var wire 1 c in1 $end
$var wire 1 i w_1 $end
$var wire 1 j w_0 $end
$var wire 1 , out $end
$scope module NAND $end
$var wire 1 , out $end
$var wire 1 i in1 $end
$var wire 1 j in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 d in0 $end
$var wire 1 j out $end
$scope module NAND $end
$var wire 1 d in0 $end
$var wire 1 d in1 $end
$var wire 1 j out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 c in0 $end
$var wire 1 i out $end
$scope module NAND $end
$var wire 1 c in0 $end
$var wire 1 c in1 $end
$var wire 1 i out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CHK_IS_ODD $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 # in2 $end
$var wire 1 $ in3 $end
$var wire 1 k w_1 $end
$var wire 1 l w_0 $end
$var wire 1 ) out $end
$scope module XNOR_0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 l out $end
$var wire 1 m n_out $end
$scope module NOT $end
$var wire 1 l out $end
$var wire 1 m in0 $end
$scope module NAND $end
$var wire 1 l out $end
$var wire 1 m in1 $end
$var wire 1 m in0 $end
$upscope $end
$upscope $end
$scope module XOR $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 n w_1 $end
$var wire 1 o w_0 $end
$var wire 1 m out $end
$scope module AND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 p w_1 $end
$var wire 1 n out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 p out $end
$upscope $end
$scope module NOT $end
$var wire 1 p in0 $end
$var wire 1 n out $end
$scope module NAND $end
$var wire 1 p in0 $end
$var wire 1 p in1 $end
$var wire 1 n out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 ! in0 $end
$var wire 1 " in1 $end
$var wire 1 q w_1 $end
$var wire 1 r w_0 $end
$var wire 1 o out $end
$var wire 1 s n_out $end
$scope module NAND $end
$var wire 1 s out $end
$var wire 1 q in1 $end
$var wire 1 r in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 s in0 $end
$var wire 1 o out $end
$scope module NAND $end
$var wire 1 s in0 $end
$var wire 1 s in1 $end
$var wire 1 o out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ! in0 $end
$var wire 1 r out $end
$scope module NAND $end
$var wire 1 ! in0 $end
$var wire 1 ! in1 $end
$var wire 1 r out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 " in0 $end
$var wire 1 q out $end
$scope module NAND $end
$var wire 1 " in0 $end
$var wire 1 " in1 $end
$var wire 1 q out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 o in0 $end
$var wire 1 n in1 $end
$var wire 1 t w_1 $end
$var wire 1 u w_0 $end
$var wire 1 m out $end
$var wire 1 v n_out $end
$scope module NAND $end
$var wire 1 v out $end
$var wire 1 t in1 $end
$var wire 1 u in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 v in0 $end
$var wire 1 m out $end
$scope module NAND $end
$var wire 1 v in0 $end
$var wire 1 v in1 $end
$var wire 1 m out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 o in0 $end
$var wire 1 u out $end
$scope module NAND $end
$var wire 1 o in0 $end
$var wire 1 o in1 $end
$var wire 1 u out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 n in0 $end
$var wire 1 t out $end
$scope module NAND $end
$var wire 1 n in0 $end
$var wire 1 n in1 $end
$var wire 1 t out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XNOR_1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 k out $end
$var wire 1 w n_out $end
$scope module NOT $end
$var wire 1 k out $end
$var wire 1 w in0 $end
$scope module NAND $end
$var wire 1 k out $end
$var wire 1 w in1 $end
$var wire 1 w in0 $end
$upscope $end
$upscope $end
$scope module XOR $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 x w_1 $end
$var wire 1 y w_0 $end
$var wire 1 w out $end
$scope module AND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 z w_1 $end
$var wire 1 x out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 z out $end
$upscope $end
$scope module NOT $end
$var wire 1 z in0 $end
$var wire 1 x out $end
$scope module NAND $end
$var wire 1 z in0 $end
$var wire 1 z in1 $end
$var wire 1 x out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 { w_1 $end
$var wire 1 | w_0 $end
$var wire 1 y out $end
$var wire 1 } n_out $end
$scope module NAND $end
$var wire 1 } out $end
$var wire 1 { in1 $end
$var wire 1 | in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 } in0 $end
$var wire 1 y out $end
$scope module NAND $end
$var wire 1 } in0 $end
$var wire 1 } in1 $end
$var wire 1 y out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 # in0 $end
$var wire 1 | out $end
$scope module NAND $end
$var wire 1 # in0 $end
$var wire 1 # in1 $end
$var wire 1 | out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 $ in0 $end
$var wire 1 { out $end
$scope module NAND $end
$var wire 1 $ in0 $end
$var wire 1 $ in1 $end
$var wire 1 { out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 y in0 $end
$var wire 1 x in1 $end
$var wire 1 ~ w_1 $end
$var wire 1 !" w_0 $end
$var wire 1 w out $end
$var wire 1 "" n_out $end
$scope module NAND $end
$var wire 1 "" out $end
$var wire 1 ~ in1 $end
$var wire 1 !" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 "" in0 $end
$var wire 1 w out $end
$scope module NAND $end
$var wire 1 "" in0 $end
$var wire 1 "" in1 $end
$var wire 1 w out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 y in0 $end
$var wire 1 !" out $end
$scope module NAND $end
$var wire 1 y in0 $end
$var wire 1 y in1 $end
$var wire 1 !" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 x in0 $end
$var wire 1 ~ out $end
$scope module NAND $end
$var wire 1 x in0 $end
$var wire 1 x in1 $end
$var wire 1 ~ out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module XOR $end
$var wire 1 l in0 $end
$var wire 1 k in1 $end
$var wire 1 #" w_1 $end
$var wire 1 $" w_0 $end
$var wire 1 ) out $end
$scope module AND $end
$var wire 1 l in0 $end
$var wire 1 k in1 $end
$var wire 1 %" w_1 $end
$var wire 1 #" out $end
$scope module NAND $end
$var wire 1 l in0 $end
$var wire 1 k in1 $end
$var wire 1 %" out $end
$upscope $end
$scope module NOT $end
$var wire 1 %" in0 $end
$var wire 1 #" out $end
$scope module NAND $end
$var wire 1 %" in0 $end
$var wire 1 %" in1 $end
$var wire 1 #" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR0 $end
$var wire 1 l in0 $end
$var wire 1 k in1 $end
$var wire 1 &" w_1 $end
$var wire 1 '" w_0 $end
$var wire 1 $" out $end
$var wire 1 (" n_out $end
$scope module NAND $end
$var wire 1 (" out $end
$var wire 1 &" in1 $end
$var wire 1 '" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 (" in0 $end
$var wire 1 $" out $end
$scope module NAND $end
$var wire 1 (" in0 $end
$var wire 1 (" in1 $end
$var wire 1 $" out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 l in0 $end
$var wire 1 '" out $end
$scope module NAND $end
$var wire 1 l in0 $end
$var wire 1 l in1 $end
$var wire 1 '" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 k in0 $end
$var wire 1 &" out $end
$scope module NAND $end
$var wire 1 k in0 $end
$var wire 1 k in1 $end
$var wire 1 &" out $end
$upscope $end
$upscope $end
$upscope $end
$scope module NOR1 $end
$var wire 1 $" in0 $end
$var wire 1 #" in1 $end
$var wire 1 )" w_1 $end
$var wire 1 *" w_0 $end
$var wire 1 ) out $end
$var wire 1 +" n_out $end
$scope module NAND $end
$var wire 1 +" out $end
$var wire 1 )" in1 $end
$var wire 1 *" in0 $end
$upscope $end
$scope module NOT $end
$var wire 1 +" in0 $end
$var wire 1 ) out $end
$scope module NAND $end
$var wire 1 +" in0 $end
$var wire 1 +" in1 $end
$var wire 1 ) out $end
$upscope $end
$upscope $end
$scope module NOT0 $end
$var wire 1 $" in0 $end
$var wire 1 *" out $end
$scope module NAND $end
$var wire 1 $" in0 $end
$var wire 1 $" in1 $end
$var wire 1 *" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 #" in0 $end
$var wire 1 )" out $end
$scope module NAND $end
$var wire 1 #" in0 $end
$var wire 1 #" in1 $end
$var wire 1 )" out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module CRUDE_AWAKENING_0 $end
$var wire 1 - in0 $end
$var wire 1 ," out $end
$upscope $end
$scope module CRUDE_AWAKENING_1 $end
$var wire 1 ) in0 $end
$var wire 1 -" out $end
$upscope $end
$scope module NOT_4 $end
$var wire 1 - in0 $end
$var wire 1 + out $end
$scope module NAND $end
$var wire 1 - in0 $end
$var wire 1 - in1 $end
$var wire 1 + out $end
$upscope $end
$upscope $end
$scope module NOT_ODD $end
$var wire 1 ) in0 $end
$var wire 1 * out $end
$scope module NAND $end
$var wire 1 ) in0 $end
$var wire 1 ) in1 $end
$var wire 1 * out $end
$upscope $end
$upscope $end
$scope module OR_1 $end
$var wire 1 ' in0 $end
$var wire 1 & in1 $end
$var wire 1 ." w_1 $end
$var wire 1 /" w_0 $end
$var wire 1 0" out $end
$scope module NAND $end
$var wire 1 0" out $end
$var wire 1 ." in1 $end
$var wire 1 /" in0 $end
$upscope $end
$scope module NOT0 $end
$var wire 1 ' in0 $end
$var wire 1 /" out $end
$scope module NAND $end
$var wire 1 ' in0 $end
$var wire 1 ' in1 $end
$var wire 1 /" out $end
$upscope $end
$upscope $end
$scope module NOT1 $end
$var wire 1 & in0 $end
$var wire 1 ." out $end
$scope module NAND $end
$var wire 1 & in0 $end
$var wire 1 & in1 $end
$var wire 1 ." out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
00"
1/"
1."
0-"
0,"
1+"
1*"
0)"
1("
0'"
0&"
0%"
0$"
1#"
1""
0!"
1~
0}
1|
1{
1z
1y
0x
0w
1v
0u
1t
0s
1r
1q
1p
1o
0n
0m
1l
1k
1j
1i
1h
1g
1f
1e
0d
0c
1b
1a
1`
0_
0^
1]
1\
1[
1Z
1Y
1X
1W
1V
0U
0T
1S
1R
1Q
1P
1O
1N
0M
0L
1K
1J
1I
1H
1G
1F
0E
0D
0C
0B
0A
0@
0?
0>
1=
1<
1;
1:
19
18
07
06
15
14
13
02
11
00
0/
0.
0-
0,
1+
1*
0)
b0 (
0'
0&
1%
0$
0#
0"
0!
$end
#2
01
12
0*
1-"
1)
0+"
b1 (
00"
1)"
1/"
0#"
0'
1%"
1'"
14
0l
00
1m
13
0v
1/
1,
1u
0=
0j
0o
17
1d
1s
09
0f
0r
1!
#4
08
0e
0q
19
1f
1r
1"
0!
#6
0/"
1'
04
10
11
03
02
10"
1*
0."
b10 (
0-"
0)
1&
1+"
05
0)"
1.
1#"
0]
0%"
0'"
1D
1l
0S
0m
1M
1v
0O
0t
1E
1_
1n
09
0F
0`
0f
0p
0r
1!
#8
00"
1/"
0'
14
00
01
13
12
0*
1."
b1 (
1-"
1)
0&
0+"
15
1)"
1&"
0.
0#"
0k
1]
1%"
0'"
1w
0D
1l
0""
1S
0m
1!"
0M
1v
0u
0<
0i
0y
1=
1O
1j
1t
1o
16
1c
1}
07
0E
0_
0d
0n
0s
0;
0h
0|
18
1e
1q
19
1F
1`
1f
1p
1r
1#
0"
0!
#10
0/"
1'
04
10
11
03
02
1*
0-"
0)
b10 (
10"
1+"
0."
0*"
1&
1$"
05
0("
1.
1'"
0]
0l
1D
1m
0S
0R
0v
1M
1L
1u
0=
0N
0Q
0j
0o
17
1B
1d
1s
09
0G
0f
0r
1!
#12
0\
1]
1C
0D
0[
1S
1R
1U
0M
0L
0W
1N
1Q
1@
0B
08
0I
0e
0q
19
1G
1f
1r
1"
0!
#14
1/"
0'
14
00
01
13
12
0*
b11 (
1-"
1)
0+"
1*"
0$"
1("
0]
0'"
1D
1l
0S
0R
0m
1M
1L
1v
0O
0N
0Q
0t
1E
1B
1_
1n
09
0F
0G
0`
0f
0p
0r
1!
#16
1/"
0'
14
00
01
13
12
0*
00"
b1 (
1-"
1)
1."
0+"
0&
1*"
15
0$"
0.
1("
1\
1]
0'"
0C
0D
1l
1[
1S
1R
0m
0U
0M
0L
1v
0u
1W
1=
1O
1N
1Q
1j
1t
1o
0@
07
0E
0B
0_
0d
0n
0s
0:
0g
0{
1;
1h
1|
18
1I
1e
1q
19
1F
1G
1`
1f
1p
1r
1$
0#
0"
0!
#18
0/"
1'
04
10
11
03
02
1*
0-"
0)
b10 (
10"
1+"
0."
0*"
1&
1$"
05
0("
1.
1'"
0]
0l
1D
1m
0R
0v
1L
1u
0=
0P
0j
0o
17
1A
1d
1s
09
0H
0f
0r
1!
#20
0\
1]
1C
0D
0[
0Z
1R
1U
1T
0L
0V
0Y
1P
1?
0A
08
0J
0e
0q
19
1H
1f
1r
1"
0!
#22
1/"
0'
14
00
01
13
12
0*
b11 (
1-"
1)
0+"
1*"
0$"
1("
0]
0'"
1D
1l
0S
0R
0m
1M
1L
1v
0O
0P
0t
1E
1A
1_
1n
09
0F
0H
0`
0f
0p
0r
1!
#24
0/"
1'
04
10
11
03
02
1*
b10 (
0-"
0)
1+"
0)"
1#"
0%"
0&"
1]
0'"
1k
0D
1l
0w
1[
1S
1R
0m
1""
0U
0M
0L
1v
0u
0X
0~
1V
1Y
1=
1O
1P
1j
1t
1o
1>
1^
1x
0?
07
0E
0A
0_
0d
0n
0s
0;
0K
0a
0h
0z
0|
18
1J
1e
1q
19
1F
1H
1`
1f
1p
1r
1#
0"
0!
#26
1/"
0'
14
00
01
13
12
0*
b11 (
1-"
1)
0+"
1)"
0#"
1%"
1'"
0]
0l
1D
1m
0S
0R
0v
1M
1L
1u
0=
0N
0Q
0P
0j
0o
17
1B
1A
1d
1s
09
0G
0H
0f
0r
1!
#28
1]
0D
0[
1S
1R
1U
0M
0L
0W
0V
0Y
1N
1Q
1P
1@
1?
0B
0A
08
0I
0J
0e
0q
19
1G
1H
1f
1r
1"
0!
#30
10
03
1*
0-"
0)
1+"
00"
0)"
1."
1#"
0]
0&
0%"
0'"
1D
15
1l
0S
0R
0+
0m
1M
1L
b100 (
1,"
1-
1v
0O
0N
0Q
0P
0b
0t
1E
1B
1A
1_
1n
09
0F
0G
0H
0`
0f
0p
0r
1!
#32
