strategi high throughput fpga base ldpc decod architectur swapnil mhask hojin kee tai ahsan aziz predrag spasojev wireless network laboratori rutger univers brunswick usa email spasojev nation instrument corpor austin usa email abstract propos loss general strategi achiev high throughput fpga base architectur ldpc code base circul ident matrix construct novel represent pariti check matrix pcm provid multi fold throughput gain split node process algorithm enabl achiev pipelin block layer partit pcm layer superlay deriv upper bound pipelin depth compact represent valid architectur decod ieee ldpc implement xilinx kintex fpga help fpga compil labviewtmcommun system design suit csdstm offer autom systemat compil flow optim hardwar implement ldpc algorithm generat minut achiev throughput knowledg fastest implement ieee ldpc decod algorithm compil term wave ldpc belief propag decod msa layer decod high level synthesi hls fpga ieee introduct generat wireless technolog collect term refer peak data rate upto ten latenc envis propos oper rang challeng short rang communic increas shadow rapid fade time process complex system expect high effort design develop channel code solut suitabl system paper high throughput scalabl reconfigur fpga decod architectur well structur offer ldpc code amen time space effici decod implement relat random ldpc code primari requir high decod ing throughput ldpc code variant accumul base code decod belief propag method high candid system sole purpos valid propos architectur chose standard compliant code throughput perform well surpass requir chosen standard insight work high throughput order base ldpc decod work focus asic design requir intric custom rtl level expert knowledg vlsi design sizeabl subset cater fulli parallel code specif architectur point view evolv solut attract option rapid prototyp explor area fpga base implement impress present work base fulli parallel architectur lack flexibl code specif limit small block size inhibit rout congest discuss inform overview case studi base fulli autom generat hdl fair comparison state art implement paper provid loss general strategi achiev high throughput fpga base architectur ldpc code base circul ident matrix construct main contribut compact rep resent matrix form pcm ldpc code multi fold increas throughput spite reduct degre freedom pipelin process achiev effici pipelin layer provid loss general upper bound pipelin depth achiev manner split node process allow achiev degre pipelin util addit hardwar resourc algorithm strategi realiz hardwar case studi fpga compil labviewtm csdstm translat entir softwar pieplin high level languag descript vhdl minut enabl state art rapid prototyp demonstr scalabl propos architectur applic achiev throughput remaind paper organ describ ldpc code decod algorithm chosen implement strategi achiev high throughput explain iii case studi discuss conclud figur tanner graph vns repres code bit circl cns repres pariti check equat squar edg graph correspond entri binari ldpc code pcm quasi cyclic ldpc code decod ldpc code gallag class linear block code achiev capac perform broad rang channel character low densiti spars pcm represent mathemat ldpc code null space pcm denot number pariti check equa tion pariti bit denot number variabl node code bit rank pcm number redund bit bit form codeword length tanner graph represent tanner incid matrix bipartit graph compris set check node set pariti check equat variabl node set variabl bit node ith connect jth toy exampl tanner graph fig degre dci dvj equal number ith row jth column constant dci dvj ldpc code call regular code call irregular code quasi cyclic ldpc code ldpc code gallag random complic decod implement dom interconnect pattern vns cns direct translat complex wire rout circuit hardwar ldpc code belong class structur code easier implement compromis perform construct ident matrix base ldpc code reli matrix call base matrix compris cyclic shift ident submatric size shift pcm matrix expand map ident matrix size cyclic shift matrix size compos submatric row column ieee standard case studi tabl scale min sum algorithm decod ldpc code ldpc code decod messag pass belief propag bipartit tanner graph cns vns communic success pass revis estim log likelihood ratio llr associ decod iter work employ effici decod algorithm present pipelin process layer base row layer decod techniqu detail iii definit denot jth bit length codeword denot correspond receiv channel corrupt nois sampl variabl check vtc messag qij check variabl ctv messag rij posteriori probabl app ratio denot step scale msa initi app ratio ctv messag iter comput tth decod iter sign min repres set neighbor exclud tmax maximum number decod iter decis code bit tmax declar decod codeword layer block tabl base matrix ieee standard case studi layer block column iii valid block iii highlight well msa approxim spa perform msa wors spa scale ctv messag rij improv perform msa scale ctv messag factor remark standard algorithm base call flood phase schedul decod iter compris phase phase vtc messag vns comput second phase ctv messag cns comput strict order messag updat side graph propag side decod iter algorithm messag updat propag graph decod iter advantag singl process unit requir messag updat memori storag reduc account fli comput vtc messag qij algorithm converg faster standard flood schedul requir fewer decod iter iii techniqu high throughput understand high throughput requir ldpc decod defin decod throughput iter ldpc decod definit clock frequenc code length number decod iter number clock cycl decod iter throughput decod fc·nni·nc function code decod algorithm determin hardwar architectur architectur optim abil oper decod higher clock rate minim latenc decod iter help achiev higher throughput employ techniqu increas throughput definit linear complex node process separ process unit cns vns requir flood schedul hardwar element process equat collect refer node process unit npu care observ reveal equat process ctv messag rij comput intens calcul sign minimum oper complex process minimum softwar translat nest loop outer loop execut dci time inner loop execut dci time achiev linear complex dci minimum comput split process phase pass global pass second minimum smallest set exclud minimum set neighbor vns comput local pass second minimum global pass comput minimum neighbor base function pass npu divid global npu gnpu local npu lnpu algorithm global pass initi denot discret time step denot second minimum time initi time comparison denot neighbor note depend biject function increment correspond move edg edg qiki qiki qiki qiki qiki max max second mini mum valu set neighbor max local pass minimum equat denot qminiki qminiki max qiki max max softwar translat consecut loop execut dci time consequ reduc complex dci approach sign comput process manner vnzj vnz vnzj lvnz vnz npuz npuz tabl arbitrari submatrix illustr opportun parallel npus fold parallel npus messag comput equat repeat time decod iter straightforward serial implement kind slow undesir appli strategi base understand fact arbitrari submatrix pcm correspond cns connect vns bipartit graph strict edg impli set cns share set tabl illustr arbitrari submatrix present opportun oper npus parallel refer npu array fold increas throughput layer decod remark clear flood schedul node side bipartit graph process parallel fulli parallel implement attract option achiev high throughput perform drawback first intract hardwar complex inter connect pattern second implement restrict specif code structur spite serial natur algorithm process multipl node time condit satisfi fact perspect process cns process time independ vns code bit common row layer techniqu work essenti reli condit satisfi term arbitrari subset row process time provid row column subset row term row layer refer layer set layer observ general subset row long row subset satisfi condit fact impli structur ldpc code choic obvious submatric row column weight guarante cns correspond row satisfi condit fact chosen column perspect impli column divid subset size refer block column set serv vns belong block column particip equat layer divid block column block block intersect layer block column layer depend respect block column independ layer block tabl iii illustr messag pass row layer decod pcm exampl tabl iii layer depend respect block column assum messag updat layer proceed downward arrow repres direct flow messag updat layer layer updat vns associ block column layer finish updat messag set vns idea parallel npus iii extend layer npu array process messag updat multipl independ layer clear depend layer limit degre parallel achiev high throughput iii discuss pipelin method allow overcom layer layer depend improv throughput compact represent discuss pipelin process layer novel compact effici matrix representa tion lead improv throughput understand call submatric invalid block edg correspond cns vns submatric valid block convent approach schedul exampl messag comput valid invalid block avoid process invalid block propos altern represent form matric tabl block matrix tabl block shift matrix hold locat shift layer block tabl block matrix show valid block highlight process valu connect cns vns correspond valid block construct base definit definit construct set observ benefit altern represent defin ratio definit denot compact ratio ratio number column number column compact ratio measur compact achiev altern represent compar convent approach schedul matric improv throughput time case studi provid throughput gain remark irregular ldpc code case studi layer compris block layer aim minim hardwar layer block tabl block shift matrix show shift valu valid block process complex maintain static memori address generat pattern chang layer layer implemen tation assum regular code decod process block layer matrix throughput penalti process invalid block store memori layer pipelin decod architectur iii depend layer block column process parallel instanc tabl vns associ block column particip equat associ layer layer suggest scope parallel layer process situat better observ tabl fact block column appear layer layer correspond depend respect block column proof direct appli fact definit layer depend obvious process layer parallel condit hold call set layer satisfi fact superlay will format superlay suitabl size crucial achiev parallel architectur layer block tabl rearrang block matrix work show valid block highlight process idea rearrang matrix element origin order stagger execut respect place understand layer pipelin pipelin case loss general fig block level view npu time diagram pipelin layer iii gnpu lnpu oper tandem order impli lnpu wait gnpu updat finish layer level pictur depict fig call version version idl gnpu lnpu avoid introduc pipelin process block lemma lemma superlay lnpu process messag block gnpu process messag block proof direct layer independ condit fact fig illustr block level view layer pipelin ing scheme note split npu process part gnpu lnpu work tandem condit fact lemma hold boundari superlay lemma hold pipelin restart layer layer level view fig call version version classic pipelin overhead impos constraint size superlay definit loss general pipelin effi cienci number layer process unit time npu array case pipelin layer fig impos condit layer process pipelin time provid factor note superlay ldpc code constant facilit symmetr pipelin architectur scalabl solut choic maxim pipelin effici argmax case studi tabl rearrang ldpc code case studi tabl unresolv depend blue tabl argmax rearrang block matrix tabl layer level view pipelin time diagram fig high level fpga base decod architectur high level decod architectur fig rom hold ldpc code paramet code paramet block length maximum number decod iter app memori initi channel llr valu correspond vns equat barrel shifter oper block vns app valu equat size fix point word length implement app valu circular rotat valu shift valu matrix rom effect implement connect cns vns cyclic shift app memori valu correspond messag valu block question fed npu array gnpus comput messag equat lnpus comput messag equat messag store respect locat ram process block case studi evalu propos strategi achiev high throughput implement scale msa base decod ldpc code ieee code code length bit implement support submatrix size capabl support block length rate code time write paper implement aforement version block level layer level view pipelin illustr fig pipelin softwar algorithm scription level block layer level view pipelin process fig effici version time faster version repres input llrs channel ctv vtc messag sign bit fraction bit fig bit error rate ber perform float point fix point data represent decod iter expect fix point implement suffer compar float point version decod algorithm describ labview csds softwar fpga compil generat vhdl code graphic dataflow descript vhdl code synthes rout xilinx vivado compil xilinx kintex fpga pxie fpga board decod core achiev throughput oper frequenc latenc tabl vii resourc usag version fast pipelin close version fpga compil choos data storag version bram version compar contemporari fpga base implement high level algorithm descript compil hdl implement achiev higher throughput lesser resourc util author implement decod ieee code achiev throughput util slice regist slice lut block ram spartan fpga compar ber perform ldpc decod applic work demonstr ieee globecom ldpc code case studi decod throughput throughput achiev decod core parallel xilinx fpga usrp conclus propos techniqu achiev high throughput perform msa base decod ldpc code propos compact represent pcm improv throughput ieee decod implement attain throughput latenc figur block level view pipelin time diagram general case circul ident submatrix construct base ldpc code pipelin special case ieee ldpc code work pipelin pipelin process layer general ldpc code case pipelin process layer ldpc code case figur layer level view pipelin time diagram general case circul ident submatrix construct base ldpc code pipelin special case ieee ldpc code work pipelin pipelin process layer general ldpc code case pipelin process layer ldpc code case figur high level decod architectur show fold parallel npus emphasi split sign minimum comput equat note comput equat simplic pipelin pipelin version process schedul inner block process loop fig outer layer process loop fig figur bit error rate ber perform comparison uncod bpsk rightmost rate ldpc iter fix point data represent second rate ldpc iter fix point data represent third rate ldpc iter float point data represent leftmost devic kintex kintex throughput bram lut tabl vii ldpc decod fpga resourc util throughput xilinx kintex fpga xilinx kintex fpga fpga compil great reduc prototyp time capabl implement complex signal process algorithm undoubt scope improv current promis acknowledg author depart electr comput engin rutger univers contin ual support work labview fpga advanc wireless team nation instrument valuabl feedback support refer ieee std technolog telecommun format exchang lan man wireless lan medium access control mac physic layer phi specifica tion ieee revmb nov kee mhask uliana arnesen petersen rich blasig rapid high level constraint driven prototyp labview fpga ieee globalsip cudak ghosh kovarik ratasuk thoma vook moorut move mmwave base technolog ieee vtc spring june costello lin error control code pearson ryan lin channel code classic modern cambridg univers press sun cavallaro vlsi architectur layer decod ldpc code high circul weight ieee transact vlsi system oct zhang huang wang high throughput layer decod implement ldpc code ieee journal select area communic aug onizawa hanyu gaudet design high throughput fulli parallel ldpc decod base wire partit ieee transact vlsi system mar mohsenin truong baa low complex messag pass algorithm reduc rout congest ldpc decod ieee transact circuit system regular paper balatsouka stim dolla fpga base design implement multi gbps ldpc decod intern con ferenc field programm logic applic fpl aug chandrasetti aziz fpga implement high perfor manc ldpc decod modifi bit min sum algorithm intern confer comput develop zarubica wilson hall multi gbps fpga base low densiti pariti check ldpc decod design ieee globecom nov schla fer wei wehn all design space flexibl multigigabit ldpc decod vlsi design scheiber bruck jung implement ldpc decod ieee vivado high level synthesi intern confer electron signal process communic system mhask uliana kee aziz spasojev ldpc decod implement usrp vehicular technolog confer vtc fall ieee sep submit public gallag low densiti pariti check code theori ire transact tanner recurs approach low complex code theori ieee transact sep kschischang frey loelig factor graph sum product algorithm theori ieee transact feb sharon litsyn goldberg effici serial messag pass schedul ldpc decod ieee transact infor mation theori nov mansour shanbhag high throughput ldpc decod ieee transact vlsi system dec chen fossori optimum univers belief propag base decod ldpc code extens turbo decod ieee isit gunnam choi yeari atiquzzaman vlsi architec ture layer decod irregular ldpc code wimax ieee icc june kee uliana arnesen petersen aziz mhask spasojev demonstr ldpc decod ieee globecom dec https watch 