{"03-Projects/数字ic/ASIC/跨时钟域处理.md":{"scroll":156.1899,"cursor":{"from":{"ch":178,"line":152},"to":{"ch":207,"line":152}}},"03-Projects/数字ic/sky/SHA-1加密算法.md":{"scroll":87.462,"cursor":{"from":{"ch":34,"line":90},"to":{"ch":3,"line":90}}},"03-Projects/ecc/ecc原理.md":{"scroll":5,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/ecc/ecc整体框架.md":{"scroll":37.862,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/ecc/ECDSA椭圆曲线数字签名算法.md":{"scroll":24.7363,"cursor":{"from":{"ch":24,"line":26},"to":{"ch":0,"line":26}}},"03-Projects/ecc/求逆模块.md":{"scroll":27.1324,"cursor":{"from":{"ch":8,"line":23},"to":{"ch":0,"line":14}}},"03-Projects/ecc/c代码.md":{"scroll":5,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/ecc/Calc_smpl.md":{"scroll":59.6667,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/ecc/jacobian（R2）的计算分解为以下计算，可以通过调用calc_s.md":{"scroll":5,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/RSA/RSA加密算法.md":{"scroll":6.3477,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/RSA/NTT数论变换.md":{"scroll":25.8872,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/数字ic/协议/AHB.md":{"scroll":28.9146,"cursor":{"from":{"ch":0,"line":35},"to":{"ch":0,"line":35}}},"03-Projects/数字ic/协议/AXI协议/AXI_slave.md":{"scroll":7.5536,"cursor":{"from":{"ch":0,"line":51},"to":{"ch":0,"line":51}}},"03-Projects/数字ic/协议/AXI协议/AXI-突发传输.md":{"scroll":25.7619,"cursor":{"from":{"ch":0,"line":27},"to":{"ch":14,"line":27}}},"03-Projects/数字ic/协议/AXI协议/AXI-master.md":{"scroll":74.0878,"cursor":{"from":{"ch":36,"line":22},"to":{"ch":0,"line":21}}},"03-Projects/ecc/软件函数实现.md":{"scroll":12.495,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/ASIC/02同步设计方法.md":{"scroll":117.0316,"cursor":{"from":{"ch":52,"line":202},"to":{"ch":52,"line":202}}},"03-Projects/数字ic/ASIC/verilog.md":{"scroll":7.3552,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/ASIC/乒乓操作.md":{"scroll":12.0068,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/ASIC/握手打拍.md":{"scroll":52.9603,"cursor":{"from":{"ch":24,"line":59},"to":{"ch":0,"line":54}}},"03-Projects/数字ic/ASIC/异步FIFO.md":{"scroll":29.2366,"cursor":{"from":{"ch":34,"line":32},"to":{"ch":3,"line":32}}},"03-Projects/数字ic/ASIC/时序参数与分析.md":{"scroll":13.5766,"cursor":{"from":{"ch":22,"line":120},"to":{"ch":22,"line":120}}},"03-Projects/数字ic/sky/STA/01-STA.md":{"scroll":70.2281,"cursor":{"from":{"ch":2,"line":66},"to":{"ch":2,"line":66}}},"03-Projects/数字ic/sky/STA/02-STA.md":{"scroll":81.8184,"cursor":{"from":{"ch":34,"line":89},"to":{"ch":34,"line":89}}},"03-Projects/数字ic/sky/跨时钟域（CDC）电路设计/跨时钟域电路设计-上.md":{"scroll":63.6245,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/sky/Async-FIFO.md":{"scroll":0,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/sky/握手协议.md":{"scroll":78.4014,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/Systemverilog/04验证环境结构和组件.md":{"scroll":329.785,"cursor":{"from":{"ch":2,"line":340},"to":{"ch":2,"line":340}}},"03-Projects/数字ic/综合和时序约束/可综合设计.md":{"scroll":83.5812,"cursor":{"from":{"ch":0,"line":90},"to":{"ch":0,"line":90}}},"03-Projects/Systemverilog/03接口.md":{"scroll":61.6445,"cursor":{"from":{"ch":0,"line":5},"to":{"ch":0,"line":5}}},"03-Projects/Systemverilog/08线程同步、通信和虚方法.md":{"scroll":227.589,"cursor":{"from":{"ch":4,"line":230},"to":{"ch":0,"line":235}}},"03-Projects/AXI_spec_chinese-main/AXI总线官方协议.md":{"scroll":0,"cursor":{"from":{"ch":10,"line":959},"to":{"ch":0,"line":960}}},"03-Projects/高速缓存与一致性/01-Cache的基本原理.md":{"scroll":116.8896,"cursor":{"from":{"ch":19,"line":122},"to":{"ch":19,"line":122}}},"03-Projects/高速缓存与一致性/索引.md":{"scroll":0,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/sky/DC.md":{"scroll":2.7664,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/协议/BUS.md":{"scroll":60.1304,"cursor":{"from":{"ch":0,"line":58},"to":{"ch":0,"line":58}}},"03-Projects/高速缓存与一致性/03-Cache组织方式.md":{"scroll":7.2055,"cursor":{"from":{"ch":258,"line":9},"to":{"ch":258,"line":9}}},"03-Projects/高速缓存与一致性/04-TLB原理.md":{"scroll":2.7397,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/Systemverilog/05数组.md":{"scroll":20.0979,"cursor":{"from":{"ch":2,"line":24},"to":{"ch":57,"line":24}}},"03-Projects/Systemverilog/06类和包.md":{"scroll":157.3536,"cursor":{"from":{"ch":0,"line":148},"to":{"ch":0,"line":148}}},"03-Projects/Systemverilog/02数据类型.md":{"scroll":233.1505,"cursor":{"from":{"ch":53,"line":230},"to":{"ch":53,"line":230}}},"03-Projects/数字ic/verilog/verilog--08任务和函数.md":{"scroll":159.8942,"cursor":{"from":{"ch":0,"line":163},"to":{"ch":0,"line":163}}},"03-Projects/数字ic/sky/功耗-门控时钟.md":{"scroll":26.9926,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/sky/常用电路.md":{"scroll":20.5352,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/sky/DFT.md":{"scroll":2.9365,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/sky/SRAM的结构与控制.md":{"scroll":27.518,"cursor":{"from":{"ch":0,"line":25},"to":{"ch":0,"line":25}}},"01-Diary/本周事务/未命名 3.md":{"scroll":11,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"01-Diary/本周事务/未命名 4.md":{"scroll":11,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"01-Diary/本周事务/未命名 5.md":{"scroll":11,"cursor":{"from":{"ch":0,"line":11},"to":{"ch":0,"line":11}}},"01-Diary/本周事务/未命名 6.md":{"scroll":11,"cursor":{"from":{"ch":0,"line":11},"to":{"ch":0,"line":11}}},"README.md":{"scroll":10.6012,"cursor":{"from":{"ch":0,"line":8},"to":{"ch":0,"line":8}}},"03-Projects/数字ic/verilog/verilog--07循环语句.md":{"scroll":45.7823,"cursor":{"from":{"ch":3,"line":79},"to":{"ch":3,"line":79}}},"03-Projects/数字ic/协议/AXI协议/仲裁器.md":{"scroll":11.3128,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/协议/AXI协议/AXI-stream.md":{"scroll":0,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/协议/AXI协议/AXI介绍.md":{"scroll":25.2972,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/协议/AXI协议/SDRAM.md":{"scroll":0,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}},"03-Projects/数字ic/综合和时序约束/时序约束.md":{"scroll":97.9823,"cursor":{"from":{"ch":0,"line":90},"to":{"ch":0,"line":90}}},"03-Projects/数字ic/综合和时序约束/综合脚本.md":{"scroll":0,"cursor":{"from":{"ch":0,"line":0},"to":{"ch":0,"line":0}}}}