{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1669836939066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1669836939068 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 14:35:38 2022 " "Processing started: Wed Nov 30 14:35:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1669836939068 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1669836939068 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab6 -c Lab6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1669836939069 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1669836939546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-Behavior " "Found design unit 1: decod-Behavior" {  } { { "decod.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/decod.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836940491 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836940491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836940491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-fsm " "Found design unit 1: FSM-fsm" {  } { { "FSM.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/FSM.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836940808 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/FSM.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836940808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836940808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latch1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 latch1-Behavior " "Found design unit 1: latch1-Behavior" {  } { { "latch1.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/latch1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836940910 ""} { "Info" "ISGN_ENTITY_NAME" "1 latch1 " "Found entity 1: latch1" {  } { { "latch1.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/latch1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836940910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836940910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-behaviour " "Found design unit 1: sseg-behaviour" {  } { { "sseg.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941095 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836941095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Calculation " "Found design unit 1: ALU-Calculation" {  } { { "ALU.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941172 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836941172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-Behavioral " "Found design unit 1: clock_div-Behavioral" {  } { { "clock_div.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/clock_div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941238 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "clock_div.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/clock_div.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836941238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Problem1Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Problem1Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Problem1Block " "Found entity 1: Problem1Block" {  } { { "Problem1Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem1Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836941291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssegModified.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssegModified.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssegModified-behavior " "Found design unit 1: ssegModified-behavior" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941329 ""} { "Info" "ISGN_ENTITY_NAME" "1 ssegModified " "Found entity 1: ssegModified" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836941329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Problem3Block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file Problem3Block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Problem3Block " "Found entity 1: Problem3Block" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1669836941370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1669836941370 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problem3Block " "Elaborating entity \"Problem3Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1669836941592 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND gnd123213230123 " "Primitive \"GND\" of instance \"gnd123213230123\" not used" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 488 544 576 520 "gnd123213230123" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1669836941595 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst10 " "Primitive \"GND\" of instance \"inst10\" not used" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 616 488 520 648 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1669836941595 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst11 " "Primitive \"GND\" of instance \"inst11\" not used" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 352 1016 1048 384 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1669836941595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:sseg1P3 " "Elaborating entity \"sseg\" for hierarchy \"sseg:sseg1P3\"" {  } { { "Problem3Block.bdf" "sseg1P3" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 280 816 992 360 "sseg1P3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669836941600 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign sseg.vhd(35) " "VHDL Process Statement warning at sseg.vhd(35): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sseg.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/sseg.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1669836941601 "|Problem1Block|sseg:sseg2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ASUP3 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ASUP3\"" {  } { { "Problem3Block.bdf" "ASUP3" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 232 568 736 344 "ASUP3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669836941604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clock_divP3 " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clock_divP3\"" {  } { { "Problem3Block.bdf" "clock_divP3" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 200 -168 -16 280 "clock_divP3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669836941608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch1 latch1:latchAP3 " "Elaborating entity \"latch1\" for hierarchy \"latch1:latchAP3\"" {  } { { "Problem3Block.bdf" "latchAP3" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 128 280 440 240 "latchAP3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669836941611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod decod:decodP3 " "Elaborating entity \"decod\" for hierarchy \"decod:decodP3\"" {  } { { "Problem3Block.bdf" "decodP3" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 280 328 488 360 "decodP3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669836941616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSMP3 " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSMP3\"" {  } { { "Problem3Block.bdf" "FSMP3" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 296 64 264 408 "FSMP3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669836941619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ssegModified ssegModified:ssegModifiedP3 " "Elaborating entity \"ssegModified\" for hierarchy \"ssegModified:ssegModifiedP3\"" {  } { { "Problem3Block.bdf" "ssegModifiedP3" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 544 296 472 624 "ssegModifiedP3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1669836941626 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sign ssegModified.vhd(20) " "VHDL Process Statement warning at ssegModified.vhd(20): signal \"sign\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1669836941627 "|ssegModified"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "leds ssegModified.vhd(13) " "VHDL Process Statement warning at ssegModified.vhd(13): inferring latch(es) for signal or variable \"leds\", which holds its previous value in one or more paths through the process" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[7\] ssegModified.vhd(13) " "Inferred latch for \"leds\[7\]\" at ssegModified.vhd(13)" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[6\] ssegModified.vhd(13) " "Inferred latch for \"leds\[6\]\" at ssegModified.vhd(13)" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[5\] ssegModified.vhd(13) " "Inferred latch for \"leds\[5\]\" at ssegModified.vhd(13)" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[4\] ssegModified.vhd(13) " "Inferred latch for \"leds\[4\]\" at ssegModified.vhd(13)" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[3\] ssegModified.vhd(13) " "Inferred latch for \"leds\[3\]\" at ssegModified.vhd(13)" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[2\] ssegModified.vhd(13) " "Inferred latch for \"leds\[2\]\" at ssegModified.vhd(13)" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "leds\[1\] ssegModified.vhd(13) " "Inferred latch for \"leds\[1\]\" at ssegModified.vhd(13)" {  } { { "ssegModified.vhd" "" { Text "/home/student2/i4wang/coe328/lab6/ssegModified.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1669836941628 "|ssegModified"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[0\] VCC " "Pin \"sign\[0\]\" is stuck at VCC" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 400 992 1168 416 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|sign[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[1\] VCC " "Pin \"sign\[1\]\" is stuck at VCC" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 400 992 1168 416 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|sign[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[2\] VCC " "Pin \"sign\[2\]\" is stuck at VCC" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 400 992 1168 416 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|sign[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[3\] VCC " "Pin \"sign\[3\]\" is stuck at VCC" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 400 992 1168 416 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|sign[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[4\] VCC " "Pin \"sign\[4\]\" is stuck at VCC" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 400 992 1168 416 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|sign[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sign\[5\] VCC " "Pin \"sign\[5\]\" is stuck at VCC" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 400 992 1168 416 "sign\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|sign[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "YN\[1\] GND " "Pin \"YN\[1\]\" is stuck at GND" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 568 504 680 584 "YN\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|YN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "YN\[2\] GND " "Pin \"YN\[2\]\" is stuck at GND" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 568 504 680 584 "YN\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|YN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "YN\[5\] GND " "Pin \"YN\[5\]\" is stuck at GND" {  } { { "Problem3Block.bdf" "" { Schematic "/home/student2/i4wang/coe328/lab6/Problem3Block.bdf" { { 568 504 680 584 "YN\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1669836942483 "|Problem3Block|YN[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1669836942483 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1669836943361 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1669836943361 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "250 " "Implemented 250 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1669836943692 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1669836943692 ""} { "Info" "ICUT_CUT_TM_LCELLS" "193 " "Implemented 193 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1669836943692 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1669836943692 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1669836943769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 14:35:43 2022 " "Processing ended: Wed Nov 30 14:35:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1669836943769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1669836943769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1669836943769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1669836943769 ""}
