#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e9905256d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e990545130 .scope module, "descriptors_tb" "descriptors_tb" 3 10;
 .timescale -9 -12;
P_000001e9904d6d20 .param/l "BIT_DEPTH" 0 3 11, +C4<00000000000000000000000000001000>;
P_000001e9904d6d58 .param/l "DIMENSION" 0 3 12, +C4<00000000000000000000000001000000>;
P_000001e9904d6d90 .param/l "PATCH_SIZE" 0 3 15, +C4<00000000000000000000000000000100>;
P_000001e9904d6dc8 .param/l "TOP_HEIGHT" 0 3 13, +C4<00000000000000000000000001000000>;
P_000001e9904d6e00 .param/l "TOP_WIDTH" 0 3 14, +C4<00000000000000000000000001000000>;
v000001e9905bead0_0 .net "O1L1_x_address", 11 0, v000001e9905b9900_0;  1 drivers
v000001e9905c0d30_0 .net/s "O1L1_x_grad", 7 0, L_000001e9905446f0;  1 drivers
v000001e9905bf930_0 .net "O1L1_y_address", 11 0, v000001e9905b8d20_0;  1 drivers
v000001e9905beb70_0 .net/s "O1L1_y_grad", 7 0, L_000001e990543ea0;  1 drivers
v000001e9905c00b0_0 .net "O1L2_x_address", 11 0, v000001e9905b8500_0;  1 drivers
v000001e9905c05b0_0 .net/s "O1L2_x_grad", 7 0, L_000001e9905444c0;  1 drivers
v000001e9905c0290_0 .net "O1L2_y_address", 11 0, v000001e9905b92c0_0;  1 drivers
v000001e9905c0330_0 .net/s "O1L2_y_grad", 7 0, L_000001e990543650;  1 drivers
v000001e9905bf2f0_0 .net "O2L1_x_address", 9 0, v000001e9905b9040_0;  1 drivers
v000001e9905bff70_0 .net/s "O2L1_x_grad", 7 0, L_000001e990543ab0;  1 drivers
v000001e9905bf1b0_0 .net "O2L1_y_address", 9 0, v000001e9905b9540_0;  1 drivers
v000001e9905c0dd0_0 .net/s "O2L1_y_grad", 7 0, L_000001e990543c00;  1 drivers
v000001e9905bedf0_0 .net "O2L2_x_address", 9 0, v000001e9905b9c20_0;  1 drivers
v000001e9905c0010_0 .net/s "O2L2_x_grad", 7 0, L_000001e990543f10;  1 drivers
v000001e9905becb0_0 .net "O2L2_y_address", 9 0, v000001e9905bb730_0;  1 drivers
v000001e9905c0150_0 .net/s "O2L2_y_grad", 7 0, L_000001e990542d90;  1 drivers
v000001e9905bfb10_0 .net "O3L1_x_address", 7 0, v000001e9905ba330_0;  1 drivers
v000001e9905c01f0_0 .net/s "O3L1_x_grad", 7 0, L_000001e9905440d0;  1 drivers
v000001e9905bee90_0 .net "O3L1_y_address", 7 0, v000001e9905bb4b0_0;  1 drivers
v000001e9905c03d0_0 .net/s "O3L1_y_grad", 7 0, L_000001e990544610;  1 drivers
v000001e9905c0790_0 .net "O3L2_x_address", 7 0, v000001e9905bb410_0;  1 drivers
v000001e9905bf250_0 .net/s "O3L2_x_grad", 7 0, L_000001e990544300;  1 drivers
v000001e9905c08d0_0 .net "O3L2_y_address", 7 0, v000001e9905ba8d0_0;  1 drivers
v000001e9905c0470_0 .net/s "O3L2_y_grad", 7 0, L_000001e990543030;  1 drivers
L_000001e9905c2c38 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905befd0_0 .net *"_ivl_3", 7 0, L_000001e9905c2c38;  1 drivers
v000001e9905bf6b0_0 .var "clk_in", 0 0;
v000001e9905bf390_0 .net "desc_out", 23 0, v000001e9905bbaf0_0;  1 drivers
v000001e9905c0fb0_0 .net "desc_wea", 0 0, v000001e9905baa10_0;  1 drivers
v000001e9905c0e70_0 .net "desc_write_addr", 11 0, v000001e9905bbd70_0;  1 drivers
v000001e9905bf9d0_0 .net "descriptors_done", 0 0, v000001e9905bbb90_0;  1 drivers
v000001e9905bec10_0 .net "key_read_addr", 9 0, v000001e9905bbc30_0;  1 drivers
v000001e9905bf750_0 .net "keypoint_read", 12 0, v000001e9905bc090_0;  1 drivers
v000001e9905bf430_0 .net "octave", 1 0, v000001e9905bac90_0;  1 drivers
v000001e9905c0830_0 .var "rst_in", 0 0;
v000001e9905bed50_0 .var "start_desc", 0 0;
v000001e9905bf070_0 .net "state", 3 0, v000001e9905ba5b0_0;  1 drivers
L_000001e9905c1c30 .concat [ 13 8 0 0], v000001e9905bc090_0, L_000001e9905c2c38;
S_000001e9903e8ad0 .scope module, "O1L1_x" "xilinx_single_port_ram_read_first" 3 100, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9903e8c60 .param/str "INIT_FILE" 0 4 16, "O1L1_x.mem";
P_000001e9903e8c98 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001e9903e8cd0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9903e8d08 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905413c0 .array "BRAM", 0 4095, 7 0;
v000001e9905422c0_0 .net "addra", 11 0, v000001e9905b9900_0;  alias, 1 drivers
v000001e990541320_0 .net "clka", 0 0, v000001e9905bf6b0_0;  1 drivers
L_000001e9905c2da0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e990541500_0 .net "dina", 7 0, L_000001e9905c2da0;  1 drivers
v000001e990541d20_0 .net "douta", 7 0, L_000001e9905446f0;  alias, 1 drivers
L_000001e9905c2e30 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e990540e20_0 .net "ena", 0 0, L_000001e9905c2e30;  1 drivers
v000001e990540ec0_0 .var "ram_data", 7 0;
L_000001e9905c2e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e990541e60_0 .net "regcea", 0 0, L_000001e9905c2e78;  1 drivers
v000001e9905429a0_0 .net "rsta", 0 0, v000001e9905c0830_0;  1 drivers
L_000001e9905c2de8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e990541a00_0 .net "wea", 0 0, L_000001e9905c2de8;  1 drivers
S_000001e9903e8d50 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9903e8ad0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9903e8d50
v000001e9905425e0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001e9905425e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001e9905425e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905425e0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001e9903aa490 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9903e8ad0;
 .timescale -9 -12;
L_000001e9905446f0 .functor BUFZ 8, v000001e9905420e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905420e0_0 .var "douta_reg", 7 0;
E_000001e9904f3c80 .event posedge, v000001e990541320_0;
S_000001e9903aa620 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9903e8ad0;
 .timescale -9 -12;
S_000001e99038e140 .scope module, "O1L1_y" "xilinx_single_port_ram_read_first" 3 116, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9903aa7b0 .param/str "INIT_FILE" 0 4 16, "O1L1_y.mem";
P_000001e9903aa7e8 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001e9903aa820 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9903aa858 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e990541f00 .array "BRAM", 0 4095, 7 0;
v000001e990541be0_0 .net "addra", 11 0, v000001e9905b8d20_0;  alias, 1 drivers
v000001e9905418c0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c2ec0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905415a0_0 .net "dina", 7 0, L_000001e9905c2ec0;  1 drivers
v000001e990540f60_0 .net "douta", 7 0, L_000001e990543ea0;  alias, 1 drivers
L_000001e9905c2f50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e990542360_0 .net "ena", 0 0, L_000001e9905c2f50;  1 drivers
v000001e990542400_0 .var "ram_data", 7 0;
L_000001e9905c2f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e990541780_0 .net "regcea", 0 0, L_000001e9905c2f98;  1 drivers
v000001e990541960_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c2f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e990542b80_0 .net "wea", 0 0, L_000001e9905c2f08;  1 drivers
S_000001e99038e2d0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e99038e140;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e99038e2d0
v000001e990541aa0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001e990541aa0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001e990541aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e990541aa0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001e9903ef540 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e99038e140;
 .timescale -9 -12;
L_000001e990543ea0 .functor BUFZ 8, v000001e9905416e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905416e0_0 .var "douta_reg", 7 0;
S_000001e9903ef6d0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e99038e140;
 .timescale -9 -12;
S_000001e990322830 .scope module, "O1L2_x" "xilinx_single_port_ram_read_first" 3 132, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9903ef860 .param/str "INIT_FILE" 0 4 16, "O1L2_x.mem";
P_000001e9903ef898 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001e9903ef8d0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9903ef908 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e990526fc0 .array "BRAM", 0 4095, 7 0;
v000001e990527560_0 .net "addra", 11 0, v000001e9905b8500_0;  alias, 1 drivers
v000001e990526480_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c2fe0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905271a0_0 .net "dina", 7 0, L_000001e9905c2fe0;  1 drivers
v000001e990526a20_0 .net "douta", 7 0, L_000001e9905444c0;  alias, 1 drivers
L_000001e9905c3070 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905268e0_0 .net "ena", 0 0, L_000001e9905c3070;  1 drivers
v000001e990526ac0_0 .var "ram_data", 7 0;
L_000001e9905c30b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e990527600_0 .net "regcea", 0 0, L_000001e9905c30b8;  1 drivers
v000001e990525c60_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c3028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e990526f20_0 .net "wea", 0 0, L_000001e9905c3028;  1 drivers
S_000001e9903229c0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e990322830;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9903229c0
v000001e990541000_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_2.4 ;
    %load/vec4 v000001e990541000_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.5, 5;
    %load/vec4 v000001e990541000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e990541000_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_2.4;
T_2.5 ;
    %end;
S_000001e990322b50 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e990322830;
 .timescale -9 -12;
L_000001e9905444c0 .functor BUFZ 8, v000001e990541b40_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e990541b40_0 .var "douta_reg", 7 0;
S_000001e9905a9670 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e990322830;
 .timescale -9 -12;
S_000001e9905a9e90 .scope module, "O1L2_y" "xilinx_single_port_ram_read_first" 3 148, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e99038e460 .param/str "INIT_FILE" 0 4 16, "O1L2_y.mem";
P_000001e99038e498 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000001000000000000>;
P_000001e99038e4d0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e99038e508 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e990527740 .array "BRAM", 0 4095, 7 0;
v000001e990525a80_0 .net "addra", 11 0, v000001e9905b92c0_0;  alias, 1 drivers
v000001e990525ee0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c3100 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9904e70b0_0 .net "dina", 7 0, L_000001e9905c3100;  1 drivers
v000001e9904e7290_0 .net "douta", 7 0, L_000001e990543650;  alias, 1 drivers
L_000001e9905c3190 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9904e6b10_0 .net "ena", 0 0, L_000001e9905c3190;  1 drivers
v000001e9904e7470_0 .var "ram_data", 7 0;
L_000001e9905c31d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9904e75b0_0 .net "regcea", 0 0, L_000001e9905c31d8;  1 drivers
v000001e9904e7650_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c3148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9904e6d90_0 .net "wea", 0 0, L_000001e9905c3148;  1 drivers
S_000001e9905a9d00 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905a9e90;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905a9d00
v000001e990527060_0 .var/i "depth", 31 0;
TD_descriptors_tb.O1L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_3.6 ;
    %load/vec4 v000001e990527060_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.7, 5;
    %load/vec4 v000001e990527060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e990527060_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_3.6;
T_3.7 ;
    %end;
S_000001e9905a9850 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905a9e90;
 .timescale -9 -12;
L_000001e990543650 .functor BUFZ 8, v000001e9905272e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905272e0_0 .var "douta_reg", 7 0;
S_000001e9905aa4d0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905a9e90;
 .timescale -9 -12;
S_000001e9905aa660 .scope module, "O2L1_x" "xilinx_single_port_ram_read_first" 3 180, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905aa810 .param/str "INIT_FILE" 0 4 16, "O2L1_x.mem";
P_000001e9905aa848 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001e9905aa880 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905aa8b8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905ab350 .array "BRAM", 0 1023, 7 0;
v000001e9905ab7b0_0 .net "addra", 9 0, v000001e9905b9040_0;  alias, 1 drivers
v000001e9905ab530_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c3340 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905ac4d0_0 .net "dina", 7 0, L_000001e9905c3340;  1 drivers
v000001e9905ab5d0_0 .net "douta", 7 0, L_000001e990543ab0;  alias, 1 drivers
L_000001e9905c33d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905ab2b0_0 .net "ena", 0 0, L_000001e9905c33d0;  1 drivers
v000001e9905abad0_0 .var "ram_data", 7 0;
L_000001e9905c3418 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905aac70_0 .net "regcea", 0 0, L_000001e9905c3418;  1 drivers
v000001e9905abd50_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c3388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905aae50_0 .net "wea", 0 0, L_000001e9905c3388;  1 drivers
S_000001e9905aa020 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905aa660;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905aa020
v000001e9904e6ed0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_4.8 ;
    %load/vec4 v000001e9904e6ed0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.9, 5;
    %load/vec4 v000001e9904e6ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9904e6ed0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_4.8;
T_4.9 ;
    %end;
S_000001e9905aa340 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905aa660;
 .timescale -9 -12;
L_000001e990543ab0 .functor BUFZ 8, v000001e9904e6bb0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9904e6bb0_0 .var "douta_reg", 7 0;
S_000001e9905a9b70 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905aa660;
 .timescale -9 -12;
S_000001e9905a99e0 .scope module, "O2L1_y" "xilinx_single_port_ram_read_first" 3 164, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905ac910 .param/str "INIT_FILE" 0 4 16, "O2L1_y.mem";
P_000001e9905ac948 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001e9905ac980 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905ac9b8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905ab670 .array "BRAM", 0 1023, 7 0;
v000001e9905aba30_0 .net "addra", 9 0, v000001e9905b9540_0;  alias, 1 drivers
v000001e9905ac610_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c3220 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905aad10_0 .net "dina", 7 0, L_000001e9905c3220;  1 drivers
v000001e9905ac570_0 .net "douta", 7 0, L_000001e990543c00;  alias, 1 drivers
L_000001e9905c32b0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905ac110_0 .net "ena", 0 0, L_000001e9905c32b0;  1 drivers
v000001e9905ac390_0 .var "ram_data", 7 0;
L_000001e9905c32f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905ab850_0 .net "regcea", 0 0, L_000001e9905c32f8;  1 drivers
v000001e9905abdf0_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c3268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905aab30_0 .net "wea", 0 0, L_000001e9905c3268;  1 drivers
S_000001e9905aa1b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905a99e0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905aa1b0
v000001e9905ab030_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_5.10 ;
    %load/vec4 v000001e9905ab030_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.11, 5;
    %load/vec4 v000001e9905ab030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905ab030_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_5.10;
T_5.11 ;
    %end;
S_000001e9905ae1c0 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905a99e0;
 .timescale -9 -12;
L_000001e990543c00 .functor BUFZ 8, v000001e9905ab990_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905ab990_0 .var "douta_reg", 7 0;
S_000001e9905acbe0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905a99e0;
 .timescale -9 -12;
S_000001e9905ad9f0 .scope module, "O2L2_x" "xilinx_single_port_ram_read_first" 3 212, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905aea10 .param/str "INIT_FILE" 0 4 16, "O2L2_x.mem";
P_000001e9905aea48 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001e9905aea80 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905aeab8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905ab3f0 .array "BRAM", 0 1023, 7 0;
v000001e9905ac6b0_0 .net "addra", 9 0, v000001e9905b9c20_0;  alias, 1 drivers
v000001e9905aa9f0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c3580 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905ac2f0_0 .net "dina", 7 0, L_000001e9905c3580;  1 drivers
v000001e9905ab8f0_0 .net "douta", 7 0, L_000001e990543f10;  alias, 1 drivers
L_000001e9905c3610 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905ac750_0 .net "ena", 0 0, L_000001e9905c3610;  1 drivers
v000001e9905abc10_0 .var "ram_data", 7 0;
L_000001e9905c3658 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905aaa90_0 .net "regcea", 0 0, L_000001e9905c3658;  1 drivers
v000001e9905abf30_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c35c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905ac430_0 .net "wea", 0 0, L_000001e9905c35c8;  1 drivers
S_000001e9905ae800 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905ad9f0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905ae800
v000001e9905ac250_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_6.12 ;
    %load/vec4 v000001e9905ac250_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.13, 5;
    %load/vec4 v000001e9905ac250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905ac250_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_6.12;
T_6.13 ;
    %end;
S_000001e9905acf00 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905ad9f0;
 .timescale -9 -12;
L_000001e990543f10 .functor BUFZ 8, v000001e9905abfd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905abfd0_0 .var "douta_reg", 7 0;
S_000001e9905ad220 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905ad9f0;
 .timescale -9 -12;
S_000001e9905ad090 .scope module, "O2L2_y" "xilinx_single_port_ram_read_first" 3 196, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905aeb00 .param/str "INIT_FILE" 0 4 16, "O2L2_y.mem";
P_000001e9905aeb38 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000010000000000>;
P_000001e9905aeb70 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905aeba8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905abe90 .array "BRAM", 0 1023, 7 0;
v000001e9905ac070_0 .net "addra", 9 0, v000001e9905bb730_0;  alias, 1 drivers
v000001e9905ac7f0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c3460 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905aabd0_0 .net "dina", 7 0, L_000001e9905c3460;  1 drivers
v000001e9905ac1b0_0 .net "douta", 7 0, L_000001e990542d90;  alias, 1 drivers
L_000001e9905c34f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905ab170_0 .net "ena", 0 0, L_000001e9905c34f0;  1 drivers
v000001e9905aadb0_0 .var "ram_data", 7 0;
L_000001e9905c3538 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905aa950_0 .net "regcea", 0 0, L_000001e9905c3538;  1 drivers
v000001e9905aaef0_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c34a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905ab210_0 .net "wea", 0 0, L_000001e9905c34a8;  1 drivers
S_000001e9905ad3b0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905ad090;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905ad3b0
v000001e9905ab710_0 .var/i "depth", 31 0;
TD_descriptors_tb.O2L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_7.14 ;
    %load/vec4 v000001e9905ab710_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.15, 5;
    %load/vec4 v000001e9905ab710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905ab710_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_7.14;
T_7.15 ;
    %end;
S_000001e9905ad540 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905ad090;
 .timescale -9 -12;
L_000001e990542d90 .functor BUFZ 8, v000001e9905aaf90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905aaf90_0 .var "douta_reg", 7 0;
S_000001e9905acd70 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905ad090;
 .timescale -9 -12;
S_000001e9905ad6d0 .scope module, "O3L1_x" "xilinx_single_port_ram_read_first" 3 245, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905aebf0 .param/str "INIT_FILE" 0 4 16, "O3L1_x.mem";
P_000001e9905aec28 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001e9905aec60 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905aec98 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905b0310 .array "BRAM", 0 255, 7 0;
v000001e9905b01d0_0 .net "addra", 7 0, v000001e9905ba330_0;  alias, 1 drivers
v000001e9905afff0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c37c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905af0f0_0 .net "dina", 7 0, L_000001e9905c37c0;  1 drivers
v000001e9905aef10_0 .net "douta", 7 0, L_000001e9905440d0;  alias, 1 drivers
L_000001e9905c3850 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905af690_0 .net "ena", 0 0, L_000001e9905c3850;  1 drivers
v000001e9905b0270_0 .var "ram_data", 7 0;
L_000001e9905c3898 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905af050_0 .net "regcea", 0 0, L_000001e9905c3898;  1 drivers
v000001e9905af370_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c3808 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905b08b0_0 .net "wea", 0 0, L_000001e9905c3808;  1 drivers
S_000001e9905ad860 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905ad6d0;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905ad860
v000001e9905aff50_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_8.16 ;
    %load/vec4 v000001e9905aff50_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.17, 5;
    %load/vec4 v000001e9905aff50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905aff50_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_8.16;
T_8.17 ;
    %end;
S_000001e9905add10 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905ad6d0;
 .timescale -9 -12;
L_000001e9905440d0 .functor BUFZ 8, v000001e9905afa50_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905afa50_0 .var "douta_reg", 7 0;
S_000001e9905adea0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905ad6d0;
 .timescale -9 -12;
S_000001e9905ae350 .scope module, "O3L1_y" "xilinx_single_port_ram_read_first" 3 229, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905b0cf0 .param/str "INIT_FILE" 0 4 16, "O3L1_y.mem";
P_000001e9905b0d28 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001e9905b0d60 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905b0d98 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905afaf0 .array "BRAM", 0 255, 7 0;
v000001e9905aed30_0 .net "addra", 7 0, v000001e9905bb4b0_0;  alias, 1 drivers
v000001e9905af2d0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c36a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b03b0_0 .net "dina", 7 0, L_000001e9905c36a0;  1 drivers
v000001e9905af9b0_0 .net "douta", 7 0, L_000001e990544610;  alias, 1 drivers
L_000001e9905c3730 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905b0450_0 .net "ena", 0 0, L_000001e9905c3730;  1 drivers
v000001e9905b0770_0 .var "ram_data", 7 0;
L_000001e9905c3778 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905af4b0_0 .net "regcea", 0 0, L_000001e9905c3778;  1 drivers
v000001e9905b04f0_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c36e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905afc30_0 .net "wea", 0 0, L_000001e9905c36e8;  1 drivers
S_000001e9905ae030 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905ae350;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905ae030
v000001e9905afb90_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L1_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_9.18 ;
    %load/vec4 v000001e9905afb90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.19, 5;
    %load/vec4 v000001e9905afb90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905afb90_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_9.18;
T_9.19 ;
    %end;
S_000001e9905adb80 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905ae350;
 .timescale -9 -12;
L_000001e990544610 .functor BUFZ 8, v000001e9905af410_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905af410_0 .var "douta_reg", 7 0;
S_000001e9905ae4e0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905ae350;
 .timescale -9 -12;
S_000001e9905ae670 .scope module, "O3L2_x" "xilinx_single_port_ram_read_first" 3 277, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905b1100 .param/str "INIT_FILE" 0 4 16, "O3L2_x.mem";
P_000001e9905b1138 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001e9905b1170 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905b11a8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905b0810 .array "BRAM", 0 255, 7 0;
v000001e9905af5f0_0 .net "addra", 7 0, v000001e9905bb410_0;  alias, 1 drivers
v000001e9905afcd0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c3a00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b0950_0 .net "dina", 7 0, L_000001e9905c3a00;  1 drivers
v000001e9905b0a90_0 .net "douta", 7 0, L_000001e990544300;  alias, 1 drivers
L_000001e9905c3a90 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905b0590_0 .net "ena", 0 0, L_000001e9905c3a90;  1 drivers
v000001e9905b0b30_0 .var "ram_data", 7 0;
L_000001e9905c3ad8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905af730_0 .net "regcea", 0 0, L_000001e9905c3ad8;  1 drivers
v000001e9905b0630_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c3a48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905af7d0_0 .net "wea", 0 0, L_000001e9905c3a48;  1 drivers
S_000001e9905aca50 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905ae670;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905aca50
v000001e9905aedd0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_x.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_10.20 ;
    %load/vec4 v000001e9905aedd0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.21, 5;
    %load/vec4 v000001e9905aedd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905aedd0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_10.20;
T_10.21 ;
    %end;
S_000001e9905b2610 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905ae670;
 .timescale -9 -12;
L_000001e990544300 .functor BUFZ 8, v000001e9905af550_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905af550_0 .var "douta_reg", 7 0;
S_000001e9905b2930 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905ae670;
 .timescale -9 -12;
S_000001e9905b2f70 .scope module, "O3L2_y" "xilinx_single_port_ram_read_first" 3 261, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001e9905b0e30 .param/str "INIT_FILE" 0 4 16, "O3L2_y.mem";
P_000001e9905b0e68 .param/l "RAM_DEPTH" 0 4 14, +C4<0000000000000000000000000000000000000000000000000000000100000000>;
P_000001e9905b0ea0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905b0ed8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001000>;
v000001e9905aefb0 .array "BRAM", 0 255, 7 0;
v000001e9905afe10_0 .net "addra", 7 0, v000001e9905ba8d0_0;  alias, 1 drivers
v000001e9905b0090_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c38e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b0130_0 .net "dina", 7 0, L_000001e9905c38e0;  1 drivers
v000001e9905b06d0_0 .net "douta", 7 0, L_000001e990543030;  alias, 1 drivers
L_000001e9905c3970 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905b0bd0_0 .net "ena", 0 0, L_000001e9905c3970;  1 drivers
v000001e9905af190_0 .var "ram_data", 7 0;
L_000001e9905c39b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905aee70_0 .net "regcea", 0 0, L_000001e9905c39b8;  1 drivers
v000001e9905af230_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c3928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905b5570_0 .net "wea", 0 0, L_000001e9905c3928;  1 drivers
S_000001e9905b3100 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905b2f70;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905b3100
v000001e9905afeb0_0 .var/i "depth", 31 0;
TD_descriptors_tb.O3L2_y.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_11.22 ;
    %load/vec4 v000001e9905afeb0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.23, 5;
    %load/vec4 v000001e9905afeb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905afeb0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_11.22;
T_11.23 ;
    %end;
S_000001e9905b3290 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905b2f70;
 .timescale -9 -12;
L_000001e990543030 .functor BUFZ 8, v000001e9905af910_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001e9905af910_0 .var "douta_reg", 7 0;
S_000001e9905b38d0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905b2f70;
 .timescale -9 -12;
S_000001e9905b2160 .scope module, "generator" "generate_descriptors" 3 39, 5 4 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "desc_write_addr";
    .port_info 3 /OUTPUT 1 "desc_wea";
    .port_info 4 /OUTPUT 24 "desc_out";
    .port_info 5 /OUTPUT 10 "key_read_addr";
    .port_info 6 /INPUT 21 "keypoint_read";
    .port_info 7 /INPUT 8 "O1L1_x_grad";
    .port_info 8 /INPUT 8 "O1L1_y_grad";
    .port_info 9 /OUTPUT 12 "O1L1_x_address";
    .port_info 10 /OUTPUT 12 "O1L1_y_address";
    .port_info 11 /INPUT 8 "O1L2_x_grad";
    .port_info 12 /INPUT 8 "O1L2_y_grad";
    .port_info 13 /OUTPUT 12 "O1L2_x_address";
    .port_info 14 /OUTPUT 12 "O1L2_y_address";
    .port_info 15 /INPUT 8 "O2L1_x_grad";
    .port_info 16 /INPUT 8 "O2L1_y_grad";
    .port_info 17 /OUTPUT 10 "O2L1_x_address";
    .port_info 18 /OUTPUT 10 "O2L1_y_address";
    .port_info 19 /INPUT 8 "O2L2_x_grad";
    .port_info 20 /INPUT 8 "O2L2_y_grad";
    .port_info 21 /OUTPUT 10 "O2L2_x_address";
    .port_info 22 /OUTPUT 10 "O2L2_y_address";
    .port_info 23 /INPUT 8 "O3L1_x_grad";
    .port_info 24 /INPUT 8 "O3L1_y_grad";
    .port_info 25 /OUTPUT 8 "O3L1_x_address";
    .port_info 26 /OUTPUT 8 "O3L1_y_address";
    .port_info 27 /INPUT 8 "O3L2_x_grad";
    .port_info 28 /INPUT 8 "O3L2_y_grad";
    .port_info 29 /OUTPUT 8 "O3L2_x_address";
    .port_info 30 /OUTPUT 8 "O3L2_y_address";
    .port_info 31 /OUTPUT 2 "octave_state_num";
    .port_info 32 /OUTPUT 4 "generic_state_num";
    .port_info 33 /INPUT 1 "start";
    .port_info 34 /OUTPUT 1 "descriptors_done";
P_000001e9905b5e10 .param/l "BIT_DEPTH" 0 5 9, +C4<00000000000000000000000000001000>;
P_000001e9905b5e48 .param/l "DIMENSION" 0 5 5, +C4<00000000000000000000000001000000>;
P_000001e9905b5e80 .param/l "HEIGHT" 0 5 68, +C4<00000000000000000000000001000000>;
P_000001e9905b5eb8 .param/l "NUMBER_DESCRIPTORS" 0 5 6, +C4<00000000000000000000111110100000>;
P_000001e9905b5ef0 .param/l "NUMBER_KEYPOINTS" 0 5 7, +C4<00000000000000000000001111101000>;
P_000001e9905b5f28 .param/l "NUMBER_OCTAVES" 0 5 8, +C4<00000000000000000000000000000011>;
P_000001e9905b5f60 .param/l "PATCH_SIZE" 0 5 10, +C4<00000000000000000000000000000100>;
P_000001e9905b5f98 .param/l "WIDTH" 0 5 69, +C4<00000000000000000000000001000000>;
enum000001e9904091a0 .enum2/s (32)
   "O1" 0,
   "O2" 1,
   "O3" 2
 ;
enum000001e990409100 .enum2/s (32)
   "IDLE" 0,
   "READ" 1,
   "START_HISTOGRAM" 2,
   "PATCH_ONE" 3,
   "PATCH_TWO" 4,
   "PATCH_THREE" 5,
   "PATCH_FOUR" 6,
   "FINISH" 7
 ;
v000001e9905b9900_0 .var "O1L1_x_address", 11 0;
v000001e9905b99a0_0 .net/s "O1L1_x_grad", 7 0, L_000001e9905446f0;  alias, 1 drivers
v000001e9905b8d20_0 .var "O1L1_y_address", 11 0;
v000001e9905b8f00_0 .net/s "O1L1_y_grad", 7 0, L_000001e990543ea0;  alias, 1 drivers
v000001e9905b8500_0 .var "O1L2_x_address", 11 0;
v000001e9905b85a0_0 .net/s "O1L2_x_grad", 7 0, L_000001e9905444c0;  alias, 1 drivers
v000001e9905b92c0_0 .var "O1L2_y_address", 11 0;
v000001e9905b9f40_0 .net/s "O1L2_y_grad", 7 0, L_000001e990543650;  alias, 1 drivers
v000001e9905b8fa0_0 .net "O1_histogram_done", 0 0, v000001e9905b5890_0;  1 drivers
v000001e9905b9ae0_0 .var "O1_histogram_ea", 0 0;
v000001e9905b8dc0_0 .net "O1_histogram_out", 23 0, v000001e9905b5930_0;  1 drivers
v000001e9905b8aa0_0 .net "O1_x_address", 11 0, v000001e9905b4710_0;  1 drivers
v000001e9905b9220_0 .var "O1_x_coord", 5 0;
v000001e9905b8640_0 .var/s "O1_x_grad", 7 0;
v000001e9905b8320_0 .net "O1_y_address", 11 0, v000001e9905b3ef0_0;  1 drivers
v000001e9905b86e0_0 .var "O1_y_coord", 5 0;
v000001e9905b8a00_0 .var/s "O1_y_grad", 7 0;
v000001e9905b9040_0 .var "O2L1_x_address", 9 0;
v000001e9905b90e0_0 .net/s "O2L1_x_grad", 7 0, L_000001e990543ab0;  alias, 1 drivers
v000001e9905b9540_0 .var "O2L1_y_address", 9 0;
v000001e9905b9180_0 .net/s "O2L1_y_grad", 7 0, L_000001e990543c00;  alias, 1 drivers
v000001e9905b9c20_0 .var "O2L2_x_address", 9 0;
v000001e9905ba790_0 .net/s "O2L2_x_grad", 7 0, L_000001e990543f10;  alias, 1 drivers
v000001e9905bb730_0 .var "O2L2_y_address", 9 0;
v000001e9905bb550_0 .net/s "O2L2_y_grad", 7 0, L_000001e990542d90;  alias, 1 drivers
v000001e9905bb5f0_0 .net "O2_histogram_done", 0 0, v000001e9905b63b0_0;  1 drivers
v000001e9905ba830_0 .var "O2_histogram_ea", 0 0;
v000001e9905bb190_0 .net "O2_histogram_out", 23 0, v000001e9905b70d0_0;  1 drivers
v000001e9905bb2d0_0 .net "O2_x_address", 9 0, v000001e9905b78f0_0;  1 drivers
v000001e9905ba6f0_0 .var "O2_x_coord", 4 0;
v000001e9905bbcd0_0 .var/s "O2_x_grad", 7 0;
v000001e9905ba510_0 .net "O2_y_address", 9 0, v000001e9905b6810_0;  1 drivers
v000001e9905bb370_0 .var "O2_y_coord", 4 0;
v000001e9905ba650_0 .var/s "O2_y_grad", 7 0;
v000001e9905ba330_0 .var "O3L1_x_address", 7 0;
v000001e9905babf0_0 .net/s "O3L1_x_grad", 7 0, L_000001e9905440d0;  alias, 1 drivers
v000001e9905bb4b0_0 .var "O3L1_y_address", 7 0;
v000001e9905ba470_0 .net/s "O3L1_y_grad", 7 0, L_000001e990544610;  alias, 1 drivers
v000001e9905bb410_0 .var "O3L2_x_address", 7 0;
v000001e9905bb690_0 .net/s "O3L2_x_grad", 7 0, L_000001e990544300;  alias, 1 drivers
v000001e9905ba8d0_0 .var "O3L2_y_address", 7 0;
v000001e9905bb9b0_0 .net/s "O3L2_y_grad", 7 0, L_000001e990543030;  alias, 1 drivers
v000001e9905bb7d0_0 .net "O3_histogram_done", 0 0, v000001e9905b95e0_0;  1 drivers
v000001e9905ba3d0_0 .var "O3_histogram_ea", 0 0;
v000001e9905ba970_0 .net "O3_histogram_out", 23 0, v000001e9905b9b80_0;  1 drivers
v000001e9905bba50_0 .net "O3_x_address", 7 0, v000001e9905b9400_0;  1 drivers
v000001e9905bb870_0 .var "O3_x_coord", 3 0;
v000001e9905baf10_0 .var/s "O3_x_grad", 7 0;
v000001e9905ba290_0 .net "O3_y_address", 7 0, v000001e9905b8780_0;  1 drivers
v000001e9905bafb0_0 .var "O3_y_coord", 3 0;
v000001e9905bad30_0 .var/s "O3_y_grad", 7 0;
v000001e9905bb910_0 .net "clk", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
v000001e9905bbaf0_0 .var "desc_out", 23 0;
v000001e9905baa10_0 .var "desc_wea", 0 0;
v000001e9905bbd70_0 .var "desc_write_addr", 11 0;
v000001e9905bbb90_0 .var "descriptors_done", 0 0;
v000001e9905ba5b0_0 .var "generic_state_num", 3 0;
v000001e9905badd0_0 .var "histogram_ea", 0 0;
v000001e9905bbc30_0 .var "key_read_addr", 9 0;
v000001e9905baab0_0 .net "keypoint_read", 20 0, L_000001e9905c1c30;  1 drivers
v000001e9905bbe10_0 .var "level", 0 0;
v000001e9905bab50_0 .var/2s "octave", 31 0;
v000001e9905bac90_0 .var "octave_state_num", 1 0;
v000001e9905bae70_0 .var "read_counter", 1 0;
v000001e9905bb050_0 .net "rst_in", 0 0, v000001e9905c0830_0;  alias, 1 drivers
v000001e9905bb0f0_0 .net "start", 0 0, v000001e9905bed50_0;  1 drivers
v000001e9905bb230_0 .var/2s "state", 31 0;
v000001e9905bbeb0_0 .var "x", 5 0;
v000001e9905bc130_0 .var "y", 5 0;
E_000001e9904f4300/0 .event anyedge, v000001e9905bab50_0, v000001e9905badd0_0, v000001e9905b5890_0, v000001e9905b63b0_0;
E_000001e9904f4300/1 .event anyedge, v000001e9905b95e0_0, v000001e9905b5930_0, v000001e9905b70d0_0, v000001e9905b9b80_0;
E_000001e9904f4300/2 .event anyedge, v000001e9905bbeb0_0, v000001e9905bc130_0;
E_000001e9904f4300 .event/or E_000001e9904f4300/0, E_000001e9904f4300/1, E_000001e9904f4300/2;
E_000001e9904f4340/0 .event anyedge, v000001e9905b4710_0, v000001e9905b3ef0_0, v000001e9905b78f0_0, v000001e9905b6810_0;
E_000001e9904f4340/1 .event anyedge, v000001e9905b9400_0, v000001e9905b8780_0, v000001e9905bbe10_0, v000001e990526a20_0;
E_000001e9904f4340/2 .event anyedge, v000001e990541d20_0, v000001e9904e7290_0, v000001e990540f60_0, v000001e9905ab8f0_0;
E_000001e9904f4340/3 .event anyedge, v000001e9905ab5d0_0, v000001e9905ac1b0_0, v000001e9905ac570_0, v000001e9905b0a90_0;
E_000001e9904f4340/4 .event anyedge, v000001e9905aef10_0, v000001e9905b06d0_0, v000001e9905af9b0_0;
E_000001e9904f4340 .event/or E_000001e9904f4340/0, E_000001e9904f4340/1, E_000001e9904f4340/2, E_000001e9904f4340/3, E_000001e9904f4340/4;
E_000001e9904f5080 .event anyedge, v000001e9905bab50_0, v000001e9905bb230_0;
S_000001e9905b3740 .scope module, "O1_hist" "histogram" 5 149, 6 5 0, S_000001e9905b2160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 6 "x";
    .port_info 4 /INPUT 6 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 12 "x_read_addr";
    .port_info 8 /OUTPUT 12 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001e9905b1c40 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001e9905b1c78 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000001000000>;
P_000001e9905b1cb0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001e9905b1ce8 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000001000000>;
enum000001e990409570 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001e9905b4490_0 .net "bin_out", 2 0, v000001e9905b4530_0;  1 drivers
v000001e9905b48f0_0 .var "center_addr_x", 5 0;
v000001e9905b4030_0 .var "center_addr_y", 5 0;
v000001e9905b40d0_0 .net "clk_in", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
v000001e9905b5890_0 .var "histogram_done", 0 0;
v000001e9905b5930_0 .var "histogram_out", 23 0;
v000001e9905b4e90_0 .var "last_save", 0 0;
v000001e9905b4990_0 .var "orientation_valid_in", 0 0;
v000001e9905b3e50_0 .net "orientation_valid_out", 0 0, v000001e9905b47b0_0;  1 drivers
v000001e9905b4fd0_0 .net "rst_in", 0 0, v000001e9905c0830_0;  alias, 1 drivers
v000001e9905b51b0_0 .var "save_to_hist", 0 0;
v000001e9905b4d50_0 .net "start", 0 0, v000001e9905b9ae0_0;  1 drivers
v000001e9905b45d0_0 .var/2s "state", 31 0;
v000001e9905b4850_0 .net "x", 5 0, v000001e9905b9220_0;  1 drivers
v000001e9905b5070_0 .net/s "x_grad_in", 7 0, v000001e9905b8640_0;  1 drivers
v000001e9905b5110_0 .net "x_read_addr", 11 0, v000001e9905b4710_0;  alias, 1 drivers
v000001e9905b4670_0 .net "y", 5 0, v000001e9905b86e0_0;  1 drivers
v000001e9905b5390_0 .net/s "y_grad_in", 7 0, v000001e9905b8a00_0;  1 drivers
v000001e9905b5250_0 .net "y_read_addr", 11 0, v000001e9905b3ef0_0;  alias, 1 drivers
S_000001e9905b3420 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001e9905b3740;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 12 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 6 "center_addr_x";
    .port_info 9 /INPUT 6 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001e99049f060 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001e99049f098 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000001000000>;
P_000001e99049f0d0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000001000000>;
enum000001e990409940 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001e9905c2a88 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b4210_0 .net/2u *"_ivl_0", 7 0, L_000001e9905c2a88;  1 drivers
L_000001e9905c2ad0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b42b0_0 .net/2u *"_ivl_4", 7 0, L_000001e9905c2ad0;  1 drivers
v000001e9905b4530_0 .var "bin_out", 2 0;
v000001e9905b4f30_0 .net "center_addr_x", 5 0, v000001e9905b48f0_0;  1 drivers
v000001e9905b5610_0 .net "center_addr_y", 5 0, v000001e9905b4030_0;  1 drivers
v000001e9905b4df0_0 .net "clk_in", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
v000001e9905b4350_0 .net "rst_in", 0 0, v000001e9905c0830_0;  alias, 1 drivers
v000001e9905b56b0_0 .var/2s "state", 31 0;
v000001e9905b5750_0 .var "state_num", 1 0;
v000001e9905b57f0_0 .net "valid_in", 0 0, v000001e9905b4990_0;  1 drivers
v000001e9905b47b0_0 .var "valid_out", 0 0;
v000001e9905b4c10_0 .var "x_grad", 7 0;
v000001e9905b59d0_0 .net "x_grad_neg", 7 0, L_000001e9905c1730;  1 drivers
v000001e9905b4cb0_0 .net "x_pixel_in", 7 0, v000001e9905b8640_0;  alias, 1 drivers
v000001e9905b4710_0 .var "x_read_addr", 11 0;
v000001e9905b4a30_0 .var "x_read_addr_valid", 0 0;
v000001e9905b5a70_0 .var "x_read_addr_valid_pipe", 1 0;
v000001e9905b43f0_0 .var "y_grad", 7 0;
v000001e9905b5b10_0 .net "y_grad_neg", 7 0, L_000001e9905c1910;  1 drivers
v000001e9905b5bb0_0 .net "y_pixel_in", 7 0, v000001e9905b8a00_0;  alias, 1 drivers
v000001e9905b3ef0_0 .var "y_read_addr", 11 0;
v000001e9905b4ad0_0 .var "y_read_addr_valid", 0 0;
v000001e9905b3f90_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001e9904f5800 .event anyedge, v000001e9905b56b0_0;
L_000001e9905c1730 .arith/sub 8, L_000001e9905c2a88, v000001e9905b4c10_0;
L_000001e9905c1910 .arith/sub 8, L_000001e9905c2ad0, v000001e9905b43f0_0;
S_000001e9905b35b0 .scope module, "O2_hist" "histogram" 5 174, 6 5 0, S_000001e9905b2160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 5 "x";
    .port_info 4 /INPUT 5 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 10 "x_read_addr";
    .port_info 8 /OUTPUT 10 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001e9905b1970 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001e9905b19a8 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000100000>;
P_000001e9905b19e0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001e9905b1a18 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000100000>;
enum000001e990409d10 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001e9905b7e90_0 .net "bin_out", 2 0, v000001e9905b52f0_0;  1 drivers
v000001e9905b7350_0 .var "center_addr_x", 4 0;
v000001e9905b73f0_0 .var "center_addr_y", 4 0;
v000001e9905b6450_0 .net "clk_in", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
v000001e9905b63b0_0 .var "histogram_done", 0 0;
v000001e9905b70d0_0 .var "histogram_out", 23 0;
v000001e9905b6c70_0 .var "last_save", 0 0;
v000001e9905b6d10_0 .var "orientation_valid_in", 0 0;
v000001e9905b75d0_0 .net "orientation_valid_out", 0 0, v000001e9905b6ef0_0;  1 drivers
v000001e9905b7670_0 .net "rst_in", 0 0, v000001e9905c0830_0;  alias, 1 drivers
v000001e9905b8110_0 .var "save_to_hist", 0 0;
v000001e9905b6950_0 .net "start", 0 0, v000001e9905ba830_0;  1 drivers
v000001e9905b7490_0 .var/2s "state", 31 0;
v000001e9905b7530_0 .net "x", 4 0, v000001e9905ba6f0_0;  1 drivers
v000001e9905b7850_0 .net/s "x_grad_in", 7 0, v000001e9905bbcd0_0;  1 drivers
v000001e9905b64f0_0 .net "x_read_addr", 9 0, v000001e9905b78f0_0;  alias, 1 drivers
v000001e9905b7990_0 .net "y", 4 0, v000001e9905bb370_0;  1 drivers
v000001e9905b7fd0_0 .net/s "y_grad_in", 7 0, v000001e9905ba650_0;  1 drivers
v000001e9905b6630_0 .net "y_read_addr", 9 0, v000001e9905b6810_0;  alias, 1 drivers
S_000001e9905b2de0 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001e9905b35b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 10 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 10 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 5 "center_addr_x";
    .port_info 9 /INPUT 5 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001e99049f950 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001e99049f988 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000100000>;
P_000001e99049f9c0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
enum000001e99046b260 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001e9905c2b18 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b4b70_0 .net/2u *"_ivl_0", 7 0, L_000001e9905c2b18;  1 drivers
L_000001e9905c2b60 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b5c50_0 .net/2u *"_ivl_4", 7 0, L_000001e9905c2b60;  1 drivers
v000001e9905b52f0_0 .var "bin_out", 2 0;
v000001e9905b5430_0 .net "center_addr_x", 4 0, v000001e9905b7350_0;  1 drivers
v000001e9905b54d0_0 .net "center_addr_y", 4 0, v000001e9905b73f0_0;  1 drivers
v000001e9905b5cf0_0 .net "clk_in", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
v000001e9905b7210_0 .net "rst_in", 0 0, v000001e9905c0830_0;  alias, 1 drivers
v000001e9905b6a90_0 .var/2s "state", 31 0;
v000001e9905b6270_0 .var "state_num", 1 0;
v000001e9905b72b0_0 .net "valid_in", 0 0, v000001e9905b6d10_0;  1 drivers
v000001e9905b6ef0_0 .var "valid_out", 0 0;
v000001e9905b7f30_0 .var "x_grad", 7 0;
v000001e9905b7710_0 .net "x_grad_neg", 7 0, L_000001e9905c19b0;  1 drivers
v000001e9905b7030_0 .net "x_pixel_in", 7 0, v000001e9905bbcd0_0;  alias, 1 drivers
v000001e9905b78f0_0 .var "x_read_addr", 9 0;
v000001e9905b77b0_0 .var "x_read_addr_valid", 0 0;
v000001e9905b6bd0_0 .var "x_read_addr_valid_pipe", 1 0;
v000001e9905b6f90_0 .var "y_grad", 7 0;
v000001e9905b6e50_0 .net "y_grad_neg", 7 0, L_000001e9905c1a50;  1 drivers
v000001e9905b7cb0_0 .net "y_pixel_in", 7 0, v000001e9905ba650_0;  alias, 1 drivers
v000001e9905b6810_0 .var "y_read_addr", 9 0;
v000001e9905b7df0_0 .var "y_read_addr_valid", 0 0;
v000001e9905b69f0_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001e9904f5bc0 .event anyedge, v000001e9905b6a90_0;
L_000001e9905c19b0 .arith/sub 8, L_000001e9905c2b18, v000001e9905b7f30_0;
L_000001e9905c1a50 .arith/sub 8, L_000001e9905c2b60, v000001e9905b6f90_0;
S_000001e9905b2ac0 .scope module, "O3_hist" "histogram" 5 199, 6 5 0, S_000001e9905b2160;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 24 "histogram_out";
    .port_info 3 /INPUT 4 "x";
    .port_info 4 /INPUT 4 "y";
    .port_info 5 /INPUT 8 "x_grad_in";
    .port_info 6 /INPUT 8 "y_grad_in";
    .port_info 7 /OUTPUT 8 "x_read_addr";
    .port_info 8 /OUTPUT 8 "y_read_addr";
    .port_info 9 /INPUT 1 "start";
    .port_info 10 /OUTPUT 1 "histogram_done";
P_000001e9905b1a60 .param/l "BIT_DEPTH" 0 6 8, +C4<00000000000000000000000000001000>;
P_000001e9905b1a98 .param/l "HEIGHT" 0 6 7, +C4<00000000000000000000000000010000>;
P_000001e9905b1ad0 .param/l "PATCH_SIZE" 0 6 9, +C4<00000000000000000000000000000100>;
P_000001e9905b1b08 .param/l "WIDTH" 0 6 6, +C4<00000000000000000000000000010000>;
enum000001e99046ba30 .enum2/s (32)
   "IDLE" 0,
   "TOPLEFT" 1,
   "TOPRIGHT" 2,
   "BOTLEFT" 3,
   "BOTRIGHT" 4
 ;
v000001e9905b88c0_0 .net "bin_out", 2 0, v000001e9905b6db0_0;  1 drivers
v000001e9905b9a40_0 .var "center_addr_x", 3 0;
v000001e9905b8280_0 .var "center_addr_y", 3 0;
v000001e9905b94a0_0 .net "clk_in", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
v000001e9905b95e0_0 .var "histogram_done", 0 0;
v000001e9905b9b80_0 .var "histogram_out", 23 0;
v000001e9905b9ea0_0 .var "last_save", 0 0;
v000001e9905b8be0_0 .var "orientation_valid_in", 0 0;
v000001e9905b8c80_0 .net "orientation_valid_out", 0 0, v000001e9905b7b70_0;  1 drivers
v000001e9905b97c0_0 .net "rst_in", 0 0, v000001e9905c0830_0;  alias, 1 drivers
v000001e9905b83c0_0 .var "save_to_hist", 0 0;
v000001e9905ba120_0 .net "start", 0 0, v000001e9905ba3d0_0;  1 drivers
v000001e9905b8960_0 .var/2s "state", 31 0;
v000001e9905b9680_0 .net "x", 3 0, v000001e9905bb870_0;  1 drivers
v000001e9905b9cc0_0 .net/s "x_grad_in", 7 0, v000001e9905baf10_0;  1 drivers
v000001e9905b8820_0 .net "x_read_addr", 7 0, v000001e9905b9400_0;  alias, 1 drivers
v000001e9905ba080_0 .net "y", 3 0, v000001e9905bafb0_0;  1 drivers
v000001e9905b9360_0 .net/s "y_grad_in", 7 0, v000001e9905bad30_0;  1 drivers
v000001e9905b8460_0 .net "y_read_addr", 7 0, v000001e9905b8780_0;  alias, 1 drivers
S_000001e9905b2c50 .scope module, "orientation" "gradient_orientation" 6 38, 7 5 0, S_000001e9905b2ac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 8 "x_read_addr";
    .port_info 3 /OUTPUT 1 "x_read_addr_valid";
    .port_info 4 /INPUT 8 "x_pixel_in";
    .port_info 5 /OUTPUT 8 "y_read_addr";
    .port_info 6 /OUTPUT 1 "y_read_addr_valid";
    .port_info 7 /INPUT 8 "y_pixel_in";
    .port_info 8 /INPUT 4 "center_addr_x";
    .port_info 9 /INPUT 4 "center_addr_y";
    .port_info 10 /INPUT 1 "valid_in";
    .port_info 11 /OUTPUT 1 "valid_out";
    .port_info 12 /OUTPUT 3 "bin_out";
    .port_info 13 /OUTPUT 2 "state_num";
P_000001e99049f740 .param/l "BIT_DEPTH" 0 7 8, +C4<00000000000000000000000000001000>;
P_000001e99049f778 .param/l "HEIGHT" 0 7 7, +C4<00000000000000000000000000010000>;
P_000001e99049f7b0 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000010000>;
enum000001e99046be00 .enum2/s (32)
   "IDLE" 0,
   "READ_X" 1,
   "READ_Y" 2,
   "OUTPUT" 3
 ;
L_000001e9905c2ba8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b6310_0 .net/2u *"_ivl_0", 7 0, L_000001e9905c2ba8;  1 drivers
L_000001e9905c2bf0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001e9905b7ad0_0 .net/2u *"_ivl_4", 7 0, L_000001e9905c2bf0;  1 drivers
v000001e9905b6db0_0 .var "bin_out", 2 0;
v000001e9905b7d50_0 .net "center_addr_x", 3 0, v000001e9905b9a40_0;  1 drivers
v000001e9905b8070_0 .net "center_addr_y", 3 0, v000001e9905b8280_0;  1 drivers
v000001e9905b6590_0 .net "clk_in", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
v000001e9905b7170_0 .net "rst_in", 0 0, v000001e9905c0830_0;  alias, 1 drivers
v000001e9905b66d0_0 .var/2s "state", 31 0;
v000001e9905b7a30_0 .var "state_num", 1 0;
v000001e9905b6770_0 .net "valid_in", 0 0, v000001e9905b8be0_0;  1 drivers
v000001e9905b7b70_0 .var "valid_out", 0 0;
v000001e9905b7c10_0 .var "x_grad", 7 0;
v000001e9905b68b0_0 .net "x_grad_neg", 7 0, L_000001e9905c1eb0;  1 drivers
v000001e9905b6b30_0 .net "x_pixel_in", 7 0, v000001e9905baf10_0;  alias, 1 drivers
v000001e9905b9400_0 .var "x_read_addr", 7 0;
v000001e9905b8b40_0 .var "x_read_addr_valid", 0 0;
v000001e9905b9720_0 .var "x_read_addr_valid_pipe", 1 0;
v000001e9905b9fe0_0 .var "y_grad", 7 0;
v000001e9905b9d60_0 .net "y_grad_neg", 7 0, L_000001e9905c2130;  1 drivers
v000001e9905b9860_0 .net "y_pixel_in", 7 0, v000001e9905bad30_0;  alias, 1 drivers
v000001e9905b8780_0 .var "y_read_addr", 7 0;
v000001e9905b8e60_0 .var "y_read_addr_valid", 0 0;
v000001e9905b9e00_0 .var "y_read_addr_valid_pipe", 1 0;
E_000001e9904f5a40 .event anyedge, v000001e9905b66d0_0;
L_000001e9905c1eb0 .arith/sub 8, L_000001e9905c2ba8, v000001e9905b7c10_0;
L_000001e9905c2130 .arith/sub 8, L_000001e9905c2bf0, v000001e9905b9fe0_0;
S_000001e9905b3a60 .scope module, "keypoints" "xilinx_single_port_ram_read_first" 3 84, 4 12 0, S_000001e990545130;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 13 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 13 "douta";
P_000001e9905b1b50 .param/str "INIT_FILE" 0 4 16, "keypoints.mem";
P_000001e9905b1b88 .param/l "RAM_DEPTH" 0 4 14, +C4<00000000000000000000001111101000>;
P_000001e9905b1bc0 .param/str "RAM_PERFORMANCE" 0 4 15, "HIGH_PERFORMANCE";
P_000001e9905b1bf8 .param/l "RAM_WIDTH" 0 4 13, +C4<00000000000000000000000000001101>;
v000001e9905c0650 .array "BRAM", 0 999, 12 0;
v000001e9905bfa70_0 .net "addra", 9 0, v000001e9905bbc30_0;  alias, 1 drivers
v000001e9905c06f0_0 .net "clka", 0 0, v000001e9905bf6b0_0;  alias, 1 drivers
L_000001e9905c2c80 .functor BUFT 1, C4<0000000000000>, C4<0>, C4<0>, C4<0>;
v000001e9905c0bf0_0 .net "dina", 12 0, L_000001e9905c2c80;  1 drivers
v000001e9905bf110_0 .net "douta", 12 0, v000001e9905bc090_0;  alias, 1 drivers
L_000001e9905c2d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905bfcf0_0 .net "ena", 0 0, L_000001e9905c2d10;  1 drivers
v000001e9905c0c90_0 .var "ram_data", 12 0;
L_000001e9905c2d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e9905c0f10_0 .net "regcea", 0 0, L_000001e9905c2d58;  1 drivers
v000001e9905bef30_0 .net "rsta", 0 0, v000001e9905c0830_0;  alias, 1 drivers
L_000001e9905c2cc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e9905c0510_0 .net "wea", 0 0, L_000001e9905c2cc8;  1 drivers
S_000001e9905b3bf0 .scope function.vec4.u32, "clogb2" "clogb2" 4 76, 4 76 0, S_000001e9905b3a60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905b3bf0
v000001e9905bbff0_0 .var/i "depth", 31 0;
TD_descriptors_tb.keypoints.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_12.24 ;
    %load/vec4 v000001e9905bbff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.25, 5;
    %load/vec4 v000001e9905bbff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905bbff0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_12.24;
T_12.25 ;
    %end;
S_000001e9905b1e40 .scope generate, "output_register" "output_register" 4 53, 4 53 0, S_000001e9905b3a60;
 .timescale -9 -12;
v000001e9905bc090_0 .var "douta_reg", 12 0;
S_000001e9905b1fd0 .scope generate, "use_init_file" "use_init_file" 4 33, 4 33 0, S_000001e9905b3a60;
 .timescale -9 -12;
S_000001e9903d68d0 .scope module, "gradient_image" "gradient_image" 8 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /OUTPUT 12 "ext_read_addr";
    .port_info 3 /OUTPUT 1 "ext_read_addr_valid";
    .port_info 4 /INPUT 8 "ext_pixel_in";
    .port_info 5 /OUTPUT 12 "x_write_addr";
    .port_info 6 /OUTPUT 1 "x_write_valid";
    .port_info 7 /OUTPUT 8 "x_pixel_out";
    .port_info 8 /OUTPUT 12 "y_write_addr";
    .port_info 9 /OUTPUT 1 "y_write_valid";
    .port_info 10 /OUTPUT 8 "y_pixel_out";
    .port_info 11 /INPUT 1 "start_in";
    .port_info 12 /OUTPUT 1 "gradient_done";
    .port_info 13 /OUTPUT 3 "state_num";
P_000001e99049f480 .param/l "BIT_DEPTH" 0 8 8, +C4<00000000000000000000000000001000>;
P_000001e99049f4b8 .param/l "HEIGHT" 0 8 7, +C4<00000000000000000000000001000000>;
P_000001e99049f4f0 .param/l "WIDTH" 0 8 6, +C4<00000000000000000000000001000000>;
enum000001e99046bea0 .enum2/s (32)
   "IDLE" 0,
   "READ_X1" 1,
   "READ_X2" 2,
   "WRITE_X" 3,
   "READ_Y1" 4,
   "READ_Y2" 5,
   "WRITE_Y" 6,
   "CONTINUE" 7
 ;
v000001e9905bf4d0_0 .var "center_addr_x", 5 0;
v000001e9905bf570_0 .var "center_addr_y", 5 0;
o000001e99055aa88 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c0970_0 .net "clk_in", 0 0, o000001e99055aa88;  0 drivers
o000001e99055aab8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001e9905bf610_0 .net "ext_pixel_in", 7 0, o000001e99055aab8;  0 drivers
v000001e9905c1050_0 .var "ext_read_addr", 11 0;
v000001e9905c0a10_0 .var "ext_read_addr_valid", 0 0;
v000001e9905c10f0_0 .var "ext_read_addr_valid_pipe", 1 0;
v000001e9905bfd90_0 .var "gradient_done", 0 0;
v000001e9905c0ab0_0 .var/s "pixel1_signed", 8 0;
v000001e9905c0b50_0 .var/s "pixel2_signed", 8 0;
o000001e99055ac08 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905bf7f0_0 .net "rst_in", 0 0, o000001e99055ac08;  0 drivers
o000001e99055ac38 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905bfbb0_0 .net "start_in", 0 0, o000001e99055ac38;  0 drivers
v000001e9905c1190_0 .var/2s "state", 31 0;
v000001e9905bf890_0 .var "state_num", 2 0;
v000001e9905bfc50_0 .var "x_pixel_out", 7 0;
v000001e9905c1230_0 .var "x_write_addr", 11 0;
v000001e9905bfe30_0 .var "x_write_valid", 0 0;
v000001e9905bfed0_0 .var "y_pixel_out", 7 0;
v000001e9905c21d0_0 .var "y_write_addr", 11 0;
v000001e9905c2270_0 .var "y_write_valid", 0 0;
E_000001e9904f5400 .event posedge, v000001e9905c0970_0;
E_000001e9904f5100 .event anyedge, v000001e9905c1190_0;
S_000001e9903d6a60 .scope module, "xilinx_true_dual_port_read_first_2_clock_ram" "xilinx_true_dual_port_read_first_2_clock_ram" 9 10;
 .timescale -9 -12;
    .port_info 0 /INPUT 10 "addra";
    .port_info 1 /INPUT 10 "addrb";
    .port_info 2 /INPUT 18 "dina";
    .port_info 3 /INPUT 18 "dinb";
    .port_info 4 /INPUT 1 "clka";
    .port_info 5 /INPUT 1 "clkb";
    .port_info 6 /INPUT 1 "wea";
    .port_info 7 /INPUT 1 "web";
    .port_info 8 /INPUT 1 "ena";
    .port_info 9 /INPUT 1 "enb";
    .port_info 10 /INPUT 1 "rsta";
    .port_info 11 /INPUT 1 "rstb";
    .port_info 12 /INPUT 1 "regcea";
    .port_info 13 /INPUT 1 "regceb";
    .port_info 14 /OUTPUT 18 "douta";
    .port_info 15 /OUTPUT 18 "doutb";
P_000001e9903d6bf0 .param/str "INIT_FILE" 0 9 14, "\000";
P_000001e9903d6c28 .param/l "RAM_DEPTH" 0 9 12, +C4<00000000000000000000010000000000>;
P_000001e9903d6c60 .param/str "RAM_PERFORMANCE" 0 9 13, "HIGH_PERFORMANCE";
P_000001e9903d6c98 .param/l "RAM_WIDTH" 0 9 11, +C4<00000000000000000000000000010010>;
v000001e9905c26d0 .array "BRAM", 0 1023, 17 0;
o000001e99055b178 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001e9905c23b0_0 .net "addra", 9 0, o000001e99055b178;  0 drivers
o000001e99055b1a8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v000001e9905c2630_0 .net "addrb", 9 0, o000001e99055b1a8;  0 drivers
o000001e99055b1d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c2770_0 .net "clka", 0 0, o000001e99055b1d8;  0 drivers
o000001e99055b208 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c17d0_0 .net "clkb", 0 0, o000001e99055b208;  0 drivers
o000001e99055b238 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e9905c2950_0 .net "dina", 17 0, o000001e99055b238;  0 drivers
o000001e99055b268 .functor BUFZ 18, C4<zzzzzzzzzzzzzzzzzz>; HiZ drive
v000001e9905c1550_0 .net "dinb", 17 0, o000001e99055b268;  0 drivers
v000001e9905c24f0_0 .net "douta", 17 0, L_000001e9905430a0;  1 drivers
v000001e9905c14b0_0 .net "doutb", 17 0, L_000001e990544370;  1 drivers
o000001e99055b2f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c1870_0 .net "ena", 0 0, o000001e99055b2f8;  0 drivers
o000001e99055b328 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c2810_0 .net "enb", 0 0, o000001e99055b328;  0 drivers
v000001e9905c1f50_0 .var/i "idx", 31 0;
v000001e9905c28b0_0 .var "ram_data_a", 17 0;
v000001e9905c1af0_0 .var "ram_data_b", 17 0;
o000001e99055b3e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c12d0_0 .net "regcea", 0 0, o000001e99055b3e8;  0 drivers
o000001e99055b418 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c1370_0 .net "regceb", 0 0, o000001e99055b418;  0 drivers
o000001e99055b448 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c1410_0 .net "rsta", 0 0, o000001e99055b448;  0 drivers
o000001e99055b478 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c15f0_0 .net "rstb", 0 0, o000001e99055b478;  0 drivers
o000001e99055b4a8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c1d70_0 .net "wea", 0 0, o000001e99055b4a8;  0 drivers
o000001e99055b4d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001e9905c1690_0 .net "web", 0 0, o000001e99055b4d8;  0 drivers
S_000001e9905b22f0 .scope function.vec4.u32, "clogb2" "clogb2" 9 113, 9 113 0, S_000001e9903d6a60;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001e9905b22f0
v000001e9905c1ff0_0 .var/i "depth", 31 0;
TD_xilinx_true_dual_port_read_first_2_clock_ram.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_13.26 ;
    %load/vec4 v000001e9905c1ff0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.27, 5;
    %load/vec4 v000001e9905c1ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e9905c1ff0_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_13.26;
T_13.27 ;
    %end;
S_000001e9905b2480 .scope generate, "init_bram_to_zero" "init_bram_to_zero" 9 49, 9 49 0, S_000001e9903d6a60;
 .timescale -9 -12;
v000001e9905c1b90_0 .var/i "ram_index", 31 0;
S_000001e9905b27a0 .scope generate, "output_register" "output_register" 9 81, 9 81 0, S_000001e9903d6a60;
 .timescale -9 -12;
L_000001e9905430a0 .functor BUFZ 18, v000001e9905c2590_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
L_000001e990544370 .functor BUFZ 18, v000001e9905c2310_0, C4<000000000000000000>, C4<000000000000000000>, C4<000000000000000000>;
v000001e9905c2590_0 .var "douta_reg", 17 0;
v000001e9905c2310_0 .var "doutb_reg", 17 0;
E_000001e9904f5240 .event posedge, v000001e9905c17d0_0;
E_000001e9904f5200 .event posedge, v000001e9905c2770_0;
    .scope S_000001e9905b3420;
T_14 ;
Ewait_0 .event/or E_000001e9904f5800, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001e9905b56b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e9905b5750_0, 0, 2;
    %jmp T_14.4;
T_14.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e9905b5750_0, 0, 2;
    %jmp T_14.4;
T_14.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e9905b5750_0, 0, 2;
    %jmp T_14.4;
T_14.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e9905b5750_0, 0, 2;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e9905b3420;
T_15 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b4a30_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5a70_0, 4, 5;
    %load/vec4 v000001e9905b5a70_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5a70_0, 4, 5;
    %load/vec4 v000001e9905b4ad0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b3f90_0, 4, 5;
    %load/vec4 v000001e9905b3f90_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b3f90_0, 4, 5;
    %jmp T_15;
    .thread T_15;
    .scope S_000001e9905b3420;
T_16 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b4350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b56b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4a30_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001e9905b4710_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4ad0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001e9905b3ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b47b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v000001e9905b4a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4a30_0, 0;
T_16.2 ;
    %load/vec4 v000001e9905b4ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4ad0_0, 0;
T_16.4 ;
    %load/vec4 v000001e9905b47b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b47b0_0, 0;
T_16.6 ;
    %load/vec4 v000001e9905b56b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %jmp T_16.12;
T_16.8 ;
    %load/vec4 v000001e9905b57f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905b56b0_0, 0;
    %load/vec4 v000001e9905b4f30_0;
    %pad/u 32;
    %load/vec4 v000001e9905b5610_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905b4710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b4a30_0, 0;
T_16.13 ;
    %jmp T_16.12;
T_16.9 ;
    %load/vec4 v000001e9905b5a70_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.15, 8;
    %load/vec4 v000001e9905b4cb0_0;
    %assign/vec4 v000001e9905b4c10_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905b56b0_0, 0;
    %load/vec4 v000001e9905b4f30_0;
    %pad/u 32;
    %load/vec4 v000001e9905b5610_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905b3ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b4ad0_0, 0;
T_16.15 ;
    %jmp T_16.12;
T_16.10 ;
    %load/vec4 v000001e9905b3f90_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.17, 8;
    %load/vec4 v000001e9905b5bb0_0;
    %assign/vec4 v000001e9905b43f0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905b56b0_0, 0;
T_16.17 ;
    %jmp T_16.12;
T_16.11 ;
    %load/vec4 v000001e9905b4c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.21, 4;
    %load/vec4 v000001e9905b43f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.19, 8;
    %load/vec4 v000001e9905b4c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.24, 4;
    %load/vec4 v000001e9905b43f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.23;
T_16.22 ;
    %load/vec4 v000001e9905b43f0_0;
    %load/vec4 v000001e9905b4c10_0;
    %cmp/u;
    %jmp/0xz  T_16.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.26;
T_16.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
T_16.26 ;
T_16.23 ;
T_16.19 ;
    %load/vec4 v000001e9905b4c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.29, 4;
    %load/vec4 v000001e9905b43f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.27, 8;
    %load/vec4 v000001e9905b4c10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.32, 4;
    %load/vec4 v000001e9905b43f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.31;
T_16.30 ;
    %load/vec4 v000001e9905b59d0_0;
    %load/vec4 v000001e9905b43f0_0;
    %cmp/u;
    %jmp/0xz  T_16.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.34;
T_16.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
T_16.34 ;
T_16.31 ;
T_16.27 ;
    %load/vec4 v000001e9905b4c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.37, 4;
    %load/vec4 v000001e9905b43f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.35, 8;
    %load/vec4 v000001e9905b4c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.40, 4;
    %load/vec4 v000001e9905b43f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_16.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.39;
T_16.38 ;
    %load/vec4 v000001e9905b5b10_0;
    %load/vec4 v000001e9905b59d0_0;
    %cmp/u;
    %jmp/0xz  T_16.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.42;
T_16.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
T_16.42 ;
T_16.39 ;
T_16.35 ;
    %load/vec4 v000001e9905b4c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_16.45, 4;
    %load/vec4 v000001e9905b43f0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_16.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.43, 8;
    %load/vec4 v000001e9905b4c10_0;
    %load/vec4 v000001e9905b5b10_0;
    %cmp/u;
    %jmp/0xz  T_16.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
    %jmp T_16.47;
T_16.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e9905b4530_0, 0;
T_16.47 ;
T_16.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b47b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b56b0_0, 0;
    %jmp T_16.12;
T_16.12 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e9905b3740;
T_17 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b4fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905b48f0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905b4030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b5890_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e9905b5930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b51b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4e90_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000001e9905b4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4990_0, 0;
T_17.2 ;
    %load/vec4 v000001e9905b5890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b5890_0, 0;
T_17.4 ;
    %load/vec4 v000001e9905b51b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b51b0_0, 0;
    %load/vec4 v000001e9905b4490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_17.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_17.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_17.15, 6;
    %jmp T_17.17;
T_17.8 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.9 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.10 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.11 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.12 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.13 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.14 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.15 ;
    %load/vec4 v000001e9905b5930_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b5930_0, 4, 5;
    %jmp T_17.17;
T_17.17 ;
    %pop/vec4 1;
    %load/vec4 v000001e9905b4e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b4e90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b5890_0, 0;
T_17.18 ;
T_17.6 ;
    %load/vec4 v000001e9905b45d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_17.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_17.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_17.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_17.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_17.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b45d0_0, 0;
    %jmp T_17.26;
T_17.20 ;
    %load/vec4 v000001e9905b4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e9905b5930_0, 0;
    %load/vec4 v000001e9905b4850_0;
    %assign/vec4 v000001e9905b48f0_0, 0;
    %load/vec4 v000001e9905b4670_0;
    %assign/vec4 v000001e9905b4030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b4990_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905b45d0_0, 0;
T_17.27 ;
    %jmp T_17.26;
T_17.21 ;
    %load/vec4 v000001e9905b3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b51b0_0, 0;
    %load/vec4 v000001e9905b4850_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e9905b48f0_0, 0;
    %load/vec4 v000001e9905b4670_0;
    %assign/vec4 v000001e9905b4030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b4990_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905b45d0_0, 0;
T_17.29 ;
    %jmp T_17.26;
T_17.22 ;
    %load/vec4 v000001e9905b3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b51b0_0, 0;
    %load/vec4 v000001e9905b4850_0;
    %assign/vec4 v000001e9905b48f0_0, 0;
    %load/vec4 v000001e9905b4670_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e9905b4030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b4990_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905b45d0_0, 0;
T_17.31 ;
    %jmp T_17.26;
T_17.23 ;
    %load/vec4 v000001e9905b3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b51b0_0, 0;
    %load/vec4 v000001e9905b4850_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e9905b48f0_0, 0;
    %load/vec4 v000001e9905b4670_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e9905b4030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b4990_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001e9905b45d0_0, 0;
T_17.33 ;
    %jmp T_17.26;
T_17.24 ;
    %load/vec4 v000001e9905b3e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b51b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b4e90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b45d0_0, 0;
T_17.35 ;
    %jmp T_17.26;
T_17.26 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e9905b2de0;
T_18 ;
Ewait_1 .event/or E_000001e9904f5bc0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001e9905b6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e9905b6270_0, 0, 2;
    %jmp T_18.4;
T_18.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e9905b6270_0, 0, 2;
    %jmp T_18.4;
T_18.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e9905b6270_0, 0, 2;
    %jmp T_18.4;
T_18.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e9905b6270_0, 0, 2;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e9905b2de0;
T_19 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b77b0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b6bd0_0, 4, 5;
    %load/vec4 v000001e9905b6bd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b6bd0_0, 4, 5;
    %load/vec4 v000001e9905b7df0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b69f0_0, 4, 5;
    %load/vec4 v000001e9905b69f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b69f0_0, 4, 5;
    %jmp T_19;
    .thread T_19;
    .scope S_000001e9905b2de0;
T_20 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b7210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b6a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b77b0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001e9905b78f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b7df0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001e9905b6810_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b6ef0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000001e9905b77b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b77b0_0, 0;
T_20.2 ;
    %load/vec4 v000001e9905b7df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b7df0_0, 0;
T_20.4 ;
    %load/vec4 v000001e9905b6ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b6ef0_0, 0;
T_20.6 ;
    %load/vec4 v000001e9905b6a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_20.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_20.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_20.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_20.11, 6;
    %jmp T_20.12;
T_20.8 ;
    %load/vec4 v000001e9905b72b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905b6a90_0, 0;
    %load/vec4 v000001e9905b5430_0;
    %pad/u 32;
    %load/vec4 v000001e9905b54d0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001e9905b78f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b77b0_0, 0;
T_20.13 ;
    %jmp T_20.12;
T_20.9 ;
    %load/vec4 v000001e9905b6bd0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.15, 8;
    %load/vec4 v000001e9905b7030_0;
    %assign/vec4 v000001e9905b7f30_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905b6a90_0, 0;
    %load/vec4 v000001e9905b5430_0;
    %pad/u 32;
    %load/vec4 v000001e9905b54d0_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %add;
    %pad/u 10;
    %assign/vec4 v000001e9905b6810_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b7df0_0, 0;
T_20.15 ;
    %jmp T_20.12;
T_20.10 ;
    %load/vec4 v000001e9905b69f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.17, 8;
    %load/vec4 v000001e9905b7cb0_0;
    %assign/vec4 v000001e9905b6f90_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905b6a90_0, 0;
T_20.17 ;
    %jmp T_20.12;
T_20.11 ;
    %load/vec4 v000001e9905b7f30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.21, 4;
    %load/vec4 v000001e9905b6f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.19, 8;
    %load/vec4 v000001e9905b7f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.24, 4;
    %load/vec4 v000001e9905b6f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.23;
T_20.22 ;
    %load/vec4 v000001e9905b6f90_0;
    %load/vec4 v000001e9905b7f30_0;
    %cmp/u;
    %jmp/0xz  T_20.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.26;
T_20.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
T_20.26 ;
T_20.23 ;
T_20.19 ;
    %load/vec4 v000001e9905b7f30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.29, 4;
    %load/vec4 v000001e9905b6f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.27, 8;
    %load/vec4 v000001e9905b7f30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.32, 4;
    %load/vec4 v000001e9905b6f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.31;
T_20.30 ;
    %load/vec4 v000001e9905b7710_0;
    %load/vec4 v000001e9905b6f90_0;
    %cmp/u;
    %jmp/0xz  T_20.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.34;
T_20.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
T_20.34 ;
T_20.31 ;
T_20.27 ;
    %load/vec4 v000001e9905b7f30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.37, 4;
    %load/vec4 v000001e9905b6f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.35, 8;
    %load/vec4 v000001e9905b7f30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.40, 4;
    %load/vec4 v000001e9905b6f90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.39;
T_20.38 ;
    %load/vec4 v000001e9905b6e50_0;
    %load/vec4 v000001e9905b7710_0;
    %cmp/u;
    %jmp/0xz  T_20.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.42;
T_20.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
T_20.42 ;
T_20.39 ;
T_20.35 ;
    %load/vec4 v000001e9905b7f30_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_20.45, 4;
    %load/vec4 v000001e9905b6f90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_20.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.43, 8;
    %load/vec4 v000001e9905b7f30_0;
    %load/vec4 v000001e9905b6e50_0;
    %cmp/u;
    %jmp/0xz  T_20.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
    %jmp T_20.47;
T_20.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e9905b52f0_0, 0;
T_20.47 ;
T_20.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b6ef0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b6a90_0, 0;
    %jmp T_20.12;
T_20.12 ;
    %pop/vec4 1;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001e9905b35b0;
T_21 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b7670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e9905b7350_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001e9905b73f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b6d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b63b0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e9905b70d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b6c70_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v000001e9905b6d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b6d10_0, 0;
T_21.2 ;
    %load/vec4 v000001e9905b63b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b63b0_0, 0;
T_21.4 ;
    %load/vec4 v000001e9905b8110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8110_0, 0;
    %load/vec4 v000001e9905b7e90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %jmp T_21.17;
T_21.8 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.9 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.10 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.11 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.12 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.13 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.14 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.15 ;
    %load/vec4 v000001e9905b70d0_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b70d0_0, 4, 5;
    %jmp T_21.17;
T_21.17 ;
    %pop/vec4 1;
    %load/vec4 v000001e9905b6c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b6c70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b63b0_0, 0;
T_21.18 ;
T_21.6 ;
    %load/vec4 v000001e9905b7490_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b7490_0, 0;
    %jmp T_21.26;
T_21.20 ;
    %load/vec4 v000001e9905b6950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e9905b70d0_0, 0;
    %load/vec4 v000001e9905b7530_0;
    %assign/vec4 v000001e9905b7350_0, 0;
    %load/vec4 v000001e9905b7990_0;
    %assign/vec4 v000001e9905b73f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b6d10_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905b7490_0, 0;
T_21.27 ;
    %jmp T_21.26;
T_21.21 ;
    %load/vec4 v000001e9905b75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8110_0, 0;
    %load/vec4 v000001e9905b7530_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e9905b7350_0, 0;
    %load/vec4 v000001e9905b7990_0;
    %assign/vec4 v000001e9905b73f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b6d10_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905b7490_0, 0;
T_21.29 ;
    %jmp T_21.26;
T_21.22 ;
    %load/vec4 v000001e9905b75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8110_0, 0;
    %load/vec4 v000001e9905b7530_0;
    %assign/vec4 v000001e9905b7350_0, 0;
    %load/vec4 v000001e9905b7990_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e9905b73f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b6d10_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905b7490_0, 0;
T_21.31 ;
    %jmp T_21.26;
T_21.23 ;
    %load/vec4 v000001e9905b75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8110_0, 0;
    %load/vec4 v000001e9905b7530_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e9905b7350_0, 0;
    %load/vec4 v000001e9905b7990_0;
    %addi 1, 0, 5;
    %assign/vec4 v000001e9905b73f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b6d10_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001e9905b7490_0, 0;
T_21.33 ;
    %jmp T_21.26;
T_21.24 ;
    %load/vec4 v000001e9905b75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b6c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b7490_0, 0;
T_21.35 ;
    %jmp T_21.26;
T_21.26 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e9905b2c50;
T_22 ;
Ewait_2 .event/or E_000001e9904f5a40, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001e9905b66d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e9905b7a30_0, 0, 2;
    %jmp T_22.4;
T_22.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e9905b7a30_0, 0, 2;
    %jmp T_22.4;
T_22.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e9905b7a30_0, 0, 2;
    %jmp T_22.4;
T_22.3 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001e9905b7a30_0, 0, 2;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001e9905b2c50;
T_23 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b8b40_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9720_0, 4, 5;
    %load/vec4 v000001e9905b9720_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9720_0, 4, 5;
    %load/vec4 v000001e9905b8e60_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9e00_0, 4, 5;
    %load/vec4 v000001e9905b9e00_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9e00_0, 4, 5;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e9905b2c50;
T_24 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b7170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b66d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905b9400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905b8780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b7b70_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000001e9905b8b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8b40_0, 0;
T_24.2 ;
    %load/vec4 v000001e9905b8e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8e60_0, 0;
T_24.4 ;
    %load/vec4 v000001e9905b7b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b7b70_0, 0;
T_24.6 ;
    %load/vec4 v000001e9905b66d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_24.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_24.11, 6;
    %jmp T_24.12;
T_24.8 ;
    %load/vec4 v000001e9905b6770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.13, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905b66d0_0, 0;
    %load/vec4 v000001e9905b7d50_0;
    %pad/u 32;
    %load/vec4 v000001e9905b8070_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001e9905b9400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8b40_0, 0;
T_24.13 ;
    %jmp T_24.12;
T_24.9 ;
    %load/vec4 v000001e9905b9720_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.15, 8;
    %load/vec4 v000001e9905b6b30_0;
    %assign/vec4 v000001e9905b7c10_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905b66d0_0, 0;
    %load/vec4 v000001e9905b7d50_0;
    %pad/u 32;
    %load/vec4 v000001e9905b8070_0;
    %pad/u 32;
    %muli 16, 0, 32;
    %add;
    %pad/u 8;
    %assign/vec4 v000001e9905b8780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8e60_0, 0;
T_24.15 ;
    %jmp T_24.12;
T_24.10 ;
    %load/vec4 v000001e9905b9e00_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.17, 8;
    %load/vec4 v000001e9905b9860_0;
    %assign/vec4 v000001e9905b9fe0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905b66d0_0, 0;
T_24.17 ;
    %jmp T_24.12;
T_24.11 ;
    %load/vec4 v000001e9905b7c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.21, 4;
    %load/vec4 v000001e9905b9fe0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.21;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.19, 8;
    %load/vec4 v000001e9905b7c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.24, 4;
    %load/vec4 v000001e9905b9fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v000001e9905b9fe0_0;
    %load/vec4 v000001e9905b7c10_0;
    %cmp/u;
    %jmp/0xz  T_24.25, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.26;
T_24.25 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
T_24.26 ;
T_24.23 ;
T_24.19 ;
    %load/vec4 v000001e9905b7c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.29, 4;
    %load/vec4 v000001e9905b9fe0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.27, 8;
    %load/vec4 v000001e9905b7c10_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.32, 4;
    %load/vec4 v000001e9905b9fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.30, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.31;
T_24.30 ;
    %load/vec4 v000001e9905b68b0_0;
    %load/vec4 v000001e9905b9fe0_0;
    %cmp/u;
    %jmp/0xz  T_24.33, 5;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.34;
T_24.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
T_24.34 ;
T_24.31 ;
T_24.27 ;
    %load/vec4 v000001e9905b7c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.37, 4;
    %load/vec4 v000001e9905b9fe0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.37;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.35, 8;
    %load/vec4 v000001e9905b7c10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.40, 4;
    %load/vec4 v000001e9905b9fe0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_24.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.38, 8;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.39;
T_24.38 ;
    %load/vec4 v000001e9905b9d60_0;
    %load/vec4 v000001e9905b68b0_0;
    %cmp/u;
    %jmp/0xz  T_24.41, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.42;
T_24.41 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
T_24.42 ;
T_24.39 ;
T_24.35 ;
    %load/vec4 v000001e9905b7c10_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_24.45, 4;
    %load/vec4 v000001e9905b9fe0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_24.45;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.43, 8;
    %load/vec4 v000001e9905b7c10_0;
    %load/vec4 v000001e9905b9d60_0;
    %cmp/u;
    %jmp/0xz  T_24.46, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
    %jmp T_24.47;
T_24.46 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v000001e9905b6db0_0, 0;
T_24.47 ;
T_24.43 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b7b70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b66d0_0, 0;
    %jmp T_24.12;
T_24.12 ;
    %pop/vec4 1;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000001e9905b2ac0;
T_25 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b97c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e9905b9a40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e9905b8280_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b95e0_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e9905b9b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b83c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b9ea0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v000001e9905b8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b8be0_0, 0;
T_25.2 ;
    %load/vec4 v000001e9905b95e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b95e0_0, 0;
T_25.4 ;
    %load/vec4 v000001e9905b83c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b83c0_0, 0;
    %load/vec4 v000001e9905b88c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_25.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_25.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_25.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_25.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_25.15, 6;
    %jmp T_25.17;
T_25.8 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 0, 2;
    %addi 1, 0, 3;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.9 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 3, 3;
    %addi 1, 0, 3;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.10 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 6, 4;
    %addi 1, 0, 3;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.11 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 9, 5;
    %addi 1, 0, 3;
    %ix/load 4, 9, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.12 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 12, 5;
    %addi 1, 0, 3;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.13 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 15, 5;
    %addi 1, 0, 3;
    %ix/load 4, 15, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.14 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 18, 6;
    %addi 1, 0, 3;
    %ix/load 4, 18, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.15 ;
    %load/vec4 v000001e9905b9b80_0;
    %parti/s 3, 21, 6;
    %addi 1, 0, 3;
    %ix/load 4, 21, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905b9b80_0, 4, 5;
    %jmp T_25.17;
T_25.17 ;
    %pop/vec4 1;
    %load/vec4 v000001e9905b9ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905b9ea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b95e0_0, 0;
T_25.18 ;
T_25.6 ;
    %load/vec4 v000001e9905b8960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_25.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_25.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_25.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_25.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_25.24, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b8960_0, 0;
    %jmp T_25.26;
T_25.20 ;
    %load/vec4 v000001e9905ba120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.27, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001e9905b9b80_0, 0;
    %load/vec4 v000001e9905b9680_0;
    %assign/vec4 v000001e9905b9a40_0, 0;
    %load/vec4 v000001e9905ba080_0;
    %assign/vec4 v000001e9905b8280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8be0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905b8960_0, 0;
T_25.27 ;
    %jmp T_25.26;
T_25.21 ;
    %load/vec4 v000001e9905b8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b83c0_0, 0;
    %load/vec4 v000001e9905b9680_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e9905b9a40_0, 0;
    %load/vec4 v000001e9905ba080_0;
    %assign/vec4 v000001e9905b8280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8be0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905b8960_0, 0;
T_25.29 ;
    %jmp T_25.26;
T_25.22 ;
    %load/vec4 v000001e9905b8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.31, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b83c0_0, 0;
    %load/vec4 v000001e9905b9680_0;
    %assign/vec4 v000001e9905b9a40_0, 0;
    %load/vec4 v000001e9905ba080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e9905b8280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8be0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905b8960_0, 0;
T_25.31 ;
    %jmp T_25.26;
T_25.23 ;
    %load/vec4 v000001e9905b8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.33, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b83c0_0, 0;
    %load/vec4 v000001e9905b9680_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e9905b9a40_0, 0;
    %load/vec4 v000001e9905ba080_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001e9905b8280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b8be0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001e9905b8960_0, 0;
T_25.33 ;
    %jmp T_25.26;
T_25.24 ;
    %load/vec4 v000001e9905b8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.35, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b83c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905b9ea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905b8960_0, 0;
T_25.35 ;
    %jmp T_25.26;
T_25.26 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_000001e9905b2160;
T_26 ;
Ewait_3 .event/or E_000001e9904f5080, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_26.0, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_26.1, 8;
T_26.0 ; End of true expr.
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_26.2, 9;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_26.3, 9;
T_26.2 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_26.3, 9;
 ; End of false expr.
    %blend;
T_26.3;
    %jmp/0 T_26.1, 8;
 ; End of false expr.
    %blend;
T_26.1;
    %store/vec4 v000001e9905bac90_0, 0, 2;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.5;
T_26.4 ;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.6, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.7;
T_26.6 ;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_26.8, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.9;
T_26.8 ;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_26.10, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.11;
T_26.10 ;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_26.12, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.13;
T_26.12 ;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_26.14, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.15;
T_26.14 ;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_26.16, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.17;
T_26.16 ;
    %load/vec4 v000001e9905bb230_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_26.18, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
    %jmp T_26.19;
T_26.18 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e9905ba5b0_0, 0, 4;
T_26.19 ;
T_26.17 ;
T_26.15 ;
T_26.13 ;
T_26.11 ;
T_26.9 ;
T_26.7 ;
T_26.5 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001e9905b2160;
T_27 ;
Ewait_4 .event/or E_000001e9904f4340, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001e9905b8aa0_0;
    %store/vec4 v000001e9905b8500_0, 0, 12;
    %load/vec4 v000001e9905b8aa0_0;
    %store/vec4 v000001e9905b9900_0, 0, 12;
    %load/vec4 v000001e9905b8320_0;
    %store/vec4 v000001e9905b92c0_0, 0, 12;
    %load/vec4 v000001e9905b8320_0;
    %store/vec4 v000001e9905b8d20_0, 0, 12;
    %load/vec4 v000001e9905bb2d0_0;
    %store/vec4 v000001e9905b9c20_0, 0, 10;
    %load/vec4 v000001e9905bb2d0_0;
    %store/vec4 v000001e9905b9040_0, 0, 10;
    %load/vec4 v000001e9905ba510_0;
    %store/vec4 v000001e9905bb730_0, 0, 10;
    %load/vec4 v000001e9905ba510_0;
    %store/vec4 v000001e9905b9540_0, 0, 10;
    %load/vec4 v000001e9905bba50_0;
    %store/vec4 v000001e9905bb410_0, 0, 8;
    %load/vec4 v000001e9905bba50_0;
    %store/vec4 v000001e9905ba330_0, 0, 8;
    %load/vec4 v000001e9905ba290_0;
    %store/vec4 v000001e9905ba8d0_0, 0, 8;
    %load/vec4 v000001e9905ba290_0;
    %store/vec4 v000001e9905bb4b0_0, 0, 8;
    %load/vec4 v000001e9905bbe10_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.0, 8;
    %load/vec4 v000001e9905b85a0_0;
    %jmp/1 T_27.1, 8;
T_27.0 ; End of true expr.
    %load/vec4 v000001e9905b99a0_0;
    %jmp/0 T_27.1, 8;
 ; End of false expr.
    %blend;
T_27.1;
    %store/vec4 v000001e9905b8640_0, 0, 8;
    %load/vec4 v000001e9905bbe10_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.2, 8;
    %load/vec4 v000001e9905b9f40_0;
    %jmp/1 T_27.3, 8;
T_27.2 ; End of true expr.
    %load/vec4 v000001e9905b8f00_0;
    %jmp/0 T_27.3, 8;
 ; End of false expr.
    %blend;
T_27.3;
    %store/vec4 v000001e9905b8a00_0, 0, 8;
    %load/vec4 v000001e9905bbe10_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.4, 8;
    %load/vec4 v000001e9905ba790_0;
    %jmp/1 T_27.5, 8;
T_27.4 ; End of true expr.
    %load/vec4 v000001e9905b90e0_0;
    %jmp/0 T_27.5, 8;
 ; End of false expr.
    %blend;
T_27.5;
    %store/vec4 v000001e9905bbcd0_0, 0, 8;
    %load/vec4 v000001e9905bbe10_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.6, 8;
    %load/vec4 v000001e9905bb550_0;
    %jmp/1 T_27.7, 8;
T_27.6 ; End of true expr.
    %load/vec4 v000001e9905b9180_0;
    %jmp/0 T_27.7, 8;
 ; End of false expr.
    %blend;
T_27.7;
    %store/vec4 v000001e9905ba650_0, 0, 8;
    %load/vec4 v000001e9905bbe10_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.8, 8;
    %load/vec4 v000001e9905bb690_0;
    %jmp/1 T_27.9, 8;
T_27.8 ; End of true expr.
    %load/vec4 v000001e9905babf0_0;
    %jmp/0 T_27.9, 8;
 ; End of false expr.
    %blend;
T_27.9;
    %store/vec4 v000001e9905baf10_0, 0, 8;
    %load/vec4 v000001e9905bbe10_0;
    %flag_set/vec4 8;
    %jmp/0 T_27.10, 8;
    %load/vec4 v000001e9905bb9b0_0;
    %jmp/1 T_27.11, 8;
T_27.10 ; End of true expr.
    %load/vec4 v000001e9905ba470_0;
    %jmp/0 T_27.11, 8;
 ; End of false expr.
    %blend;
T_27.11;
    %store/vec4 v000001e9905bad30_0, 0, 8;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001e9905b2160;
T_28 ;
Ewait_5 .event/or E_000001e9904f4300, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.0, 8;
    %load/vec4 v000001e9905badd0_0;
    %jmp/1 T_28.1, 8;
T_28.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.1, 8;
 ; End of false expr.
    %blend;
T_28.1;
    %store/vec4 v000001e9905b9ae0_0, 0, 1;
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.2, 8;
    %load/vec4 v000001e9905badd0_0;
    %jmp/1 T_28.3, 8;
T_28.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.3, 8;
 ; End of false expr.
    %blend;
T_28.3;
    %store/vec4 v000001e9905ba830_0, 0, 1;
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.4, 8;
    %load/vec4 v000001e9905badd0_0;
    %jmp/1 T_28.5, 8;
T_28.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.5, 8;
 ; End of false expr.
    %blend;
T_28.5;
    %store/vec4 v000001e9905ba3d0_0, 0, 1;
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.6, 8;
    %load/vec4 v000001e9905b8fa0_0;
    %jmp/1 T_28.7, 8;
T_28.6 ; End of true expr.
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.8, 9;
    %load/vec4 v000001e9905bb5f0_0;
    %jmp/1 T_28.9, 9;
T_28.8 ; End of true expr.
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_28.10, 10;
    %load/vec4 v000001e9905bb7d0_0;
    %jmp/1 T_28.11, 10;
T_28.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_28.11, 10;
 ; End of false expr.
    %blend;
T_28.11;
    %jmp/0 T_28.9, 9;
 ; End of false expr.
    %blend;
T_28.9;
    %jmp/0 T_28.7, 8;
 ; End of false expr.
    %blend;
T_28.7;
    %store/vec4 v000001e9905baa10_0, 0, 1;
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_28.12, 8;
    %load/vec4 v000001e9905b8dc0_0;
    %jmp/1 T_28.13, 8;
T_28.12 ; End of true expr.
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_28.14, 9;
    %load/vec4 v000001e9905bb190_0;
    %jmp/1 T_28.15, 9;
T_28.14 ; End of true expr.
    %load/vec4 v000001e9905bab50_0;
    %cmpi/e 2, 0, 32;
    %flag_mov 10, 4;
    %jmp/0 T_28.16, 10;
    %load/vec4 v000001e9905ba970_0;
    %jmp/1 T_28.17, 10;
T_28.16 ; End of true expr.
    %pushi/vec4 0, 0, 24;
    %jmp/0 T_28.17, 10;
 ; End of false expr.
    %blend;
T_28.17;
    %jmp/0 T_28.15, 9;
 ; End of false expr.
    %blend;
T_28.15;
    %jmp/0 T_28.13, 8;
 ; End of false expr.
    %blend;
T_28.13;
    %store/vec4 v000001e9905bbaf0_0, 0, 24;
    %load/vec4 v000001e9905bbeb0_0;
    %store/vec4 v000001e9905b9220_0, 0, 6;
    %load/vec4 v000001e9905bc130_0;
    %store/vec4 v000001e9905b86e0_0, 0, 6;
    %load/vec4 v000001e9905bbeb0_0;
    %pad/u 5;
    %store/vec4 v000001e9905ba6f0_0, 0, 5;
    %load/vec4 v000001e9905bc130_0;
    %pad/u 5;
    %store/vec4 v000001e9905bb370_0, 0, 5;
    %load/vec4 v000001e9905bbeb0_0;
    %pad/u 4;
    %store/vec4 v000001e9905bb870_0, 0, 4;
    %load/vec4 v000001e9905bc130_0;
    %pad/u 4;
    %store/vec4 v000001e9905bafb0_0, 0, 4;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000001e9905b2160;
T_29 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905bb050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905bab50_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001e9905bbc30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e9905bae70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001e9905bbd70_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v000001e9905bb230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %jmp T_29.10;
T_29.2 ;
    %load/vec4 v000001e9905bb0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.11, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v000001e9905bbc30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e9905bae70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905bab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905bbb90_0, 0;
    %jmp T_29.12;
T_29.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905bbb90_0, 0;
T_29.12 ;
    %jmp T_29.10;
T_29.3 ;
    %load/vec4 v000001e9905bae70_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_29.13, 4;
    %load/vec4 v000001e9905baab0_0;
    %cmpi/e 0, 0, 21;
    %jmp/0xz  T_29.15, 4;
    %load/vec4 v000001e9905bbc30_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001e9905bbc30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e9905bae70_0, 0;
    %load/vec4 v000001e9905bab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.19, 6;
    %jmp T_29.20;
T_29.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905bab50_0, 0;
    %jmp T_29.20;
T_29.18 ;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905bab50_0, 0;
    %jmp T_29.20;
T_29.19 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %jmp T_29.20;
T_29.20 ;
    %pop/vec4 1;
    %jmp T_29.16;
T_29.15 ;
    %load/vec4 v000001e9905baab0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000001e9905bbe10_0, 0;
    %load/vec4 v000001e9905bab50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_29.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_29.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_29.23, 6;
    %jmp T_29.24;
T_29.21 ;
    %load/vec4 v000001e9905baab0_0;
    %parti/s 6, 7, 4;
    %assign/vec4 v000001e9905bbeb0_0, 0;
    %load/vec4 v000001e9905baab0_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v000001e9905bc130_0, 0;
    %jmp T_29.24;
T_29.22 ;
    %load/vec4 v000001e9905baab0_0;
    %parti/s 5, 6, 4;
    %pad/u 6;
    %assign/vec4 v000001e9905bbeb0_0, 0;
    %load/vec4 v000001e9905baab0_0;
    %parti/s 5, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001e9905bc130_0, 0;
    %jmp T_29.24;
T_29.23 ;
    %load/vec4 v000001e9905baab0_0;
    %parti/s 4, 5, 4;
    %pad/u 6;
    %assign/vec4 v000001e9905bbeb0_0, 0;
    %load/vec4 v000001e9905baab0_0;
    %parti/s 4, 1, 2;
    %pad/u 6;
    %assign/vec4 v000001e9905bc130_0, 0;
    %jmp T_29.24;
T_29.24 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
T_29.16 ;
    %jmp T_29.14;
T_29.13 ;
    %load/vec4 v000001e9905bae70_0;
    %addi 1, 0, 2;
    %assign/vec4 v000001e9905bae70_0, 0;
T_29.14 ;
    %jmp T_29.10;
T_29.4 ;
    %load/vec4 v000001e9905bbeb0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.25, 5;
    %load/vec4 v000001e9905bbeb0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001e9905bbeb0_0, 0;
    %jmp T_29.26;
T_29.25 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905bbeb0_0, 0;
T_29.26 ;
    %load/vec4 v000001e9905bc130_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_29.27, 5;
    %load/vec4 v000001e9905bc130_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001e9905bc130_0, 0;
    %jmp T_29.28;
T_29.27 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905bc130_0, 0;
T_29.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %jmp T_29.10;
T_29.5 ;
    %load/vec4 v000001e9905baa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.29, 8;
    %load/vec4 v000001e9905bbeb0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001e9905bbeb0_0, 0;
    %load/vec4 v000001e9905bbd70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001e9905bbd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %jmp T_29.30;
T_29.29 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
T_29.30 ;
    %jmp T_29.10;
T_29.6 ;
    %load/vec4 v000001e9905baa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.31, 8;
    %load/vec4 v000001e9905bc130_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001e9905bc130_0, 0;
    %load/vec4 v000001e9905bbd70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001e9905bbd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %jmp T_29.32;
T_29.31 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
T_29.32 ;
    %jmp T_29.10;
T_29.7 ;
    %load/vec4 v000001e9905baa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.33, 8;
    %load/vec4 v000001e9905bbeb0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %pad/u 6;
    %assign/vec4 v000001e9905bbeb0_0, 0;
    %load/vec4 v000001e9905bbd70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001e9905bbd70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %jmp T_29.34;
T_29.33 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
T_29.34 ;
    %jmp T_29.10;
T_29.8 ;
    %load/vec4 v000001e9905baa10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.35, 8;
    %load/vec4 v000001e9905bbd70_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001e9905bbd70_0, 0;
    %load/vec4 v000001e9905bbc30_0;
    %pad/u 32;
    %cmpi/u 4095, 0, 32;
    %jmp/0xz  T_29.37, 5;
    %load/vec4 v000001e9905bbc30_0;
    %addi 1, 0, 10;
    %assign/vec4 v000001e9905bbc30_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e9905bae70_0, 0;
    %jmp T_29.38;
T_29.37 ;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
T_29.38 ;
    %jmp T_29.36;
T_29.35 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905badd0_0, 0;
T_29.36 ;
    %jmp T_29.10;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905bbb90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905bb230_0, 0;
    %jmp T_29.10;
T_29.10 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_000001e9905b1fd0;
T_30 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905b1b50, v000001e9905c0650, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000001111100111 {0 0 0};
    %end;
    .thread T_30;
    .scope S_000001e9905b1e40;
T_31 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001e9905bc090_0, 0, 13;
    %end;
    .thread T_31, $init;
    .scope S_000001e9905b1e40;
T_32 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905bef30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001e9905bc090_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000001e9905c0f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000001e9905c0c90_0;
    %assign/vec4 v000001e9905bc090_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_000001e9905b3a60;
T_33 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v000001e9905c0c90_0, 0, 13;
    %end;
    .thread T_33, $init;
    .scope S_000001e9905b3a60;
T_34 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905bfcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v000001e9905c0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v000001e9905c0bf0_0;
    %load/vec4 v000001e9905bfa70_0;
    %pad/u 11;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905c0650, 0, 4;
T_34.2 ;
    %load/vec4 v000001e9905bfa70_0;
    %pad/u 11;
    %ix/vec4 4;
    %load/vec4a v000001e9905c0650, 4;
    %assign/vec4 v000001e9905c0c90_0, 0;
T_34.0 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000001e9903aa620;
T_35 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9903e8c60, v000001e9905413c0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_35;
    .scope S_000001e9903aa490;
T_36 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905420e0_0, 0, 8;
    %end;
    .thread T_36, $init;
    .scope S_000001e9903aa490;
T_37 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905429a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905420e0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v000001e990541e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.2, 8;
    %load/vec4 v000001e990540ec0_0;
    %assign/vec4 v000001e9905420e0_0, 0;
T_37.2 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_000001e9903e8ad0;
T_38 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e990540ec0_0, 0, 8;
    %end;
    .thread T_38, $init;
    .scope S_000001e9903e8ad0;
T_39 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e990540e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v000001e990541a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v000001e990541500_0;
    %load/vec4 v000001e9905422c0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905413c0, 0, 4;
T_39.2 ;
    %load/vec4 v000001e9905422c0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e9905413c0, 4;
    %assign/vec4 v000001e990540ec0_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000001e9903ef6d0;
T_40 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9903aa7b0, v000001e990541f00, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_40;
    .scope S_000001e9903ef540;
T_41 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905416e0_0, 0, 8;
    %end;
    .thread T_41, $init;
    .scope S_000001e9903ef540;
T_42 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e990541960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905416e0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v000001e990541780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.2, 8;
    %load/vec4 v000001e990542400_0;
    %assign/vec4 v000001e9905416e0_0, 0;
T_42.2 ;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_000001e99038e140;
T_43 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e990542400_0, 0, 8;
    %end;
    .thread T_43, $init;
    .scope S_000001e99038e140;
T_44 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e990542360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v000001e990542b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v000001e9905415a0_0;
    %load/vec4 v000001e990541be0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e990541f00, 0, 4;
T_44.2 ;
    %load/vec4 v000001e990541be0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e990541f00, 4;
    %assign/vec4 v000001e990542400_0, 0;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000001e9905a9670;
T_45 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9903ef860, v000001e990526fc0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_45;
    .scope S_000001e990322b50;
T_46 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e990541b40_0, 0, 8;
    %end;
    .thread T_46, $init;
    .scope S_000001e990322b50;
T_47 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e990525c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e990541b40_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v000001e990527600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.2, 8;
    %load/vec4 v000001e990526ac0_0;
    %assign/vec4 v000001e990541b40_0, 0;
T_47.2 ;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000001e990322830;
T_48 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e990526ac0_0, 0, 8;
    %end;
    .thread T_48, $init;
    .scope S_000001e990322830;
T_49 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905268e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v000001e990526f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.2, 8;
    %load/vec4 v000001e9905271a0_0;
    %load/vec4 v000001e990527560_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e990526fc0, 0, 4;
T_49.2 ;
    %load/vec4 v000001e990527560_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e990526fc0, 4;
    %assign/vec4 v000001e990526ac0_0, 0;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
    .scope S_000001e9905aa4d0;
T_50 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e99038e460, v000001e990527740, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000111111111111 {0 0 0};
    %end;
    .thread T_50;
    .scope S_000001e9905a9850;
T_51 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905272e0_0, 0, 8;
    %end;
    .thread T_51, $init;
    .scope S_000001e9905a9850;
T_52 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9904e7650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905272e0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v000001e9904e75b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %load/vec4 v000001e9904e7470_0;
    %assign/vec4 v000001e9905272e0_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000001e9905a9e90;
T_53 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9904e7470_0, 0, 8;
    %end;
    .thread T_53, $init;
    .scope S_000001e9905a9e90;
T_54 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9904e6b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v000001e9904e6d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.2, 8;
    %load/vec4 v000001e9904e70b0_0;
    %load/vec4 v000001e990525a80_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e990527740, 0, 4;
T_54.2 ;
    %load/vec4 v000001e990525a80_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001e990527740, 4;
    %assign/vec4 v000001e9904e7470_0, 0;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_000001e9905acbe0;
T_55 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905ac910, v000001e9905ab670, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_55;
    .scope S_000001e9905ae1c0;
T_56 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905ab990_0, 0, 8;
    %end;
    .thread T_56, $init;
    .scope S_000001e9905ae1c0;
T_57 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905abdf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905ab990_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v000001e9905ab850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.2, 8;
    %load/vec4 v000001e9905ac390_0;
    %assign/vec4 v000001e9905ab990_0, 0;
T_57.2 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000001e9905a99e0;
T_58 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905ac390_0, 0, 8;
    %end;
    .thread T_58, $init;
    .scope S_000001e9905a99e0;
T_59 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905ac110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v000001e9905aab30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v000001e9905aad10_0;
    %load/vec4 v000001e9905aba30_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905ab670, 0, 4;
T_59.2 ;
    %load/vec4 v000001e9905aba30_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e9905ab670, 4;
    %assign/vec4 v000001e9905ac390_0, 0;
T_59.0 ;
    %jmp T_59;
    .thread T_59;
    .scope S_000001e9905a9b70;
T_60 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905aa810, v000001e9905ab350, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_60;
    .scope S_000001e9905aa340;
T_61 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9904e6bb0_0, 0, 8;
    %end;
    .thread T_61, $init;
    .scope S_000001e9905aa340;
T_62 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905abd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9904e6bb0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v000001e9905aac70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000001e9905abad0_0;
    %assign/vec4 v000001e9904e6bb0_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_000001e9905aa660;
T_63 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905abad0_0, 0, 8;
    %end;
    .thread T_63, $init;
    .scope S_000001e9905aa660;
T_64 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905ab2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v000001e9905aae50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v000001e9905ac4d0_0;
    %load/vec4 v000001e9905ab7b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905ab350, 0, 4;
T_64.2 ;
    %load/vec4 v000001e9905ab7b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e9905ab350, 4;
    %assign/vec4 v000001e9905abad0_0, 0;
T_64.0 ;
    %jmp T_64;
    .thread T_64;
    .scope S_000001e9905acd70;
T_65 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905aeb00, v000001e9905abe90, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_65;
    .scope S_000001e9905ad540;
T_66 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905aaf90_0, 0, 8;
    %end;
    .thread T_66, $init;
    .scope S_000001e9905ad540;
T_67 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905aaef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905aaf90_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v000001e9905aa950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %load/vec4 v000001e9905aadb0_0;
    %assign/vec4 v000001e9905aaf90_0, 0;
T_67.2 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_000001e9905ad090;
T_68 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905aadb0_0, 0, 8;
    %end;
    .thread T_68, $init;
    .scope S_000001e9905ad090;
T_69 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905ab170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.0, 8;
    %load/vec4 v000001e9905ab210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v000001e9905aabd0_0;
    %load/vec4 v000001e9905ac070_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905abe90, 0, 4;
T_69.2 ;
    %load/vec4 v000001e9905ac070_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e9905abe90, 4;
    %assign/vec4 v000001e9905aadb0_0, 0;
T_69.0 ;
    %jmp T_69;
    .thread T_69;
    .scope S_000001e9905ad220;
T_70 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905aea10, v000001e9905ab3f0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000001111111111 {0 0 0};
    %end;
    .thread T_70;
    .scope S_000001e9905acf00;
T_71 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905abfd0_0, 0, 8;
    %end;
    .thread T_71, $init;
    .scope S_000001e9905acf00;
T_72 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905abf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905abfd0_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v000001e9905aaa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v000001e9905abc10_0;
    %assign/vec4 v000001e9905abfd0_0, 0;
T_72.2 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_000001e9905ad9f0;
T_73 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905abc10_0, 0, 8;
    %end;
    .thread T_73, $init;
    .scope S_000001e9905ad9f0;
T_74 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905ac750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v000001e9905ac430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v000001e9905ac2f0_0;
    %load/vec4 v000001e9905ac6b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905ab3f0, 0, 4;
T_74.2 ;
    %load/vec4 v000001e9905ac6b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e9905ab3f0, 4;
    %assign/vec4 v000001e9905abc10_0, 0;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_000001e9905ae4e0;
T_75 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905b0cf0, v000001e9905afaf0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_75;
    .scope S_000001e9905adb80;
T_76 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905af410_0, 0, 8;
    %end;
    .thread T_76, $init;
    .scope S_000001e9905adb80;
T_77 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b04f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905af410_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v000001e9905af4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v000001e9905b0770_0;
    %assign/vec4 v000001e9905af410_0, 0;
T_77.2 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_000001e9905ae350;
T_78 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905b0770_0, 0, 8;
    %end;
    .thread T_78, $init;
    .scope S_000001e9905ae350;
T_79 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b0450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v000001e9905afc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v000001e9905b03b0_0;
    %load/vec4 v000001e9905aed30_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905afaf0, 0, 4;
T_79.2 ;
    %load/vec4 v000001e9905aed30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e9905afaf0, 4;
    %assign/vec4 v000001e9905b0770_0, 0;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_000001e9905adea0;
T_80 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905aebf0, v000001e9905b0310, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_80;
    .scope S_000001e9905add10;
T_81 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905afa50_0, 0, 8;
    %end;
    .thread T_81, $init;
    .scope S_000001e9905add10;
T_82 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905af370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905afa50_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000001e9905af050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %load/vec4 v000001e9905b0270_0;
    %assign/vec4 v000001e9905afa50_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_000001e9905ad6d0;
T_83 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905b0270_0, 0, 8;
    %end;
    .thread T_83, $init;
    .scope S_000001e9905ad6d0;
T_84 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905af690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %load/vec4 v000001e9905b08b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.2, 8;
    %load/vec4 v000001e9905af0f0_0;
    %load/vec4 v000001e9905b01d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905b0310, 0, 4;
T_84.2 ;
    %load/vec4 v000001e9905b01d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e9905b0310, 4;
    %assign/vec4 v000001e9905b0270_0, 0;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_000001e9905b38d0;
T_85 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905b0e30, v000001e9905aefb0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_85;
    .scope S_000001e9905b3290;
T_86 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905af910_0, 0, 8;
    %end;
    .thread T_86, $init;
    .scope S_000001e9905b3290;
T_87 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905af230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905af910_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000001e9905aee70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000001e9905af190_0;
    %assign/vec4 v000001e9905af910_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_000001e9905b2f70;
T_88 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905af190_0, 0, 8;
    %end;
    .thread T_88, $init;
    .scope S_000001e9905b2f70;
T_89 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v000001e9905b5570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v000001e9905b0130_0;
    %load/vec4 v000001e9905afe10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905aefb0, 0, 4;
T_89.2 ;
    %load/vec4 v000001e9905afe10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e9905aefb0, 4;
    %assign/vec4 v000001e9905af190_0, 0;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_000001e9905b2930;
T_90 ;
    %vpi_call/w 4 35 "$readmemb", P_000001e9905b1100, v000001e9905b0810, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_90;
    .scope S_000001e9905b2610;
T_91 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905af550_0, 0, 8;
    %end;
    .thread T_91, $init;
    .scope S_000001e9905b2610;
T_92 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b0630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001e9905af550_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000001e9905af730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v000001e9905b0b30_0;
    %assign/vec4 v000001e9905af550_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_000001e9905ae670;
T_93 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e9905b0b30_0, 0, 8;
    %end;
    .thread T_93, $init;
    .scope S_000001e9905ae670;
T_94 ;
    %wait E_000001e9904f3c80;
    %load/vec4 v000001e9905b0590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %load/vec4 v000001e9905af7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.2, 8;
    %load/vec4 v000001e9905b0950_0;
    %load/vec4 v000001e9905af5f0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905b0810, 0, 4;
T_94.2 ;
    %load/vec4 v000001e9905af5f0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001e9905b0810, 4;
    %assign/vec4 v000001e9905b0b30_0, 0;
T_94.0 ;
    %jmp T_94;
    .thread T_94;
    .scope S_000001e990545130;
T_95 ;
    %delay 5000, 0;
    %load/vec4 v000001e9905bf6b0_0;
    %nor/r;
    %store/vec4 v000001e9905bf6b0_0, 0, 1;
    %jmp T_95;
    .thread T_95;
    .scope S_000001e990545130;
T_96 ;
    %vpi_call/w 3 294 "$dumpfile", "descriptors.vcd" {0 0 0};
    %vpi_call/w 3 295 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e990545130 {0 0 0};
    %vpi_call/w 3 296 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9905bf6b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9905c0830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9905c0830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9905c0830_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9905bed50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e9905bed50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e9905bed50_0, 0, 1;
T_96.0 ;
    %load/vec4 v000001e9905bf9d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_96.1, 8;
    %load/vec4 v000001e9905c0fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.2, 8;
    %vpi_call/w 3 314 "$display", "Writing  (  %24b )", v000001e9905bf390_0 {0 0 0};
T_96.2 ;
    %delay 10000, 0;
    %jmp T_96.0;
T_96.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 321 "$finish" {0 0 0};
    %end;
    .thread T_96;
    .scope S_000001e9903d68d0;
T_97 ;
Ewait_6 .event/or E_000001e9904f5100, E_0x0;
    %wait Ewait_6;
    %load/vec4 v000001e9905c1190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_97.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_97.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_97.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_97.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_97.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_97.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_97.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_97.7, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001e9905bf890_0, 0, 3;
    %jmp T_97.9;
T_97.9 ;
    %pop/vec4 1;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000001e9903d68d0;
T_98 ;
    %wait E_000001e9904f5400;
    %load/vec4 v000001e9905c0a10_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905c10f0_0, 4, 5;
    %load/vec4 v000001e9905c10f0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001e9905c10f0_0, 4, 5;
    %jmp T_98;
    .thread T_98;
    .scope S_000001e9903d68d0;
T_99 ;
    %wait E_000001e9904f5400;
    %load/vec4 v000001e9905bf7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905bf4d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905bf570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905bfd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905c0a10_0, 0;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v000001e9905c0a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905c0a10_0, 0;
T_99.2 ;
    %load/vec4 v000001e9905bfe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905bfe30_0, 0;
T_99.4 ;
    %load/vec4 v000001e9905c2270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905c2270_0, 0;
T_99.6 ;
    %load/vec4 v000001e9905bfd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e9905bfd90_0, 0;
T_99.8 ;
    %load/vec4 v000001e9905c1190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_99.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_99.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_99.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 32;
    %cmp/u;
    %jmp/1 T_99.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_99.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 32;
    %cmp/u;
    %jmp/1 T_99.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_99.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 32;
    %cmp/u;
    %jmp/1 T_99.17, 6;
    %jmp T_99.18;
T_99.10 ;
    %load/vec4 v000001e9905bfbb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.19, 8;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.21, 8;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.22, 8;
T_99.21 ; End of true expr.
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %jmp/0 T_99.22, 8;
 ; End of false expr.
    %blend;
T_99.22;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905c1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905c0a10_0, 0;
T_99.19 ;
    %jmp T_99.18;
T_99.11 ;
    %load/vec4 v000001e9905c10f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.23, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e9905bf610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e9905c0ab0_0, 0;
    %pushi/vec4 2, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.25, 8;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.26, 8;
T_99.25 ; End of true expr.
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %jmp/0 T_99.26, 8;
 ; End of false expr.
    %blend;
T_99.26;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905c1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905c0a10_0, 0;
T_99.23 ;
    %jmp T_99.18;
T_99.12 ;
    %load/vec4 v000001e9905c10f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.27, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e9905bf610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e9905c0b50_0, 0;
    %pushi/vec4 3, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
T_99.27 ;
    %jmp T_99.18;
T_99.13 ;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905c1230_0, 0;
    %load/vec4 v000001e9905c0b50_0;
    %load/vec4 v000001e9905c0ab0_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001e9905bfc50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905bfe30_0, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.29, 8;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.30, 8;
T_99.29 ; End of true expr.
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %jmp/0 T_99.30, 8;
 ; End of false expr.
    %blend;
T_99.30;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905c1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905c0a10_0, 0;
    %jmp T_99.18;
T_99.14 ;
    %load/vec4 v000001e9905c10f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.31, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e9905bf610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e9905c0ab0_0, 0;
    %pushi/vec4 5, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %cmpi/u 63, 0, 32;
    %flag_mov 8, 5;
    %jmp/0 T_99.33, 8;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %jmp/1 T_99.34, 8;
T_99.33 ; End of true expr.
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %jmp/0 T_99.34, 8;
 ; End of false expr.
    %blend;
T_99.34;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905c1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905c0a10_0, 0;
T_99.31 ;
    %jmp T_99.18;
T_99.15 ;
    %load/vec4 v000001e9905c10f0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_99.35, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001e9905bf610_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001e9905c0b50_0, 0;
    %pushi/vec4 6, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
T_99.35 ;
    %jmp T_99.18;
T_99.16 ;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905c21d0_0, 0;
    %load/vec4 v000001e9905c0b50_0;
    %load/vec4 v000001e9905c0ab0_0;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr/s 4;
    %pad/s 8;
    %assign/vec4 v000001e9905bfed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905c2270_0, 0;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.37, 4;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %cmpi/e 63, 0, 32;
    %jmp/0xz  T_99.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905bf4d0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905bf570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905bfd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
    %jmp T_99.40;
T_99.39 ;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001e9905bf4d0_0, 0;
    %load/vec4 v000001e9905bf570_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e9905bf570_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
T_99.40 ;
    %jmp T_99.38;
T_99.37 ;
    %load/vec4 v000001e9905bf4d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001e9905bf4d0_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
T_99.38 ;
    %jmp T_99.18;
T_99.17 ;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v000001e9905c1190_0, 0;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_99.41, 8;
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/1 T_99.42, 8;
T_99.41 ; End of true expr.
    %load/vec4 v000001e9905bf4d0_0;
    %pad/u 32;
    %jmp/0 T_99.42, 8;
 ; End of false expr.
    %blend;
T_99.42;
    %load/vec4 v000001e9905bf570_0;
    %pad/u 32;
    %muli 64, 0, 32;
    %add;
    %pad/u 12;
    %assign/vec4 v000001e9905c1050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e9905c0a10_0, 0;
    %jmp T_99.18;
T_99.18 ;
    %pop/vec4 1;
T_99.1 ;
    %jmp T_99;
    .thread T_99;
    .scope S_000001e9905b2480;
T_100 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e9905c1b90_0, 0, 32;
T_100.0 ;
    %load/vec4 v000001e9905c1b90_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_100.1, 5;
    %pushi/vec4 0, 0, 18;
    %ix/getv/s 4, v000001e9905c1b90_0;
    %store/vec4a v000001e9905c26d0, 4, 0;
    %load/vec4 v000001e9905c1b90_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e9905c1b90_0, 0, 32;
    %jmp T_100.0;
T_100.1 ;
    %end;
    .thread T_100;
    .scope S_000001e9905b27a0;
T_101 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001e9905c2590_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001e9905c2310_0, 0, 18;
    %end;
    .thread T_101, $init;
    .scope S_000001e9905b27a0;
T_102 ;
    %wait E_000001e9904f5200;
    %load/vec4 v000001e9905c1410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001e9905c2590_0, 0;
    %jmp T_102.1;
T_102.0 ;
    %load/vec4 v000001e9905c12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.2, 8;
    %load/vec4 v000001e9905c28b0_0;
    %assign/vec4 v000001e9905c2590_0, 0;
T_102.2 ;
T_102.1 ;
    %jmp T_102;
    .thread T_102;
    .scope S_000001e9905b27a0;
T_103 ;
    %wait E_000001e9904f5240;
    %load/vec4 v000001e9905c15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %pushi/vec4 0, 0, 18;
    %assign/vec4 v000001e9905c2310_0, 0;
    %jmp T_103.1;
T_103.0 ;
    %load/vec4 v000001e9905c1370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.2, 8;
    %load/vec4 v000001e9905c1af0_0;
    %assign/vec4 v000001e9905c2310_0, 0;
T_103.2 ;
T_103.1 ;
    %jmp T_103;
    .thread T_103;
    .scope S_000001e9903d6a60;
T_104 ;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001e9905c28b0_0, 0, 18;
    %pushi/vec4 0, 0, 18;
    %store/vec4 v000001e9905c1af0_0, 0, 18;
    %end;
    .thread T_104, $init;
    .scope S_000001e9903d6a60;
T_105 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e9905c1f50_0, 0, 32;
T_105.0 ;
    %load/vec4 v000001e9905c1f50_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_105.1, 5;
    %vpi_call/w 9 62 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001e9905c26d0, v000001e9905c1f50_0 > {0 0 0};
    %load/vec4 v000001e9905c1f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e9905c1f50_0, 0, 32;
    %jmp T_105.0;
T_105.1 ;
    %end;
    .thread T_105;
    .scope S_000001e9903d6a60;
T_106 ;
    %wait E_000001e9904f5200;
    %load/vec4 v000001e9905c1870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %load/vec4 v000001e9905c1d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %load/vec4 v000001e9905c2950_0;
    %load/vec4 v000001e9905c23b0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905c26d0, 0, 4;
T_106.2 ;
    %load/vec4 v000001e9905c23b0_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e9905c26d0, 4;
    %assign/vec4 v000001e9905c28b0_0, 0;
T_106.0 ;
    %jmp T_106;
    .thread T_106;
    .scope S_000001e9903d6a60;
T_107 ;
    %wait E_000001e9904f5240;
    %load/vec4 v000001e9905c2810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %load/vec4 v000001e9905c1690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v000001e9905c1550_0;
    %load/vec4 v000001e9905c2630_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e9905c26d0, 0, 4;
T_107.2 ;
    %load/vec4 v000001e9905c2630_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e9905c26d0, 4;
    %assign/vec4 v000001e9905c1af0_0, 0;
T_107.0 ;
    %jmp T_107;
    .thread T_107;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "sim\descriptors_tb.sv";
    "hdt\xilinx_single_port_ram_read_first_bram_tester.v";
    "hdl\generate_descriptors.sv";
    "hdl\histogram.sv";
    "hdl\gradient_orientation.sv";
    "hdl\gradient.sv";
    "hdl\xilinx_true_dual_port_read_first_2_clock_ram.v";
