<profile>

<section name = "Vitis HLS Report for 'image_processing'" level="0">
<item name = "Date">Sat Nov  8 10:48:50 2025
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">assignment</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.056 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2502, 2502, 25.020 us, 25.020 us, 2503, 2503, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_16_1">2500, 2500, 2, 1, 1, 2500, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 74, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 196, 180, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 27, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AXI_CPU_s_axi_U">AXI_CPU_s_axi, 4, 0, 196, 180, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln16_fu_112_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln21_fu_146_p2">+, 0, 0, 15, 8, 6</column>
<column name="temp_fu_132_p2">+, 0, 0, 16, 9, 6</column>
<column name="ap_condition_123">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln16_fu_106_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="out_img_d0">select, 0, 0, 8, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 12, 24</column>
<column name="i_fu_68">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_cast_reg_171">12, 0, 64, 52</column>
<column name="i_fu_68">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_AXI_CPU_AWVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_AWREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_AWADDR">in, 14, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WDATA">in, 32, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_WSTRB">in, 4, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARVALID">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARREADY">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_ARADDR">in, 14, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RVALID">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RREADY">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RDATA">out, 32, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_RRESP">out, 2, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BVALID">out, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BREADY">in, 1, s_axi, AXI_CPU, array</column>
<column name="s_axi_AXI_CPU_BRESP">out, 2, s_axi, AXI_CPU, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, image_processing, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, image_processing, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, image_processing, return value</column>
</table>
</item>
</section>
</profile>
