verilog xil_defaultlib --include "F:/Xilinx/Vivado/2022.1/data/xilinx_vip/include" --include "../../../../DDR_TEST.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../DDR_TEST.gen/sources_1/bd/design_1/ipshared/5765/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
