# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-sv --trace -CFLAGS -DMEM_DEPTH=1048576 -DMEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test1.x_ -DVCD -DVCD_FILE=test1.vcd --cc /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/constants.svh /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/memory.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/fetch.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/branch_control.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/decode.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/igen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/register_file.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/writeback.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/execute.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/pd5.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/clockgen.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/design_wrapper.sv /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.sv --exe /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.cpp -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code -I/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests -top-module top --Mdir /Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd +define+MEM_PATH=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test1.x_ +define+TEST_VECTOR=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test_vector.x_ +define+MEM_DEPTH=1048576 +define+GEN_TRACE=0 +define+TRACE_FILE=_test1.trace_ +define+LINE_COUNT=154 +define+PATTERN_FILE=_/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/data/test1.pattern_ +define+PATTERN_LINE_COUNT=2389 +define+PATTERN_DUMP_FILE=_test1.dump_ +define+PATTERN_DUMP=0 +define+PATTERN_CHECK=1 +define+VCD_FILE=_test1.vcd_ +define+TIMEOUT=50000"
S      1847 211500779  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/branch_control.sv"
S      2282 211500780  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/constants.svh"
S      9051 211500781  1763845139           0  1763845139           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/control.sv"
S      2492 211500782  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/decode.sv"
S      4805 211500783  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/execute.sv"
S       906 211500784  1763879311           0  1763879311           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/fetch.sv"
S      2224 211500785  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/igen.sv"
S      8943 211500786  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/memory.sv"
S      8287 211500787  1763879302           0  1763879302           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/pd5.sv"
S      2101 211500788  1763833413           0  1763833413           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/register_file.sv"
S      1535 211500789  1763875640           0  1763875640           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/code/writeback.sv"
S       332 205749466  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/design_wrapper.sv"
S      1283 211481479  1763848801           0  1763848801           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/design/probes.svh"
T      4948 211543335  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.cpp"
T      3576 211543334  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.h"
T      2209 211543348  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop.mk"
T      1219 211543333  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__ConstPool_0.cpp"
T       913 211543332  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.cpp"
T       688 211543331  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi.h"
T       633 211543336  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Dpi_Export__0.cpp"
T      1294 211543329  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.cpp"
T      1308 211543330  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Syms.h"
T       290 211544778  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__TraceDecls__0__Slow.cpp"
T     24549 211544779  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Trace__0.cpp"
T     64068 211544777  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__Trace__0__Slow.cpp"
T      8599 211543338  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root.h"
T      1713 211543343  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0.cpp"
T       845 211543341  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp"
T    119495 211543344  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0.cpp"
T     75819 211543342  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__DepSet_h6944321b__0__Slow.cpp"
T       620 211543340  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024root__Slow.cpp"
T       627 211543339  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit.h"
T       467 211543346  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__DepSet_h1e8fffb9__0__Slow.cpp"
T       620 211543345  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop___024unit__Slow.cpp"
T       773 211543337  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__pch.h"
T      4942 211544402  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__ver.d"
T         0        0  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop__verFiles.dat"
T      1974 211543347  1763879331           0  1763879331           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/sim/verilator/test_pd/Vtop_classes.mk"
S       893 205749487  1760150739           0  1760150739           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/clockgen.sv"
S      1158 211481484  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/fields.h"
S      1199 211481485  1763876562           0  1763876562           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/pattern_check.h"
S      2280 211481486  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/pattern_dump.h"
S      6663 211481487  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/tasks.h"
S      1328 211481488  1763831430           0  1763831430           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/test_pd.sv"
S      1473 208901548  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/trace_dump.h"
S      1317 208901549  1762500671           0  1762500671           0 "/Users/padl/Documents/Code/EECS4201/EECS-4201-project/project/pd5/verif/tests/tracegen.v"
S  10869344 203033992  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/bin/verilator_bin"
S      6525 203034111  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std.sv"
S      2787 203034112  1758844571           0  1752030146           0 "/usr/local/Cellar/verilator/5.038/share/verilator/include/verilated_std_waiver.vlt"
