Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 18 17:46:30 2022
| Host         : GIANCARLOAC78F9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Adder_4bit_timing_summary_routed.rpt -pb Adder_4bit_timing_summary_routed.pb -rpx Adder_4bit_timing_summary_routed.rpx -warn_on_violation
| Design       : Adder_4bit
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.192ns  (logic 5.224ns (34.386%)  route 9.968ns (65.614%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.071     5.526    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.650 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.747     6.397    C2
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.521 r  Cout_OBUF_inst_i_1/O
                         net (fo=2, routed)           5.149    11.670    overflow_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.192 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    15.192    overflow
    L1                                                                r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.316ns  (logic 5.356ns (40.224%)  route 7.960ns (59.776%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.071     5.526    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.650 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.667     6.317    C2
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     6.441 r  S_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.644     7.085    q
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.209 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.577     9.786    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    13.316 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.316    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.341ns  (logic 5.331ns (43.201%)  route 7.009ns (56.799%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.071     5.526    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.650 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.667     6.317    C2
    SLICE_X1Y11          LUT6 (Prop_lut6_I2_O)        0.124     6.441 r  S_OBUF[1]_inst_i_2/O
                         net (fo=2, routed)           0.358     6.799    q
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     6.923 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.913     8.836    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.341 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.341    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.066ns  (logic 5.217ns (43.237%)  route 6.849ns (56.763%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.071     5.526    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.650 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.747     6.397    C2
    SLICE_X1Y11          LUT5 (Prop_lut5_I2_O)        0.124     6.521 r  Cout_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.030     8.552    overflow_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.066 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    12.066    Cout
    U15                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.046ns  (logic 5.212ns (43.263%)  route 6.835ns (56.737%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.071     5.526    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.650 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.752     6.402    C2
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     6.526 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.011     8.537    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.046 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.046    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.857ns  (logic 5.203ns (43.884%)  route 6.654ns (56.116%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           4.071     5.526    Cin_IBUF
    SLICE_X0Y11          LUT5 (Prop_lut5_I2_O)        0.124     5.650 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.666     6.316    C2
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.124     6.440 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.917     8.356    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.857 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.857    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.479ns (63.916%)  route 0.835ns (36.084%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=4, routed)           0.404     0.636    A_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.045     0.681 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.431     1.112    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.314 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.314    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.399ns  (logic 1.472ns (61.360%)  route 0.927ns (38.640%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.489     0.710    A_IBUF[0]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.755 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.193    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.399 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.399    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.430ns  (logic 1.473ns (60.623%)  route 0.957ns (39.377%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.481     0.699    B_IBUF[2]
    SLICE_X1Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.744 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.220    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.430 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.430    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.453ns  (logic 1.478ns (60.280%)  route 0.974ns (39.720%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.481     0.699    B_IBUF[2]
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.744 r  Cout_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.493     1.237    overflow_OBUF
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.453 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.453    Cout
    U15                                                               r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.554ns  (logic 1.497ns (58.596%)  route 1.057ns (41.404%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=3, routed)           0.360     0.581    A_IBUF[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I3_O)        0.045     0.626 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.697     1.323    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.554 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.554    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.907ns  (logic 1.485ns (38.013%)  route 2.422ns (61.987%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  B_IBUF[2]_inst/O
                         net (fo=4, routed)           0.481     0.699    B_IBUF[2]
    SLICE_X1Y11          LUT5 (Prop_lut5_I3_O)        0.045     0.744 r  Cout_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.941     2.685    overflow_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     3.907 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    overflow
    L1                                                                r  overflow (OUT)
  -------------------------------------------------------------------    -------------------





