

================================================================
== Synthesis Summary Report of 'convolve'
================================================================
+ General Information: 
    * Date:           Wed Nov  6 15:52:54 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Sobel_Edge_Detector_PL
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |         |            |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+
    |+ convolve                                            |     -|  0.00|      117|  1.170e+03|         -|      118|     -|        no|  4 (~0%)|  3 (~0%)|  2344 (~0%)|  2614 (~0%)|    -|
    | + convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2  |     -|  0.00|       98|    980.000|         -|       98|     -|        no|        -|  3 (~0%)|   737 (~0%)|  1251 (~0%)|    -|
    |  o VITIS_LOOP_18_1_VITIS_LOOP_21_2                   |    II|  7.30|       96|    960.000|        25|        9|     9|       yes|        -|        -|           -|           -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | x_1        | 0x10   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | x_2        | 0x14   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | kernel_1   | 0x1c   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control_r | kernel_2   | 0x20   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control_r | output_r_1 | 0x28   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control_r | output_r_2 | 0x2c   | 32    | W      | Data signal of output_r          |                                                                      |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | inout     | int*     |
| kernel   | inout     | int*     |
| output   | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                            |
+----------+-----------------+-----------+----------+------------------------------------+
| x        | m_axi_gmem      | interface |          |                                    |
| x        | s_axi_control_r | register  | offset   | name=x_1 offset=0x10 range=32      |
| x        | s_axi_control_r | register  | offset   | name=x_2 offset=0x14 range=32      |
| kernel   | m_axi_gmem      | interface |          |                                    |
| kernel   | s_axi_control_r | register  | offset   | name=kernel_1 offset=0x1c range=32 |
| kernel   | s_axi_control_r | register  | offset   | name=kernel_2 offset=0x20 range=32 |
| output   | m_axi_gmem      | interface |          |                                    |
| output   | s_axi_control_r | interface | offset   |                                    |
+----------+-----------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+-----------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location         |
+--------------+-----------+--------+-------+-----------------+-----------------------+
| m_axi_gmem   | read      | 9      | 32    |                 |                       |
| m_axi_gmem   | write     | 3      | 32    | VITIS_LOOP_21_2 | convolution.cpp:21:19 |
| m_axi_gmem   | read      | 3      | 32    |                 |                       |
+--------------+-----------+--------+-------+-----------------+-----------------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location       | Direction | Burst Status | Length | Loop            | Loop Location         | Resolution | Problem                                                                                               |
+--------------+----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | x        | convolution.cpp:31:10 | read      | Widen Fail   |        |                 |                       | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | x        | convolution.cpp:31:10 | read      | Inferred     | 3      | VITIS_LOOP_21_2 | convolution.cpp:21:19 |            |                                                                                                       |
| m_axi_gmem   | output   | convolution.cpp:36:26 | write     | Widen Fail   |        | VITIS_LOOP_21_2 | convolution.cpp:21:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | convolution.cpp:36:26 | write     | Fail         |        | VITIS_LOOP_18_1 | convolution.cpp:18:22 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | output   | convolution.cpp:36:26 | write     | Inferred     | 3      | VITIS_LOOP_21_2 | convolution.cpp:21:19 |            |                                                                                                       |
+--------------+----------+-----------------------+-----------+--------------+--------+-----------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+------------------------+-----+--------+---------+
| Name                                                 | DSP | Pragma | Variable               | Op  | Impl   | Latency |
+------------------------------------------------------+-----+--------+------------------------+-----+--------+---------+
| + convolve                                           | 3   |        |                        |     |        |         |
|  + convolve_Pipeline_VITIS_LOOP_18_1_VITIS_LOOP_21_2 | 3   |        |                        |     |        |         |
|    add_ln18_1_fu_319_p2                              |     |        | add_ln18_1             | add | fabric | 0       |
|    indvars_iv_next26_dup3_fu_365_p2                  |     |        | indvars_iv_next26_dup3 | add | fabric | 0       |
|    tmp_fu_397_p2                                     |     |        | tmp                    | add | fabric | 0       |
|    empty_22_fu_407_p2                                |     |        | empty_22               | add | fabric | 0       |
|    add_ln31_1_fu_473_p2                              |     |        | add_ln31_1             | add | fabric | 0       |
|    add_ln31_3_fu_489_p2                              |     |        | add_ln31_3             | add | fabric | 0       |
|    add_ln31_4_fu_495_p2                              |     |        | add_ln31_4             | add | fabric | 0       |
|    add_ln31_5_fu_501_p2                              |     |        | add_ln31_5             | add | fabric | 0       |
|    add_ln31_6_fu_527_p2                              |     |        | add_ln31_6             | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33               | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_1             | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_2             | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_3             | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_4             | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_5             | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_6             | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_7             | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U1                             | 3   |        | mul_ln33_8             | mul | auto   | 0       |
|    add_ln33_fu_629_p2                                |     |        | add_ln33               | add | fabric | 0       |
|    add_ln33_1_fu_635_p2                              |     |        | add_ln33_1             | add | fabric | 0       |
|    add_ln21_fu_581_p2                                |     |        | add_ln21               | add | fabric | 0       |
|    add_ln18_fu_593_p2                                |     |        | add_ln18               | add | fabric | 0       |
+------------------------------------------------------+-----+--------+------------------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + convolve          |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface | m_axi     | 4    |      |        |          |      |         |                  |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+--------------------------------------------+----------------------------------------+
| Type           | Options                                    | Location                               |
+----------------+--------------------------------------------+----------------------------------------+
| interface      | m_axi port=x offset=slave bundle=gmem      | convolution.cpp:9 in convolve, x       |
| interface      | m_axi port=kernel offset=slave bundle=gmem | convolution.cpp:10 in convolve, kernel |
| interface      | m_axi port=output offset=slave bundle=gmem | convolution.cpp:11 in convolve, output |
| interface      | s_axilite port=return bundle=control       | convolution.cpp:12 in convolve, return |
| loop_tripcount | min=1 max=5 -2                             | convolution.cpp:20 in convolve         |
| pipeline       | II=1                                       | convolution.cpp:23 in convolve         |
| unroll         |                                            | convolution.cpp:27 in convolve         |
| unroll         |                                            | convolution.cpp:30 in convolve         |
+----------------+--------------------------------------------+----------------------------------------+


