Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  2 09:41:06 2021
| Host         : DESKTOP-V2RD6D4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+---------------------------+-------------------------------------------+------------------+----------------+--------------+
|                  Clock Signal                  |       Enable Signal       |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------+---------------------------+-------------------------------------------+------------------+----------------+--------------+
|  keypad_to_num/FSM_sequential_s_state_reg[1]_0 |                           |                                           |                1 |              1 |         1.00 |
|  locker_logic/s_num1_corr_reg_i_2_n_0          |                           |                                           |                1 |              1 |         1.00 |
|  locker_logic/s_password_reset_reg_i_1_n_0     |                           | locker_logic/s_password_reset_reg_i_2_n_0 |                1 |              1 |         1.00 |
|  locker_logic/s_num3_corr_reg_i_1_n_0          |                           |                                           |                1 |              1 |         1.00 |
|  keypad_to_num/FSM_sequential_s_state_reg[0]_0 |                           |                                           |                1 |              2 |         2.00 |
|  locker_logic/s_stateNUM_reg[2]_i_2_n_0        |                           |                                           |                1 |              3 |         3.00 |
|  locker_logic/data2_o_reg[3]_i_2_n_0           |                           |                                           |                1 |              4 |         4.00 |
|  locker_logic/s_num1_displ_reg[3]_i_2_n_0      |                           |                                           |                1 |              4 |         4.00 |
|  locker_logic/s_num4_displ_reg[3]_i_2_n_0      |                           |                                           |                1 |              4 |         4.00 |
|  locker_logic/s_num3_displ_reg[3]_i_1_n_0      |                           |                                           |                1 |              4 |         4.00 |
|  locker_logic/data3_o_reg[3]_i_2_n_0           |                           |                                           |                1 |              4 |         4.00 |
|  locker_logic/s_num2_displ_reg[3]_i_2_n_0      |                           |                                           |                1 |              4 |         4.00 |
|  locker_logic/data1_o_reg[3]_i_2_n_0           |                           |                                           |                1 |              4 |         4.00 |
|  locker_logic/data0_o_reg[3]_i_2_n_0           |                           |                                           |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG                           | driver_seg_4/clk_en0/s_en | SW_IBUF                                   |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG                           |                           |                                           |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG                           | driver_seg_4/clk_en0/s_en | relay_to_door/s_cnt[4]_i_1_n_0            |                2 |              5 |         2.50 |
+------------------------------------------------+---------------------------+-------------------------------------------+------------------+----------------+--------------+


