BASE_ADDR(0x300100)

DEF_VAR_INT(cfd_peaktime, 1, 0, 0, 0x9, 0)
DEF_VAR_INT(cfd_shift_right, 1, 0, 0x10, 0x13, 0)
DEF_VAR_INT(bl_shift_right, 1, 0, 0x18, 0x1b, 0)
NEXT_REG

DEF_VAR_INT(cfd_gaptime, 1, 0, 0, 0x9, 0)
DEF_VAR_INT(cfd_gatesize, 1, 0, 0x10, 0x1f, 0)
NEXT_REG

DEF_VAR_INT(bl_window_size, 1, 0, 0, 0x9, 0)
DEF_VAR_INT(bl_exclude_gatesize, 1, 0, 0x10, 0x1f, 0)
NEXT_REG

DEF_VAR_INT(mau_peaktime, 1, 0, 0, 0x9, 0)
DEF_VAR_INT(mau_shift_right, 1, 0, 0x10, 0x13, 0)
DEF_VAR_INT(mwd_shift_right, 1, 0, 0x18, 0x1b, 0)
NEXT_REG

DEF_VAR_INT(mwd_window_size, 1, 0, 0, 0x9, 0)
DEF_VAR_INT(energy_peaktime, 1, 0, 0x10, 0x19, 0)
NEXT_REG

DEF_VAR_INT(mwd_tau, 1, 0, 0x0, 0x11, 0)
DEF_VAR_INT(energy_shift_right, 1, 0, 0x18, 0x1b, 0)
NEXT_REG

DEF_VAR_INT(qpid_t1, 1, 0, 0x0, 0x9, 0)
DEF_VAR_INT(qpid_t2, 1, 0, 0x10, 0x19, 0)
NEXT_REG

DEF_VAR_INT(qpid_t3, 1, 0, 0x0, 0x9, 0)
DEF_VAR_INT(qpid_t4, 1, 0, 0x10, 0x19, 0)
NEXT_REG

DEF_VAR(qpid_b_over_d, conf_type_macro_qpid, 1, c_addr, 0, 0x0, 0x16, 0, 0)
DEF_VAR_INT(qpid_nf_shift_right, 1, 0, 0x18, 0x1b, 0)
NEXT_REG

DEF_VAR(qpid_c_over_a, conf_type_macro_qpid, 1, c_addr, 0, 0x0, 0x16, 0, 0)
DEF_VAR_INT(qpid_ns_shift_right, 1, 0, 0x18, 0x1b, 0)
NEXT_REG

DEF_VAR(qpid_inv_a_minus_bc_over_d, conf_type_macro_qpid, 1, c_addr, 0, 0x0, 0x16, 0, 0)
DEF_VAR_INT(qpid_peaktime, 1, 0, 0x18, 0x1b, 0)
NEXT_REG

DEF_VAR(qpid_inv_d_minus_bc_over_a, conf_type_macro_qpid, 1, c_addr, 0, 0x0, 0x16, 0, 0)
DEF_VAR_INT(num_events_readout, 1, 0, 0x18, 0x1f, 0)
NEXT_REG

DEF_VAR_INT(trace_length, 1, 0, 0x00, 0x0f, 0)
DEF_VAR_INT(logic_gate_size, 1, 0, 0x10, 0x1f, 0)
NEXT_REG

DEF_VAR_INT_SIGNED(tot_threshold, 1, 0, 0x00, 0x11, 0)
DEF_VAR_BOOL(tot_enabled, 1, 0, 0x18, 0)
DEF_VAR_BOOL(use_fixed_bl, 1, 0, 0x19, 0)
DEF_VAR_BOOL(energy_bias_correct, 1, 0, 0x1a, 0)
NEXT_REG

DEF_VAR_INT_SIGNED(fixed_bl_val, 1, 0, 0x00, 0x11, 0)

//BASE_ADDR(0x300138)
//DEF_VAR_INT(select_adc, 0, 0, 0x0, 0x3, 4)

BASE_ADDR(0x300140)
DEF_VAR_BOOL(opmode_run, 0, 4, 0, 0)
DEF_VAR_BOOL(opmode_dbg, 0, 4, 1, 0)
DEF_VAR_BOOL(opmode_invert, 0, 4, 2, 0)

DEF_VAR_BOOL(proton_trigger_enable, 0, 4, 3, 0)
DEF_VAR_BOOL(proton_trigger_walk_correction, 0, 4, 4, 0)

DEF_VAR_BOOL(trigger_feedback_busy, 0, 4, 5, 0)
DEF_VAR_BOOL(trigger_enable_validation, 0, 4, 6, 0)
DEF_VAR_BOOL(trigger_enable_walk_correction, 0, 4, 7, 0)

DEF_VAR_INT(tracemode, 0, 4, 8, 0xf, 0)

DEF_VAR_INT(cfd_hysteresis_threshold, 0, 4, 0x10, 0x1b, 0)

BASE_ADDR(0x300180)
DEF_VAR_INT(cfd_threshold_high, 0, 4, 0, 0xb, 0)
DEF_VAR_INT(cfd_delay, 0, 4, 0x10, 0x19, 0)

BASE_ADDR(0x3001c0)
DEF_VAR_INT(trigger_timing_delay, 0, 4, 0, 7, 0)
DEF_VAR_INT(trigger_validation_gate_length, 0, 4, 8, 15, 0)
DEF_VAR_INT(trigger_validation_delay, 0, 4, 16, 23, 0)
DEF_VAR_INT(proton_trigger_gate_length, 0, 4, 0x18, 0x1f, 0)

BASE_ADDR(0x300200)
DEF_VAR_MASK(iomatrix_gpt1, 1, 0, 0, 15, 0)
DEF_VAR_MASK(iomatrix_gpt2, 1, 0, 16, 31, 0)

NEXT_REG
DEF_VAR_MASK(iomatrix_gpt3, 1, 0, 0, 15, 0)
DEF_VAR_MASK(iomatrix_gpt4, 1, 0, 16, 31, 0)

NEXT_REG
DEF_VAR_MASK(iomatrix_t1, 1, 0, 0, 15, 0)
DEF_VAR_MASK(iomatrix_t3, 1, 0, 16, 31, 0)

NEXT_REG
DEF_VAR_MASK(iomatrix_rorq, 1, 0, 0, 15, 0)
DEF_VAR_MASK(iomatrix_busy, 1, 0, 16, 31, 0)

BASE_ADDR(0x300240)
DEF_VAR_INT(cfd_threshold_low, 0, 4, 0, 0xb, 0)
DEF_VAR_INT(proton_trigger_threshold, 0, 4, 0x10, 0x1b, 0)

BASE_ADDR(0x300280)
DEF_VAR_MASK(trigger_timing_src, 0, 4, 0x00, 0x09, 0)
DEF_VAR_MASK(trigger_validation_src, 0, 4, 0x10, 0x19, 0)

BASE_ADDR(0x3002C0)
DEF_VAR_MASK(trigger_timing_dst, 0, 4, 0x00, 0x06, 0)
DEF_VAR_MASK(trigger_gamma_dst, 0, 4, 0x08, 0x0E, 0)
DEF_VAR_MASK(trigger_proton_dst, 0, 4, 0x10, 0x16, 0)
DEF_VAR_INT(proton_trigger_timing_delay, 0, 4, 0x18, 0x1F, 0)

// Virtual registers

BASE_ADDR(0xf00000)
DEF_VAR_INT(dac_baseline, 0, 4, 0, 13, 0)

BASE_ADDR(0xf01000)
DEF_VAR_INT(qpid_delay, 1, 0, 0, 9, 0)
NEXT_REG

DEF_VAR_INT(qpid_tau_f, 1, 0, 0, 15, 0)
DEF_VAR_INT(qpid_tau_s, 1, 0, 16, 32, 0)

