Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : divider_8bit_mini
Version: T-2022.03-SP2
Date   : Mon May 12 15:08:26 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              30.00
  Critical Path Length:          1.25
  Critical Path Slack:          -1.15
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -11.03
  No. of Violating Paths:       16.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                531
  Buf/Inv Cell Count:             145
  Buf Cell Count:                  27
  Inv Cell Count:                 118
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       531
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      513.380000
  Noncombinational Area:     0.000000
  Buf/Inv Area:             88.578000
  Total Buffer Area:            24.74
  Total Inverter Area:          63.84
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               513.380000
  Design Area:             513.380000


  Design Rules
  -----------------------------------
  Total Number of Nets:           543
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.24
  Logic Optimization:                 17.57
  Mapping Optimization:                3.34
  -----------------------------------------
  Overall Compile Time:               21.61
  Overall Compile Wall Clock Time:    21.90

  --------------------------------------------------------------------

  Design  WNS: 1.15  TNS: 11.03  Number of Violating Paths: 16


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
