{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 19 12:16:04 2016 " "Info: Processing started: Sat Mar 19 12:16:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info (12023): Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 4 4 " "Info (12021): Found 4 design units, including 4 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 upcount " "Info (12023): Found entity 1: upcount" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Info (12023): Found entity 2: dec3to8" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 regn " "Info (12023): Found entity 3: regn" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 ALU " "Info (12023): Found entity 4: ALU" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proc.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 proc " "Info (12023): Found entity 1: proc" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Q processor.v(14) " "Warning (10236): Verilog HDL Implicit Net warning at processor.v(14): created implicit net for \"Q\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "processor.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at processor.v(14): instance has no name" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info (12127): Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[16\] processor.v(5) " "Warning (10034): Output port \"LEDR\[16\]\" at processor.v(5) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..2\] processor.v(4) " "Warning (10034): Output port \"LEDG\[8..2\]\" at processor.v(4) has no driver" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:comb_3 " "Info (12128): Elaborating entity \"proc\" for hierarchy \"proc:comb_3\"" {  } { { "processor.v" "comb_3" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Run proc.v(50) " "Warning (10235): Verilog HDL Always Construct warning at proc.v(50): variable \"Run\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 50 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IRin proc.v(44) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"IRin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusSel proc.v(44) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"BusSel\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rin proc.v(44) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"Rin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAin proc.v(44) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"RAin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGin proc.v(44) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"RGin\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AddSub proc.v(44) " "Warning (10240): Verilog HDL Always Construct warning at proc.v(44): inferring latch(es) for variable \"AddSub\", which holds its previous value in one or more paths through the always construct" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "proc.v(187) " "Info (10264): Verilog HDL Case Statement information at proc.v(187): all case item expressions in this case statement are onehot" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 187 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddSub proc.v(44) " "Info (10041): Inferred latch for \"AddSub\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGin proc.v(44) " "Info (10041): Inferred latch for \"RGin\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAin proc.v(44) " "Info (10041): Inferred latch for \"RAin\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[0\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[0\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[1\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[1\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[2\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[2\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[3\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[3\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[4\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[4\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[5\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[5\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[6\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[6\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rin\[7\] proc.v(44) " "Info (10041): Inferred latch for \"Rin\[7\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[0\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[0\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[1\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[1\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[2\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[2\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[3\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[3\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[4\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[4\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[5\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[5\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[6\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[6\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[7\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[7\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[8\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[8\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusSel\[9\] proc.v(44) " "Info (10041): Inferred latch for \"BusSel\[9\]\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IRin proc.v(44) " "Info (10041): Inferred latch for \"IRin\" at proc.v(44)" {  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upcount proc:comb_3\|upcount:Tstep " "Info (12128): Elaborating entity \"upcount\" for hierarchy \"proc:comb_3\|upcount:Tstep\"" {  } { { "proc.v" "Tstep" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 proc:comb_3\|dec3to8:decX " "Info (12128): Elaborating entity \"dec3to8\" for hierarchy \"proc:comb_3\|dec3to8:decX\"" {  } { { "proc.v" "decX" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:comb_3\|regn:reg_0 " "Info (12128): Elaborating entity \"regn\" for hierarchy \"proc:comb_3\|regn:reg_0\"" {  } { { "proc.v" "reg_0" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn proc:comb_3\|regn:reg_IR " "Info (12128): Elaborating entity \"regn\" for hierarchy \"proc:comb_3\|regn:reg_IR\"" {  } { { "proc.v" "reg_IR" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc:comb_3\|ALU:alu " "Info (12128): Elaborating entity \"ALU\" for hierarchy \"proc:comb_3\|ALU:alu\"" {  } { { "proc.v" "alu" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[0\] " "Warning (13012): Latch proc:comb_3\|BusSel\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|regn:reg_IR\|Q\[7\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|regn:reg_IR\|Q\[7\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[1\] " "Warning (13012): Latch proc:comb_3\|BusSel\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[2\] " "Warning (13012): Latch proc:comb_3\|BusSel\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[3\] " "Warning (13012): Latch proc:comb_3\|BusSel\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[4\] " "Warning (13012): Latch proc:comb_3\|BusSel\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[5\] " "Warning (13012): Latch proc:comb_3\|BusSel\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[6\] " "Warning (13012): Latch proc:comb_3\|BusSel\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[7\] " "Warning (13012): Latch proc:comb_3\|BusSel\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[8\] " "Warning (13012): Latch proc:comb_3\|BusSel\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|BusSel\[9\] " "Warning (13012): Latch proc:comb_3\|BusSel\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|AddSub " "Warning (13012): Latch proc:comb_3\|AddSub has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|regn:reg_IR\|Q\[7\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|regn:reg_IR\|Q\[7\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|RGin " "Warning (13012): Latch proc:comb_3\|RGin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[0\] " "Warning (13012): Latch proc:comb_3\|Rin\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[1\] " "Warning (13012): Latch proc:comb_3\|Rin\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[2\] " "Warning (13012): Latch proc:comb_3\|Rin\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[3\] " "Warning (13012): Latch proc:comb_3\|Rin\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[4\] " "Warning (13012): Latch proc:comb_3\|Rin\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[5\] " "Warning (13012): Latch proc:comb_3\|Rin\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[6\] " "Warning (13012): Latch proc:comb_3\|Rin\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|Rin\[7\] " "Warning (13012): Latch proc:comb_3\|Rin\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 44 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|IRin " "Warning (13012): Latch proc:comb_3\|IRin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|upcount:Tstep\|Q\[0\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|upcount:Tstep\|Q\[0\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:comb_3\|RAin " "Warning (13012): Latch proc:comb_3\|RAin has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:comb_3\|regn:reg_IR\|Q\[7\] " "Warning (13013): Ports D and ENA on the latch are fed by the same signal proc:comb_3\|regn:reg_IR\|Q\[7\]" {  } { { "datapath.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/datapath.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "proc.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/proc.v" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning (21074): Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "processor.v" "" { Text "C:/Users/Tommy/workspaces/Quartus II/lab6/part1/processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "429 " "Info (21057): Implemented 429 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Info (21058): Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info (21059): Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Info (21061): Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "322 " "Info: Peak virtual memory: 322 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 19 12:16:06 2016 " "Info: Processing ended: Sat Mar 19 12:16:06 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
