Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 946656681cd54a5c979a59f7e34d0b44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_8 -L zynq_ultra_ps_e_vip_v1_0_8 -L fifo_generator_v13_2_5 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L generic_baseblocks_v2_1_0 -L axi_data_fifo_v2_1_21 -L axi_register_slice_v2_1_22 -L axi_protocol_converter_v2_1_22 -L axi_clock_converter_v2_1_21 -L blk_mem_gen_v8_4_4 -L axi_dwidth_converter_v2_1_22 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TestBench00_behav xil_defaultlib.TestBench00 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 's00_axi_awid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_Distributor_0_0/sim/RFSoC_Simple_Blck_Distributor_0_0.v:201]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 's00_axi_awuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_Distributor_0_0/sim/RFSoC_Simple_Blck_Distributor_0_0.v:211]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 's00_axi_wuser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_Distributor_0_0/sim/RFSoC_Simple_Blck_Distributor_0_0.v:217]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 's00_axi_arid' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_Distributor_0_0/sim/RFSoC_Simple_Blck_Distributor_0_0.v:225]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 2 for port 's00_axi_aruser' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_Distributor_0_0/sim/RFSoC_Simple_Blck_Distributor_0_0.v:235]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:252]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP0RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:253]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP0RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:256]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2BID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:333]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 'MAXIGP2RID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'MAXIGP2RDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:364]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP0AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:371]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP0AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:372]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP0WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:373]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:375]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP0AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:378]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP0WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:380]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:409]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP1AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:412]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:416]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP1AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:417]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP1WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:418]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:420]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP1AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:423]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP1WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:425]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:454]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP2AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:457]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:461]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP2AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:462]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP2WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:463]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:465]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP2AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:468]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP2WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:470]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:499]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP3AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:502]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:506]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP3AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:507]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP3WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:508]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:510]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP3AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:513]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP3WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:515]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:544]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP4AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:547]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:551]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP4AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:552]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP4WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:553]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:555]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP4AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:558]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP4WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:560]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:589]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP5AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:592]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP5AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP5WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:598]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:600]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP5AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:603]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP5WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:605]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6ARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:634]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIGP6AWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6ARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:641]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIGP6AWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:642]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'SAXIGP6WDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:643]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6ARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:645]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIGP6AWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:648]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 'SAXIGP6WSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:650]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPARID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:671]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 5 for port 'SAXIACPAWID' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPARADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 'SAXIACPAWADDR' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:676]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPARLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:678]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 'SAXIACPAWLEN' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:681]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPARLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:684]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'SAXIACPAWLOCK' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:687]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPARUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:689]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 2 for port 'SAXIACPAWUSER' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:690]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 128 for port 'SAXIACPWDATA' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:691]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 16 for port 'SAXIACPWSTRB' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:692]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'PLPSIRQ0' [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:758]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:71]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_acp.sv:74]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6300]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 5 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6303]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6325]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6355]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 5 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6374]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'S_RRESP' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:64]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:73]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'S_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_ace.sv:76]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_awuser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4835]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4838]
WARNING: [VRFC 10-3091] actual bit length 15 differs from formal bit length 1 for port 's_axi_aruser' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4860]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_bid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4890]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 6 for port 'm_axi_rid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 'm_axi_rdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:4909]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:72]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:166]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:167]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:260]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:261]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:263]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:355]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:357]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:448]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:449]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:451]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:542]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:543]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:545]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_AWREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:636]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_ARREGION' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:637]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'S_WUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:639]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:733]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:735]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:737]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_awid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7822]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_awaddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7823]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_awlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7824]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_awlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7827]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_wid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7835]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 128 for port 's_axi_wdata' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7836]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 16 for port 's_axi_wstrb' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7837]
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 16 for port 's_axi_arid' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7847]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 40 for port 's_axi_araddr' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7848]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 8 for port 's_axi_arlen' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7849]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 's_axi_arlock' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7852]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:804]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:806]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:807]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:808]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_AWUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:875]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_BUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:877]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 1 for port 'M_ARUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:878]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'M_RUSER' [/scratch/proj/xbuilds/SWIP/2020.2_1118_1232/infra/XSIM/lin/.cxl.ip/incl/zynq_ultra_ps_e_vip_v1_0_8_axi_gp.sv:879]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3798]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3805]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'wr_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3818]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rd_qos_1' [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:3825]
WARNING: [VRFC 10-5021] port 'mb_reset' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/sim/RFSoC_Simple_Blck.v:231]
WARNING: [VRFC 10-5021] port 'PSS_ALTO_CORE_PAD_CLK' is not connected on this instance [C:/Jeonghyun/GIT/RFSoC/RFSoC_Design/RFSoC_Simplified_00/RFSoC_Simplified_00.ip_user_files/bd/RFSoC_Simple_Blck/ip/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0/sim/RFSoC_Simple_Blck_zynq_ultra_ps_e_0_0_vip_wrapper.v:189]
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package fifo_generator_v13_2_5.fifo_generator_v13_2_5_pkg
Compiling package xpm.vcomponents
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.Distributor(AXI_DATA_WIDTH=32,AX...
Compiling module xil_defaultlib.Distributor_v1_0(C_S00_AXI_ID_WI...
Compiling module xil_defaultlib.RFSoC_Simple_Blck_Distributor_0_...
Compiling architecture fifo36e2_v of entity unisim.FIFO36E2 [\FIFO36E2(clock_domains="COMMON"...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_prim [\builtin_prim(c_din_width=128,c_...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_extdepth [\builtin_extdepth(c_family="8SER...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.builtin_top [\builtin_top(c_family="8SERIES",...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.input_blk [\input_blk(c_din_width=128,c_pkt...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.output_blk [\output_blk(c_dout_width=128,c_p...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_builtin [\fifo_generator_v13_2_5_builtin(...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_top [\fifo_generator_top(c_family="vi...]
Compiling architecture xilinx of entity fifo_generator_v13_2_5.fifo_generator_v13_2_5_synth [\fifo_generator_v13_2_5_synth(c_...]
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.RTO_Core0
Compiling module xil_defaultlib.RFSoC_Simple_Blck_RTO_Core0_0_0
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
WARNING: [VRFC 10-3705] select index 2 into 'g7s_cc_rst_nsckt.arst_sync_wr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:4830]
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_fifo(...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_fifo_gen(C...
Compiling module axi_data_fifo_v2_1_21.axi_data_fifo_v2_1_21_axic_fifo(...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_a_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_w_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_b_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_a_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_r_d...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_axi...
Compiling module axi_dwidth_converter_v2_1_22.axi_dwidth_converter_v2_1_22_top...
Compiling module xil_defaultlib.RFSoC_Simple_Blck_auto_ds_0
Compiling module xil_defaultlib.s00_couplers_imp_1U9D2BL
Compiling module xil_defaultlib.RFSoC_Simple_Blck_axi_interconne...
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture implementation of entity lib_cdc_v1_0_2.cdc_sync [\cdc_sync(c_vector_width=2,c_mtb...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(init="1111111111111111")...]
Compiling architecture srl16_v of entity unisim.SRL16 [\SRL16(init="1111111111111111")(...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.lpf [\lpf(c_ext_rst_width=4,c_aux_rst...]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.upcnt_n [\upcnt_n(c_size=6)\]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.sequence_psr [sequence_psr_default]
Compiling architecture imp of entity proc_sys_reset_v5_0_13.proc_sys_reset [\proc_sys_reset(c_family="zynqup...]
Compiling architecture rfsoc_simple_blck_rst_ps8_0_99m_3_arch of entity xil_defaultlib.RFSoC_Simple_Blck_rst_ps8_0_99M_3 [rfsoc_simple_blck_rst_ps8_0_99m_...]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_gen_c...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_spars...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddrc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocm_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ocmc_...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_reg_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_regc_...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:6968]
WARNING: [VRFC 10-3705] select index 2 into 'wr_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7181]
WARNING: [VRFC 10-3705] select index 3 into 'ar_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7320]
WARNING: [VRFC 10-3705] select index 3 into 'wr_rresp_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7417]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_wr_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7436]
WARNING: [VRFC 10-3705] select index 3 into 'rd_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7577]
WARNING: [VRFC 10-3705] select index 3 into 'rresp_time_cnt' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7582]
WARNING: [VRFC 10-3705] select index 3 into 'rd_fifo_rd_ptr' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:7587]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
WARNING: [VRFC 10-3705] select index 4096 into 'wrp_strb' is out of bounds [/wrk/ci/prod/2020.2/sw/continuous/733/packages/customer/vivado/data/ip/xilinx/zynq_ultra_ps_e_vip_v1_0/hdl/zynq_ultra_ps_e_vip_v1_0_vl_rfs.sv:5492]
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_s...
Compiling module xilinx_vip.axi_vip_axi4pc(WADDR_WIDTH=40,RA...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_8.axi_vip_v1_1_8_top(C_AXI_ADDR_WI...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_axi_m...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_w...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_arb_r...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_ddr_i...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8_inter...
Compiling module zynq_ultra_ps_e_vip_v1_0_8.zynq_ultra_ps_e_vip_v1_0_8(C_FCL...
Compiling module xil_defaultlib.RFSoC_Simple_Blck_zynq_ultra_ps_...
Compiling module xil_defaultlib.RFSoC_Simple_Blck
Compiling module xil_defaultlib.RFSoC_Simple_Blck_wrapper
Compiling module xil_defaultlib.TestBench00
Compiling module xil_defaultlib.glbl
Built simulation snapshot TestBench00_behav
