{"Source Block": ["oh/elink/dv/elink_e16_model.v@3969:3989@HdlStmProcess", "\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n   always @(posedge txo_lclk or posedge reset)\n     if(reset)\n       begin\n\t  rd_binary_pointer_tlc[FAD:0]  <= {(FAD+1){1'b0}};\n\t  rd_gray_pointer_tlc[FAD:0]    <= {(FAD+1){1'b0}};\n       end\n     else if(|(rd_read_tlc[FAD:0]))\n       begin\n\t  rd_binary_pointer_tlc[FAD:0]  <= rd_binary_next_tlc[FAD:0];\t  \n\t  rd_gray_pointer_tlc[FAD:0]    <= rd_gray_next_tlc[FAD:0];\t  \n       end\n\n   assign rd_addr_tlc[FAD-1:0]       = rd_binary_pointer_tlc[FAD-1:0];\n   assign rd_binary_next_tlc[FAD:0]  = rd_binary_pointer_tlc[FAD:0] + rd_read_tlc[FAD:0];\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3982:3992", "\t  rd_binary_pointer_tlc[FAD:0]  <= rd_binary_next_tlc[FAD:0];\t  \n\t  rd_gray_pointer_tlc[FAD:0]    <= rd_gray_next_tlc[FAD:0];\t  \n       end\n\n   assign rd_addr_tlc[FAD-1:0]       = rd_binary_pointer_tlc[FAD-1:0];\n   assign rd_binary_next_tlc[FAD:0]  = rd_binary_pointer_tlc[FAD:0] + rd_read_tlc[FAD:0];\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next_tlc[FAD:0]  = {1'b0,rd_binary_next_tlc[FAD:1]} ^ \n                                           rd_binary_next_tlc[FAD:0];\n\n"], ["oh/elink/dv/elink_e16_model.v@2266:2287", "\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n   always @(posedge cclk or posedge reset)\n     if(reset)\n       begin\n\t  rd_binary_pointer[FAD:0]  <= {(FAD+1){1'b0}};\n\t  rd_gray_pointer[FAD:0]    <= {(FAD+1){1'b0}};\n       end\n     else if(cclk_en)\n       if(fifo_read)\n\t begin\n\t    rd_binary_pointer[FAD:0]  <= rd_binary_next[FAD:0];\t  \n\t    rd_gray_pointer[FAD:0]    <= rd_gray_next[FAD:0];\t  \n\t end\n\n   assign rd_addr[FAD-1:0]       = rd_binary_pointer[FAD-1:0];\n   assign rd_binary_next[FAD:0]  = rd_binary_pointer[FAD:0] + {{(FAD){1'b0}},fifo_read};\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n"], ["oh/elink/dv/elink_e16_model.v@3981:3991", "       begin\n\t  rd_binary_pointer_tlc[FAD:0]  <= rd_binary_next_tlc[FAD:0];\t  \n\t  rd_gray_pointer_tlc[FAD:0]    <= rd_gray_next_tlc[FAD:0];\t  \n       end\n\n   assign rd_addr_tlc[FAD-1:0]       = rd_binary_pointer_tlc[FAD-1:0];\n   assign rd_binary_next_tlc[FAD:0]  = rd_binary_pointer_tlc[FAD:0] + rd_read_tlc[FAD:0];\n\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next_tlc[FAD:0]  = {1'b0,rd_binary_next_tlc[FAD:1]} ^ \n                                           rd_binary_next_tlc[FAD:0];\n"]], "Diff Content": {"Delete": [[3974, "   always @(posedge txo_lclk or posedge reset)\n"], [3975, "     if(reset)\n"], [3976, "       begin\n"], [3977, "\t  rd_binary_pointer_tlc[FAD:0]  <= {(FAD+1){1'b0}};\n"], [3978, "\t  rd_gray_pointer_tlc[FAD:0]    <= {(FAD+1){1'b0}};\n"], [3979, "       end\n"], [3980, "     else if(|(rd_read_tlc[FAD:0]))\n"], [3981, "       begin\n"], [3982, "\t  rd_binary_pointer_tlc[FAD:0]  <= rd_binary_next_tlc[FAD:0];\t  \n"], [3983, "\t  rd_gray_pointer_tlc[FAD:0]    <= rd_gray_next_tlc[FAD:0];\t  \n"], [3984, "       end\n"]], "Add": []}}