// Seed: 624282244
module module_0 (
    input wor id_0,
    output tri id_1
    , id_6 = 1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4
);
  assign id_3 = 1;
  logic id_7 = id_7;
  wire  id_8;
  assign module_1.id_22 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input tri id_2,
    input wor id_3,
    input uwire id_4,
    input tri0 id_5,
    input tri id_6,
    output wor id_7,
    input wand id_8,
    input tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    input wand id_12,
    input tri0 id_13,
    output tri0 id_14,
    input supply0 id_15,
    input tri1 id_16
);
  struct packed {
    logic id_18;
    logic id_19;
    logic id_20;
  } id_21;
  ;
  logic id_22 = -1;
  assign id_14 = id_11;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_8,
      id_1,
      id_14
  );
  logic [-1 : -1 'b0] id_23;
  wire id_24;
endmodule
