verilog work "register_4bit.v"
