// Seed: 464145680
module module_0 (
    input  tri0  id_0,
    output uwire id_1
);
  assign id_1 = id_0;
  wor id_3;
  assign module_1.id_1 = 0;
  assign id_3 = -1'h0;
endmodule
module module_1 #(
    parameter id_6 = 32'd82,
    parameter id_7 = 32'd57
) (
    output wor   id_0,
    input  wor   id_1,
    output logic id_2,
    output tri0  id_3,
    input  tri   id_4
);
  logic _id_6;
  ;
  assign id_2 = id_6 | 1;
  assign id_6 = id_6;
  if (1)
    function void _id_7;
      input [-1 : -1] id_8;
      input [id_7 : id_6] id_9;
      logic id_10;
      ;
      $unsigned(id_6);
      ;
    endfunction
  assign id_6 = id_6;
  assign id_2 = 1;
  tri id_11 = -1, id_12;
  parameter id_13 = -1;
  assign id_6 = id_1;
  always_ff begin : LABEL_0
    begin : LABEL_1
      if (-1'b0) id_2 = -1;
    end
  end
  module_0 modCall_1 (
      id_4,
      id_3
  );
  initial begin
    _id_7(id_12, id_13);
  end
endmodule
