library MyEncoder;

library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_textio.all;
use ieee.numeric_std.all;
use IEEE.std_logic_unsigned.all;

entity Decoder is 
	port (e14, e13, e12, e11, e10, e9, e8, e7, e6, e5, e4, e3, e2, e1, e0: in std_logic;
			y10, y9, y8, y7, y6, y5, y4, y3, y2, y1, y0 : out std_logic);
end Decoder;

architecture LogicFunction of Decoder is
	x0 <= m0;
	x1 <= m1;
	x2 <= m2;
	x3 <= m3;
	x4 <= m4;
	x5 <= m5;
	x6 <= m6;
	x7 <= m7;
	x8 <= m8;
	x9 <= m9;
	x10 <= m10;
	x11 <= m0 xor m1 xor m2 xor m4 xor m5 xor m6 xor m10;
	x12 <= m0 xor m1 xor m3 xor m4 xor m7 xor m8 xor m10;
	x13 <= m0 xor m2 xor m3 xor m5 xor m7 xor m9 xor m10;
	x14 <= m1 xor m2 xor m3 xor m6 xor m8 xor m9 xor m10;
begin
	
end LogicFunction;
