# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../19_JK_FF.srcs/sources_1/new/JK_FF.vhd" \
"../../../../19_JK_FF.srcs/sim_1/new/19_JK_FF_sim.vhd" \

# Do not sort compile order
nosort
