Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Dec  3 14:33:44 2023
| Host         : DESKTOP-BB1AKL8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     376         
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1123)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1101)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1123)
---------------------------
 There are 376 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[10]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[12]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[13]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[14]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[15]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[8]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: dummy_unit1/cu/IR/storage_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1101)
---------------------------------------------------
 There are 1101 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1102          inf        0.000                      0                 1102           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1102 Endpoints
Min Delay          1102 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/PC/PC_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.261ns  (logic 2.778ns (18.203%)  route 12.483ns (81.797%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.623 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.429    10.052    dummy_unit1/cu/DC/data0[13]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.303    10.355 f  dummy_unit1/cu/DC/rf[0][13]_i_2/O
                         net (fo=4, routed)           1.016    11.371    dummy_unit1/cu/DC/rf[0][13]_i_2_n_0
    SLICE_X33Y107        LUT4 (Prop_lut4_I1_O)        0.152    11.523 r  dummy_unit1/cu/DC/storage[15]_i_11/O
                         net (fo=3, routed)           0.963    12.485    dummy_unit1/cu/DC/storage[15]_i_11_n_0
    SLICE_X33Y104        LUT6 (Prop_lut6_I1_O)        0.326    12.811 r  dummy_unit1/cu/DC/PC_data[5]_i_8/O
                         net (fo=6, routed)           1.325    14.137    dummy_unit1/cu/DC/PC_data[5]_i_8_n_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I2_O)        0.124    14.261 r  dummy_unit1/cu/DC/PC_data[4]_i_3/O
                         net (fo=1, routed)           0.877    15.137    dummy_unit1/cu/IR/PC_data_reg[4]_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I1_O)        0.124    15.261 r  dummy_unit1/cu/IR/PC_data[4]_i_1/O
                         net (fo=1, routed)           0.000    15.261    dummy_unit1/cu/PC/D[4]
    SLICE_X41Y103        FDCE                                         r  dummy_unit1/cu/PC/PC_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.189ns  (logic 2.686ns (17.684%)  route 12.503ns (82.316%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.528 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.501    10.029    dummy_unit1/cu/DC/data0[14]
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.302    10.331 f  dummy_unit1/cu/DC/rf[0][14]_i_5/O
                         net (fo=2, routed)           0.587    10.918    dummy_unit1/cu/DC/rf[0][14]_i_5_n_0
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.150    11.068 f  dummy_unit1/cu/DC/rf[0][14]_i_3/O
                         net (fo=3, routed)           0.979    12.047    dummy_unit1/cu/DC/dp/FU/sel0[14]
    SLICE_X33Y107        LUT4 (Prop_lut4_I3_O)        0.332    12.379 f  dummy_unit1/cu/DC/storage[15]_i_8/O
                         net (fo=8, routed)           1.027    13.406    dummy_unit1/cu/DC/storage[15]_i_8_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.530 r  dummy_unit1/cu/DC/storage[15]_i_2/O
                         net (fo=16, routed)          1.535    15.065    dummy_unit1/cu/IR/storage_reg[0]_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.189 r  dummy_unit1/cu/IR/storage[15]_i_1/O
                         net (fo=1, routed)           0.000    15.189    dummy_unit1/cu/IR/storage[15]_i_1_n_0
    SLICE_X42Y101        FDPE                                         r  dummy_unit1/cu/IR/storage_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/PC/PC_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.188ns  (logic 2.915ns (19.193%)  route 12.273ns (80.807%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          3.880     6.132    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X33Y109        LUT6 (Prop_lut6_I3_O)        0.124     6.256 r  dummy_unit1/dp/RegFile/i__carry__0_i_19/O
                         net (fo=1, routed)           0.893     7.150    dummy_unit1/dp/RegFile/i__carry__0_i_19_n_0
    SLICE_X34Y105        LUT6 (Prop_lut6_I4_O)        0.124     7.274 r  dummy_unit1/dp/RegFile/i__carry__0_i_3/O
                         net (fo=8, routed)           1.049     8.323    dummy_unit1/cu/IR/addr_to_pc[5]
    SLICE_X32Y104        LUT3 (Prop_lut3_I2_O)        0.124     8.447 r  dummy_unit1/cu/IR/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.447    dummy_unit1/dp/FU/ALU_1/rf[0][4]_i_3[1]
    SLICE_X32Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.997 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.997    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__0_n_0
    SLICE_X32Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.310 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.581     9.891    dummy_unit1/cu/DC/data0[11]
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.306    10.197 f  dummy_unit1/cu/DC/rf[0][11]_i_4/O
                         net (fo=2, routed)           0.945    11.142    dummy_unit1/cu/DC/rf[0][11]_i_4_n_0
    SLICE_X33Y107        LUT2 (Prop_lut2_I0_O)        0.152    11.294 f  dummy_unit1/cu/DC/rf[0][11]_i_3/O
                         net (fo=3, routed)           1.127    12.421    dummy_unit1/cu/DC/dp/FU/sel0[11]
    SLICE_X34Y104        LUT6 (Prop_lut6_I1_O)        0.332    12.753 r  dummy_unit1/cu/DC/PC_data[5]_i_9/O
                         net (fo=12, routed)          1.371    14.125    dummy_unit1/cu/IR/PC_data_reg[0]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I2_O)        0.124    14.249 r  dummy_unit1/cu/IR/PC_data[3]_i_5/O
                         net (fo=1, routed)           0.815    15.064    dummy_unit1/cu/IR/PC_data[3]_i_5_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I3_O)        0.124    15.188 r  dummy_unit1/cu/IR/PC_data[3]_i_1/O
                         net (fo=1, routed)           0.000    15.188    dummy_unit1/cu/PC/D[3]
    SLICE_X40Y103        FDCE                                         r  dummy_unit1/cu/PC/PC_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.179ns  (logic 2.686ns (17.695%)  route 12.493ns (82.305%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.528 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.501    10.029    dummy_unit1/cu/DC/data0[14]
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.302    10.331 r  dummy_unit1/cu/DC/rf[0][14]_i_5/O
                         net (fo=2, routed)           0.587    10.918    dummy_unit1/cu/DC/rf[0][14]_i_5_n_0
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.150    11.068 r  dummy_unit1/cu/DC/rf[0][14]_i_3/O
                         net (fo=3, routed)           0.979    12.047    dummy_unit1/cu/DC/dp/FU/sel0[14]
    SLICE_X33Y107        LUT4 (Prop_lut4_I3_O)        0.332    12.379 r  dummy_unit1/cu/DC/storage[15]_i_8/O
                         net (fo=8, routed)           1.027    13.406    dummy_unit1/cu/DC/storage[15]_i_8_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.530 f  dummy_unit1/cu/DC/storage[15]_i_2/O
                         net (fo=16, routed)          1.525    15.055    dummy_unit1/cu/IR/storage_reg[0]_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.179 r  dummy_unit1/cu/IR/storage[7]_i_1/O
                         net (fo=1, routed)           0.000    15.179    dummy_unit1/cu/IR/storage[7]_i_1_n_0
    SLICE_X42Y101        FDCE                                         r  dummy_unit1/cu/IR/storage_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.031ns  (logic 2.686ns (17.870%)  route 12.345ns (82.130%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.528 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.501    10.029    dummy_unit1/cu/DC/data0[14]
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.302    10.331 f  dummy_unit1/cu/DC/rf[0][14]_i_5/O
                         net (fo=2, routed)           0.587    10.918    dummy_unit1/cu/DC/rf[0][14]_i_5_n_0
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.150    11.068 f  dummy_unit1/cu/DC/rf[0][14]_i_3/O
                         net (fo=3, routed)           0.979    12.047    dummy_unit1/cu/DC/dp/FU/sel0[14]
    SLICE_X33Y107        LUT4 (Prop_lut4_I3_O)        0.332    12.379 f  dummy_unit1/cu/DC/storage[15]_i_8/O
                         net (fo=8, routed)           1.027    13.406    dummy_unit1/cu/DC/storage[15]_i_8_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.530 r  dummy_unit1/cu/DC/storage[15]_i_2/O
                         net (fo=16, routed)          1.377    14.907    dummy_unit1/cu/IR/storage_reg[0]_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.031 r  dummy_unit1/cu/IR/storage[13]_i_1/O
                         net (fo=1, routed)           0.000    15.031    dummy_unit1/cu/IR/storage[13]_i_1_n_0
    SLICE_X42Y100        FDPE                                         r  dummy_unit1/cu/IR/storage_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.026ns  (logic 2.686ns (17.876%)  route 12.340ns (82.124%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.528 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.501    10.029    dummy_unit1/cu/DC/data0[14]
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.302    10.331 f  dummy_unit1/cu/DC/rf[0][14]_i_5/O
                         net (fo=2, routed)           0.587    10.918    dummy_unit1/cu/DC/rf[0][14]_i_5_n_0
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.150    11.068 f  dummy_unit1/cu/DC/rf[0][14]_i_3/O
                         net (fo=3, routed)           0.979    12.047    dummy_unit1/cu/DC/dp/FU/sel0[14]
    SLICE_X33Y107        LUT4 (Prop_lut4_I3_O)        0.332    12.379 f  dummy_unit1/cu/DC/storage[15]_i_8/O
                         net (fo=8, routed)           1.027    13.406    dummy_unit1/cu/DC/storage[15]_i_8_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.530 r  dummy_unit1/cu/DC/storage[15]_i_2/O
                         net (fo=16, routed)          1.372    14.902    dummy_unit1/cu/IR/storage_reg[0]_0
    SLICE_X42Y101        LUT6 (Prop_lut6_I1_O)        0.124    15.026 r  dummy_unit1/cu/IR/storage[12]_i_1/O
                         net (fo=1, routed)           0.000    15.026    dummy_unit1/cu/IR/storage[12]_i_1_n_0
    SLICE_X42Y101        FDPE                                         r  dummy_unit1/cu/IR/storage_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.021ns  (logic 2.686ns (17.882%)  route 12.335ns (82.118%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT2=1 LUT3=1 LUT4=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.528 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[2]
                         net (fo=1, routed)           0.501    10.029    dummy_unit1/cu/DC/data0[14]
    SLICE_X33Y106        LUT6 (Prop_lut6_I0_O)        0.302    10.331 f  dummy_unit1/cu/DC/rf[0][14]_i_5/O
                         net (fo=2, routed)           0.587    10.918    dummy_unit1/cu/DC/rf[0][14]_i_5_n_0
    SLICE_X33Y104        LUT2 (Prop_lut2_I0_O)        0.150    11.068 f  dummy_unit1/cu/DC/rf[0][14]_i_3/O
                         net (fo=3, routed)           0.979    12.047    dummy_unit1/cu/DC/dp/FU/sel0[14]
    SLICE_X33Y107        LUT4 (Prop_lut4_I3_O)        0.332    12.379 f  dummy_unit1/cu/DC/storage[15]_i_8/O
                         net (fo=8, routed)           1.027    13.406    dummy_unit1/cu/DC/storage[15]_i_8_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.530 r  dummy_unit1/cu/DC/storage[15]_i_2/O
                         net (fo=16, routed)          1.367    14.897    dummy_unit1/cu/IR/storage_reg[0]_0
    SLICE_X42Y100        LUT6 (Prop_lut6_I1_O)        0.124    15.021 r  dummy_unit1/cu/IR/storage[14]_i_1/O
                         net (fo=1, routed)           0.000    15.021    dummy_unit1/cu/IR/storage[14]_i_1_n_0
    SLICE_X42Y100        FDPE                                         r  dummy_unit1/cu/IR/storage_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.995ns  (logic 2.778ns (18.526%)  route 12.217ns (81.474%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.623 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.429    10.052    dummy_unit1/cu/DC/data0[13]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.303    10.355 f  dummy_unit1/cu/DC/rf[0][13]_i_2/O
                         net (fo=4, routed)           1.016    11.371    dummy_unit1/cu/DC/rf[0][13]_i_2_n_0
    SLICE_X33Y107        LUT4 (Prop_lut4_I1_O)        0.152    11.523 r  dummy_unit1/cu/DC/storage[15]_i_11/O
                         net (fo=3, routed)           0.733    12.255    dummy_unit1/cu/DC/storage[15]_i_11_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I4_O)        0.326    12.581 r  dummy_unit1/cu/DC/storage[15]_i_7/O
                         net (fo=2, routed)           0.808    13.390    dummy_unit1/cu/DC/storage[15]_i_7_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.514 f  dummy_unit1/cu/DC/storage[15]_i_3/O
                         net (fo=16, routed)          1.358    14.871    dummy_unit1/cu/IR/storage_reg[0]_1
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.995 r  dummy_unit1/cu/IR/storage[10]_i_1/O
                         net (fo=1, routed)           0.000    14.995    dummy_unit1/cu/IR/storage[10]_i_1_n_0
    SLICE_X41Y100        FDCE                                         r  dummy_unit1/cu/IR/storage_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.994ns  (logic 2.778ns (18.527%)  route 12.216ns (81.473%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.623 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.429    10.052    dummy_unit1/cu/DC/data0[13]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.303    10.355 f  dummy_unit1/cu/DC/rf[0][13]_i_2/O
                         net (fo=4, routed)           1.016    11.371    dummy_unit1/cu/DC/rf[0][13]_i_2_n_0
    SLICE_X33Y107        LUT4 (Prop_lut4_I1_O)        0.152    11.523 r  dummy_unit1/cu/DC/storage[15]_i_11/O
                         net (fo=3, routed)           0.733    12.255    dummy_unit1/cu/DC/storage[15]_i_11_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I4_O)        0.326    12.581 r  dummy_unit1/cu/DC/storage[15]_i_7/O
                         net (fo=2, routed)           0.808    13.390    dummy_unit1/cu/DC/storage[15]_i_7_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.514 f  dummy_unit1/cu/DC/storage[15]_i_3/O
                         net (fo=16, routed)          1.357    14.870    dummy_unit1/cu/IR/storage_reg[0]_1
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.994 r  dummy_unit1/cu/IR/storage[11]_i_1/O
                         net (fo=1, routed)           0.000    14.994    dummy_unit1/cu/IR/storage[11]_i_1_n_0
    SLICE_X41Y100        FDCE                                         r  dummy_unit1/cu/IR/storage_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dummy_unit1/cu/IR/storage_reg[14]/C
                            (rising edge-triggered cell FDPE)
  Destination:            dummy_unit1/cu/IR/storage_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.947ns  (logic 2.778ns (18.585%)  route 12.169ns (81.415%))
  Logic Levels:           12  (CARRY4=2 FDPE=1 LUT3=1 LUT4=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y100        FDPE                         0.000     0.000 r  dummy_unit1/cu/IR/storage_reg[14]/C
    SLICE_X42Y100        FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  dummy_unit1/cu/IR/storage_reg[14]/Q
                         net (fo=23, routed)          1.610     2.128    dummy_unit1/cu/IR/Q[8]
    SLICE_X37Y101        LUT6 (Prop_lut6_I3_O)        0.124     2.252 r  dummy_unit1/cu/IR/i__carry_i_28/O
                         net (fo=64, routed)          4.211     6.463    dummy_unit1/dp/RegFile/AAwire[1]
    SLICE_X28Y108        LUT6 (Prop_lut6_I3_O)        0.124     6.587 r  dummy_unit1/dp/RegFile/i__carry__1_i_11/O
                         net (fo=1, routed)           1.234     7.821    dummy_unit1/dp/RegFile/i__carry__1_i_11_n_0
    SLICE_X30Y106        LUT6 (Prop_lut6_I4_O)        0.124     7.945 r  dummy_unit1/dp/RegFile/i__carry__1_i_1/O
                         net (fo=6, routed)           0.818     8.764    dummy_unit1/cu/IR/Abus[5]
    SLICE_X32Y105        LUT3 (Prop_lut3_I2_O)        0.124     8.888 r  dummy_unit1/cu/IR/i__carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.888    dummy_unit1/dp/FU/ALU_1/rf[0][8]_i_4_0[3]
    SLICE_X32Y105        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.289 r  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.289    dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__1_n_0
    SLICE_X32Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.623 f  dummy_unit1/dp/FU/ALU_1/_inferred__0/i__carry__2/O[1]
                         net (fo=1, routed)           0.429    10.052    dummy_unit1/cu/DC/data0[13]
    SLICE_X32Y107        LUT6 (Prop_lut6_I0_O)        0.303    10.355 f  dummy_unit1/cu/DC/rf[0][13]_i_2/O
                         net (fo=4, routed)           1.016    11.371    dummy_unit1/cu/DC/rf[0][13]_i_2_n_0
    SLICE_X33Y107        LUT4 (Prop_lut4_I1_O)        0.152    11.523 r  dummy_unit1/cu/DC/storage[15]_i_11/O
                         net (fo=3, routed)           0.733    12.255    dummy_unit1/cu/DC/storage[15]_i_11_n_0
    SLICE_X34Y104        LUT6 (Prop_lut6_I4_O)        0.326    12.581 r  dummy_unit1/cu/DC/storage[15]_i_7/O
                         net (fo=2, routed)           0.808    13.390    dummy_unit1/cu/DC/storage[15]_i_7_n_0
    SLICE_X35Y102        LUT6 (Prop_lut6_I2_O)        0.124    13.514 f  dummy_unit1/cu/DC/storage[15]_i_3/O
                         net (fo=16, routed)          1.310    14.823    dummy_unit1/cu/IR/storage_reg[0]_1
    SLICE_X39Y100        LUT6 (Prop_lut6_I2_O)        0.124    14.947 r  dummy_unit1/cu/IR/storage[9]_i_1/O
                         net (fo=1, routed)           0.000    14.947    dummy_unit1/cu/IR/storage[9]_i_1_n_0
    SLICE_X39Y100        FDCE                                         r  dummy_unit1/cu/IR/storage_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/uart_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/UART_cont/txData_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.674%)  route 0.110ns (46.326%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/uart_data_reg[4]/C
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  read_ram_and_uart/read_RAM/uart_data_reg[4]/Q
                         net (fo=1, routed)           0.110     0.238    read_ram_and_uart/UART_cont/txData_reg[8]_0[4]
    SLICE_X36Y107        FDRE                                         r  read_ram_and_uart/UART_cont/txData_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/uart_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/UART_cont/txData_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.656%)  route 0.104ns (42.344%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/uart_data_reg[0]/C
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/uart_data_reg[0]/Q
                         net (fo=1, routed)           0.104     0.245    read_ram_and_uart/UART_cont/txData_reg[8]_0[0]
    SLICE_X36Y107        FDRE                                         r  read_ram_and_uart/UART_cont/txData_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/uart_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/UART_cont/txData_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.141ns (57.656%)  route 0.104ns (42.344%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y107        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/uart_data_reg[1]/C
    SLICE_X35Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/uart_data_reg[1]/Q
                         net (fo=1, routed)           0.104     0.245    read_ram_and_uart/UART_cont/txData_reg[8]_0[1]
    SLICE_X36Y107        FDRE                                         r  read_ram_and_uart/UART_cont/txData_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/uart_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/UART_cont/txData_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y107        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/uart_data_reg[7]/C
    SLICE_X37Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/uart_data_reg[7]/Q
                         net (fo=1, routed)           0.110     0.251    read_ram_and_uart/UART_cont/txData_reg[8]_0[6]
    SLICE_X36Y107        FDRE                                         r  read_ram_and_uart/UART_cont/txData_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/uart_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/UART_cont/txData_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/uart_data_reg[6]/C
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/uart_data_reg[6]/Q
                         net (fo=1, routed)           0.114     0.255    read_ram_and_uart/UART_cont/txData_reg[8]_0[5]
    SLICE_X36Y107        FDRE                                         r  read_ram_and_uart/UART_cont/txData_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/read_RAM/address_to_ram_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/Q
                         net (fo=13, routed)          0.147     0.288    read_ram_and_uart/read_RAM/wr_read_ram
    SLICE_X37Y103        FDRE                                         r  read_ram_and_uart/read_RAM/address_to_ram_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/read_RAM/address_to_ram_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/Q
                         net (fo=13, routed)          0.147     0.288    read_ram_and_uart/read_RAM/wr_read_ram
    SLICE_X37Y103        FDRE                                         r  read_ram_and_uart/read_RAM/address_to_ram_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/read_RAM/address_to_ram_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/Q
                         net (fo=13, routed)          0.147     0.288    read_ram_and_uart/read_RAM/wr_read_ram
    SLICE_X37Y103        FDRE                                         r  read_ram_and_uart/read_RAM/address_to_ram_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/read_RAM/address_to_ram_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/Q
                         net (fo=13, routed)          0.147     0.288    read_ram_and_uart/read_RAM/wr_read_ram
    SLICE_X37Y103        FDRE                                         r  read_ram_and_uart/read_RAM/address_to_ram_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            read_ram_and_uart/read_RAM/address_to_ram_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.883%)  route 0.147ns (51.117%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y104        FDRE                         0.000     0.000 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/C
    SLICE_X37Y104        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  read_ram_and_uart/read_RAM/read_enable_to_ram_reg/Q
                         net (fo=13, routed)          0.147     0.288    read_ram_and_uart/read_RAM/wr_read_ram
    SLICE_X37Y103        FDRE                                         r  read_ram_and_uart/read_RAM/address_to_ram_reg[4]/CE
  -------------------------------------------------------------------    -------------------





