////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Aug  2 12:40:24 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx45t-fgg484-3
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  clk100, cpu_reset, fx2_serial_rx, pwrsw, ddram_clock_p, ddram_clock_n, opsis_i2c_scl, opsis_i2c_sda, fx2_reset, fx2_serial_tx, spiflash4x_cs_n, 
spiflash4x_clk, hdled, pwled, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_odt, ddram_reset_n, spiflash4x_dq, ddram_ba, ddram_a, ddram_dq, 
ddram_dqs, ddram_dqs_n, ddram_dm
);
  input clk100;
  input cpu_reset;
  input fx2_serial_rx;
  input pwrsw;
  output ddram_clock_p;
  output ddram_clock_n;
  inout opsis_i2c_scl;
  inout opsis_i2c_sda;
  inout fx2_reset;
  output fx2_serial_tx;
  output spiflash4x_cs_n;
  output spiflash4x_clk;
  output hdled;
  output pwled;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output ddram_odt;
  output ddram_reset_n;
  inout [3 : 0] spiflash4x_dq;
  output [2 : 0] ddram_ba;
  output [14 : 0] ddram_a;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dqs_n;
  output [1 : 0] ddram_dm;
  wire cpu_reset_IBUF_1;
  wire fx2_serial_rx_IBUF_2;
  wire crg_clk100a;
  wire xilinxmultiregimpl2_regs0_4;
  wire front_panel_switches;
  wire crg_clk100b;
  wire base50_clk_BUFG_7;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0;
  wire xilinxmultiregimpl2_regs1_10;
  wire xilinxmultiregimpl3_regs0_11;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_encoder;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys2x;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl3_rst_meta;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire suart_rx_r_23;
  wire xilinxmultiregimpl3_regs1_24;
  wire sdram_full_wr_clk;
  wire crg_clk8x_wr_strb;
  wire encoder_clk;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys2x_clk;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl3;
  wire ddram_dm_0_OBUF_110;
  wire ddram_dm_1_OBUF_111;
  wire xilinxasyncresetsynchronizerimpl4_rst_meta;
  wire half_rate_phy_sdram_half_clk_n;
  wire half_rate_phy_phase_half_182;
  wire ddram_a_13_211;
  wire ddram_a_12_212;
  wire ddram_a_11_213;
  wire ddram_a_10_214;
  wire ddram_a_9_215;
  wire ddram_a_8_216;
  wire ddram_a_7_217;
  wire ddram_a_6_218;
  wire ddram_a_5_219;
  wire ddram_a_4_220;
  wire ddram_a_3_221;
  wire ddram_a_2_222;
  wire ddram_a_1_223;
  wire ddram_a_0_224;
  wire ddram_ba_2_225;
  wire ddram_ba_1_226;
  wire ddram_ba_0_227;
  wire ddram_cke_OBUF_228;
  wire ddram_ras_n_OBUF_229;
  wire ddram_cas_n_OBUF_230;
  wire ddram_we_n_OBUF_231;
  wire ddram_reset_n_OBUF_232;
  wire ddram_odt_OBUF_233;
  wire half_rate_phy_postamble_234;
  wire \half_rate_phy_r_drive_dq[4] ;
  wire \half_rate_phy_r_drive_dq[0] ;
  wire half_rate_phy_phase_sel;
  wire half_rate_phy_record0_reset_n;
  wire half_rate_phy_record0_odt;
  wire half_rate_phy_record0_cke;
  wire half_rate_phy_record0_ras_n;
  wire half_rate_phy_record0_we_n;
  wire half_rate_phy_record1_ras_n;
  wire half_rate_phy_record1_we_n;
  wire crg_output_clk;
  wire crg_clk_sdram_half_shifted_INV_1054_o;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire sys2x_rst;
  wire phase_sel_256;
  wire phase_sys2x_257;
  wire wr_data_en_d_258;
  wire half_rate_phy_phase_sys_324;
  wire half_rate_phy_drive_dq_n1;
  wire half_rate_phy_wrdata_en_d_391;
  wire \minerva_cpu/fetch/ibus__stb_490 ;
  wire \minerva_cpu/loadstore/dbus__stb_491 ;
  wire \minerva_cpu/loadstore/dbus__we_492 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire xilinxmultiregimpl0_regs1_871;
  wire xilinxmultiregimpl1_regs1_872;
  wire basesoc_rom_bus_ack_876;
  wire basesoc_sram_bus_ack_877;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire basesoc_zero_old_trigger_935;
  wire opsis_i2c_scl_drv_reg_936;
  wire opsis_i2c_scl_r_937;
  wire opsis_i2c_sda_r_938;
  wire suart_sink_ready_939;
  wire suart_uart_clk_txen_970;
  wire suart_source_valid_971;
  wire suart_uart_clk_rxen_1002;
  wire suart_tx_old_trigger_1003;
  wire suart_rx_old_trigger_1004;
  wire phase_sys_1037;
  wire dfi_dfi_p1_rddata_valid_1070;
  wire dfi_dfi_p2_rddata_valid_1135;
  wire basesoc_sdram_cmd_payload_cas_1169;
  wire basesoc_sdram_cmd_payload_we_1170;
  wire basesoc_sdram_generator_done_1171;
  wire basesoc_sdram_dfi_p0_rddata_en_1189;
  wire basesoc_sdram_dfi_p1_rddata_en_1207;
  wire basesoc_sdram_dfi_p1_wrdata_en_1208;
  wire basesoc_sdram_bandwidth_cmd_valid_1209;
  wire basesoc_sdram_bandwidth_cmd_ready_1210;
  wire basesoc_sdram_bandwidth_cmd_is_read_1211;
  wire basesoc_sdram_bandwidth_cmd_is_write_1212;
  wire new_master_wdata_ready0;
  wire new_master_wdata_ready1_1214;
  wire new_master_rdata_valid3;
  wire new_master_rdata_valid4_1216;
  wire \basesoc_interface_adr[1] ;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_1234;
  wire opsis_i2c_slave_addr_re_1251;
  wire xilinxmultiregimpl0_regs0_1280;
  wire xilinxmultiregimpl1_regs0_1281;
  wire basesoc_sdram_dfi_p0_cas_n_1282;
  wire basesoc_sdram_dfi_p0_ras_n_1283;
  wire basesoc_sdram_dfi_p0_we_n_1284;
  wire basesoc_sdram_dfi_p1_cas_n_1285;
  wire basesoc_sdram_dfi_p1_ras_n_1286;
  wire basesoc_sdram_dfi_p1_we_n_1287;
  wire basesoc_sdram_tfawcon_ready;
  wire opsis_i2c_sda_drv_reg_1289;
  wire basesoc_sdram_cmd_payload_ras_1290;
  wire basesoc_interface_we_1300;
  wire opsisi2c_state_FSM_FFd1_1301;
  wire opsisi2c_state_FSM_FFd2_1302;
  wire opsisi2c_state_FSM_FFd3_1303;
  wire opsisi2c_state_FSM_FFd4_1304;
  wire opsis_i2c_pause_drv;
  wire refresher_state_FSM_FFd2_1306;
  wire refresher_state_FSM_FFd1_1307;
  wire bankmachine0_state_FSM_FFd1_1308;
  wire basesoc_sdram_bankmachine0_row_close;
  wire bankmachine1_state_FSM_FFd1_1310;
  wire basesoc_sdram_bankmachine1_row_close;
  wire bankmachine2_state_FSM_FFd1_1312;
  wire basesoc_sdram_bankmachine2_row_close;
  wire bankmachine3_state_FSM_FFd1_1314;
  wire basesoc_sdram_bankmachine3_row_close;
  wire bankmachine4_state_FSM_FFd1_1316;
  wire basesoc_sdram_bankmachine4_row_close;
  wire bankmachine5_state_FSM_FFd1_1318;
  wire basesoc_sdram_bankmachine5_row_close;
  wire bankmachine6_state_FSM_FFd1_1320;
  wire basesoc_sdram_bankmachine6_row_close;
  wire bankmachine7_state_FSM_FFd1_1322;
  wire basesoc_sdram_bankmachine7_row_close;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331;
  wire basesoc_sdram_choose_req_grant_FSM_FFd8_1335;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_1336;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_1337;
  wire basesoc_sdram_choose_req_grant_FSM_FFd3_1338;
  wire basesoc_sdram_choose_req_grant_FSM_FFd4_1339;
  wire basesoc_sdram_choose_req_grant_FSM_FFd5_1340;
  wire basesoc_sdram_choose_req_grant_FSM_FFd6_1341;
  wire basesoc_sdram_choose_req_grant_FSM_FFd7_1342;
  wire multiplexer_state_FSM_FFd1_1346;
  wire multiplexer_state_FSM_FFd2_1347;
  wire multiplexer_state_FSM_FFd3_1348;
  wire cache_state_FSM_FFd1_1349;
  wire litedramwishbone2native_state_FSM_FFd1_1350;
  wire basesoc_bus_wishbone_ack_1399;
  wire opsis_i2c_scl_i_1489;
  wire opsis_i2c_sda_i_1490;
  wire opsis_i2c_is_read_1499;
  wire opsis_i2c_data_bit_1500;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1686;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1732;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1778;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1824;
  wire basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869;
  wire basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1870;
  wire basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915;
  wire basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1916;
  wire basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961;
  wire basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1962;
  wire basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007;
  wire basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_2008;
  wire basesoc_ctrl_storage_full_31_2182;
  wire basesoc_ctrl_storage_full_30_2183;
  wire basesoc_ctrl_storage_full_29_2184;
  wire basesoc_ctrl_storage_full_27_2185;
  wire basesoc_ctrl_storage_full_26_2186;
  wire basesoc_ctrl_storage_full_24_2187;
  wire basesoc_ctrl_storage_full_23_2188;
  wire basesoc_ctrl_storage_full_22_2189;
  wire basesoc_ctrl_storage_full_19_2190;
  wire basesoc_ctrl_storage_full_17_2191;
  wire basesoc_ctrl_storage_full_16_2192;
  wire basesoc_ctrl_storage_full_15_2193;
  wire basesoc_ctrl_storage_full_13_2194;
  wire basesoc_ctrl_storage_full_11_2195;
  wire basesoc_ctrl_storage_full_8_2196;
  wire basesoc_ctrl_storage_full_7_2197;
  wire basesoc_ctrl_storage_full_2_2198;
  wire basesoc_ctrl_storage_full_1_2199;
  wire basesoc_ctrl_storage_full_0_2200;
  wire opsis_i2c_fx2_reset_storage_full_2203;
  wire opsisi2c_storage_full_2219;
  wire basesoc_sdram_phaseinjector0_address_storage_full_13_2230;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_2231;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_2232;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_2233;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_2234;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_2235;
  wire basesoc_sdram_phaseinjector1_address_storage_full_13_2245;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_2246;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_2247;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_2248;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_2249;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_2250;
  wire basesoc_sdram_phaseinjector2_address_storage_full_13_2260;
  wire basesoc_sdram_phaseinjector2_address_storage_full_12_2261;
  wire basesoc_sdram_phaseinjector2_address_storage_full_11_2262;
  wire basesoc_sdram_phaseinjector2_address_storage_full_10_2263;
  wire basesoc_sdram_phaseinjector2_address_storage_full_9_2264;
  wire basesoc_sdram_phaseinjector2_address_storage_full_8_2265;
  wire basesoc_sdram_phaseinjector3_address_storage_full_13_2275;
  wire basesoc_sdram_phaseinjector3_address_storage_full_12_2276;
  wire basesoc_sdram_phaseinjector3_address_storage_full_11_2277;
  wire basesoc_sdram_phaseinjector3_address_storage_full_10_2278;
  wire basesoc_sdram_phaseinjector3_address_storage_full_9_2279;
  wire basesoc_sdram_phaseinjector3_address_storage_full_8_2280;
  wire spiflash_bitbang_en_storage_full_2288;
  wire basesoc_en_storage_full_2289;
  wire basesoc_eventmanager_storage_full_2290;
  wire basesoc_ctrl_storage_full_28_2293;
  wire basesoc_ctrl_storage_full_25_2294;
  wire basesoc_ctrl_storage_full_21_2295;
  wire basesoc_ctrl_storage_full_20_2296;
  wire basesoc_ctrl_storage_full_18_2297;
  wire basesoc_ctrl_storage_full_14_2298;
  wire basesoc_ctrl_storage_full_12_2299;
  wire basesoc_ctrl_storage_full_10_2300;
  wire basesoc_ctrl_storage_full_9_2301;
  wire basesoc_ctrl_storage_full_6_2302;
  wire basesoc_ctrl_storage_full_5_2303;
  wire basesoc_ctrl_storage_full_4_2304;
  wire basesoc_ctrl_storage_full_3_2305;
  wire basesoc_zero_pending_2306;
  wire opsis_i2c_data_drv_2307;
  wire suart_tx_busy_2308;
  wire suart_tx_2309;
  wire suart_rx_busy_2310;
  wire suart_tx_pending_2311;
  wire suart_rx_pending_2312;
  wire suart_tx_fifo_readable_2313;
  wire suart_rx_fifo_readable_2314;
  wire spiflash_dq_oe_2315;
  wire spiflash_cs_n_2316;
  wire spiflash_bus_ack_2317;
  wire basesoc_sdram_bankmachine0_row_opened_2318;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_2319;
  wire basesoc_sdram_bankmachine0_trccon_ready_2321;
  wire basesoc_sdram_bankmachine0_trascon_ready_2322;
  wire basesoc_sdram_bankmachine1_row_opened_2323;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_2324;
  wire basesoc_sdram_bankmachine1_trccon_ready_2326;
  wire basesoc_sdram_bankmachine1_trascon_ready_2327;
  wire basesoc_sdram_bankmachine2_row_opened_2328;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_2329;
  wire basesoc_sdram_bankmachine2_trccon_ready_2331;
  wire basesoc_sdram_bankmachine2_trascon_ready_2332;
  wire basesoc_sdram_bankmachine3_row_opened_2333;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_2334;
  wire basesoc_sdram_bankmachine3_trccon_ready_2336;
  wire basesoc_sdram_bankmachine3_trascon_ready_2337;
  wire basesoc_sdram_bankmachine4_row_opened_2338;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_2339;
  wire basesoc_sdram_bankmachine4_trccon_ready_2341;
  wire basesoc_sdram_bankmachine4_trascon_ready_2342;
  wire basesoc_sdram_bankmachine5_row_opened_2343;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_2344;
  wire basesoc_sdram_bankmachine5_trccon_ready_2346;
  wire basesoc_sdram_bankmachine5_trascon_ready_2347;
  wire basesoc_sdram_bankmachine6_row_opened_2348;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_2349;
  wire basesoc_sdram_bankmachine6_trccon_ready_2351;
  wire basesoc_sdram_bankmachine6_trascon_ready_2352;
  wire basesoc_sdram_bankmachine7_row_opened_2353;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_2354;
  wire basesoc_sdram_bankmachine7_trccon_ready_2356;
  wire basesoc_sdram_bankmachine7_trascon_ready_2357;
  wire basesoc_sdram_trrdcon_count_2365;
  wire basesoc_sdram_trrdcon_ready_2366;
  wire basesoc_sdram_twtrcon_ready_2367;
  wire basesoc_grant_2368;
  wire opsis_i2c_samp_count_2_2399;
  wire basesoc_sdram_bandwidth_counter_22_2400;
  wire basesoc_sdram_bandwidth_counter_21_2401;
  wire basesoc_sdram_bandwidth_counter_20_2402;
  wire basesoc_sdram_bandwidth_counter_19_2403;
  wire basesoc_sdram_bandwidth_counter_18_2404;
  wire basesoc_sdram_bandwidth_counter_17_2405;
  wire basesoc_sdram_bandwidth_counter_16_2406;
  wire basesoc_sdram_bandwidth_counter_15_2407;
  wire basesoc_sdram_bandwidth_counter_14_2408;
  wire basesoc_sdram_bandwidth_counter_13_2409;
  wire basesoc_sdram_bandwidth_counter_12_2410;
  wire basesoc_sdram_bandwidth_counter_11_2411;
  wire basesoc_sdram_bandwidth_counter_10_2412;
  wire basesoc_sdram_bandwidth_counter_9_2413;
  wire basesoc_sdram_bandwidth_counter_8_2414;
  wire basesoc_sdram_bandwidth_counter_7_2415;
  wire basesoc_sdram_bandwidth_counter_6_2416;
  wire basesoc_sdram_bandwidth_counter_5_2417;
  wire basesoc_sdram_bandwidth_counter_4_2418;
  wire basesoc_sdram_bandwidth_counter_3_2419;
  wire basesoc_sdram_bandwidth_counter_2_2420;
  wire basesoc_sdram_bandwidth_counter_23_2421;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2430;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2431;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2432;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2433;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2434;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2435;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2436;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2437;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2438;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2439;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2440;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2441;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2442;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2443;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2444;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2445;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2446;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2447;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2448;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2449;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2450;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2451;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2452;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2453;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2470;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2471;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2472;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2473;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2474;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2475;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2476;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2477;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2478;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2479;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2480;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2481;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2482;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2483;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2484;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2485;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2486;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2487;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2488;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2489;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2490;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2491;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2492;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2493;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2510;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2511;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2512;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2513;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2514;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2515;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2516;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2517;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2518;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2519;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2520;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2521;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2522;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2523;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2524;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2525;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2526;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2527;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2528;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2529;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2530;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2531;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2532;
  wire basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2533;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2550;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2551;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2552;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2553;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2554;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2555;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2556;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2557;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2558;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2559;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2560;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2561;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2562;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2563;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2564;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2565;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2566;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2567;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2568;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2569;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2570;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2571;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2572;
  wire basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2573;
  wire basesoc_load_storage_full_31_2582;
  wire basesoc_load_storage_full_30_2583;
  wire basesoc_load_storage_full_29_2584;
  wire basesoc_load_storage_full_28_2585;
  wire basesoc_load_storage_full_27_2586;
  wire basesoc_load_storage_full_26_2587;
  wire basesoc_load_storage_full_25_2588;
  wire basesoc_load_storage_full_24_2589;
  wire basesoc_load_storage_full_23_2590;
  wire basesoc_load_storage_full_22_2591;
  wire basesoc_load_storage_full_21_2592;
  wire basesoc_load_storage_full_20_2593;
  wire basesoc_load_storage_full_19_2594;
  wire basesoc_load_storage_full_18_2595;
  wire basesoc_load_storage_full_17_2596;
  wire basesoc_load_storage_full_16_2597;
  wire basesoc_load_storage_full_15_2598;
  wire basesoc_load_storage_full_14_2599;
  wire basesoc_load_storage_full_13_2600;
  wire basesoc_load_storage_full_12_2601;
  wire basesoc_load_storage_full_11_2602;
  wire basesoc_load_storage_full_10_2603;
  wire basesoc_load_storage_full_9_2604;
  wire basesoc_load_storage_full_8_2605;
  wire basesoc_reload_storage_full_31_2614;
  wire basesoc_reload_storage_full_30_2615;
  wire basesoc_reload_storage_full_29_2616;
  wire basesoc_reload_storage_full_28_2617;
  wire basesoc_reload_storage_full_27_2618;
  wire basesoc_reload_storage_full_26_2619;
  wire basesoc_reload_storage_full_25_2620;
  wire basesoc_reload_storage_full_24_2621;
  wire basesoc_reload_storage_full_23_2622;
  wire basesoc_reload_storage_full_22_2623;
  wire basesoc_reload_storage_full_21_2624;
  wire basesoc_reload_storage_full_20_2625;
  wire basesoc_reload_storage_full_19_2626;
  wire basesoc_reload_storage_full_18_2627;
  wire basesoc_reload_storage_full_17_2628;
  wire basesoc_reload_storage_full_16_2629;
  wire basesoc_reload_storage_full_15_2630;
  wire basesoc_reload_storage_full_14_2631;
  wire basesoc_reload_storage_full_13_2632;
  wire basesoc_reload_storage_full_12_2633;
  wire basesoc_reload_storage_full_11_2634;
  wire basesoc_reload_storage_full_10_2635;
  wire basesoc_reload_storage_full_9_2636;
  wire basesoc_reload_storage_full_8_2637;
  wire xilinxasyncresetsynchronizerimpl1;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire phase_sel_INV_33_o;
  wire _n10158;
  wire half_rate_phy_dfi_p1_wrdata_en;
  wire rhs_array_muxed49;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> ;
  wire \opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<31> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<30> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<29> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<28> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<27> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<26> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<25> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<24> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<23> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<22> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<21> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<20> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<19> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<18> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<17> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<16> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<15> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<14> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<13> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<12> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<11> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<10> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<9> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<8> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<7> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<6> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<5> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<4> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<3> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<2> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<1> ;
  wire \basesoc_value[31]_GND_1_o_sub_1631_OUT<0> ;
  wire suart_rx_fifo_wrport_we;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire basesoc_sdram_inti_p2_rddata_valid;
  wire basesoc_ack;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o;
  wire basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o;
  wire basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o;
  wire basesoc_csrbankarray_csrbank1_leds_out0_re;
  wire basesoc_sdram_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_ras;
  wire _n6995;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine1_cmd_payload_ras;
  wire _n6977;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_ras;
  wire _n6999;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire basesoc_sdram_bankmachine3_cmd_payload_ras;
  wire _n7303;
  wire basesoc_sdram_bankmachine4_cmd_valid;
  wire basesoc_sdram_bankmachine4_cmd_payload_ras;
  wire _n7460;
  wire basesoc_sdram_bankmachine5_cmd_valid;
  wire basesoc_sdram_bankmachine5_cmd_payload_ras;
  wire basesoc_sdram_bankmachine6_cmd_valid;
  wire basesoc_sdram_bankmachine6_cmd_payload_ras;
  wire _n6919;
  wire basesoc_sdram_bankmachine7_cmd_valid;
  wire basesoc_sdram_bankmachine7_cmd_payload_ras;
  wire rhs_array_muxed0;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire array_muxed20;
  wire array_muxed21;
  wire array_muxed13;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire basesoc_write_from_slave;
  wire litedramwishbone2native_state_FSM_FFd2_3082;
  wire litedramwishbone2native_state_FSM_FFd3_3083;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1635_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_2578_o ;
  wire spiflash4x_clk_OBUF_3093;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire basesoc_sdram_bankmachine4_row_hit;
  wire basesoc_sdram_bankmachine5_row_hit;
  wire basesoc_sdram_bankmachine5_req_lock;
  wire basesoc_sdram_bankmachine6_row_hit;
  wire basesoc_sdram_bankmachine6_req_lock;
  wire basesoc_sdram_bankmachine7_row_hit;
  wire basesoc_sdram_bankmachine7_req_lock;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ;
  wire opsisi2c_scl_o;
  wire opsisi2c_sda_o;
  wire spiflash4x_cs_n_OBUF_3110;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> ;
  wire \basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> ;
  wire \GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> ;
  wire GND_1_o_BUS_0013_MUX_737_o;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> ;
  wire \PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> ;
  wire GND_1_o_BUS_0015_MUX_748_o;
  wire suart_sink_valid_suart_sink_ready_AND_993_o;
  wire suart_rx_trigger;
  wire basesoc_sdram_bankmachine0_row_open;
  wire basesoc_sdram_bankmachine1_row_open;
  wire basesoc_sdram_bankmachine2_row_open;
  wire basesoc_sdram_bankmachine3_row_open;
  wire basesoc_sdram_bankmachine4_row_open;
  wire basesoc_sdram_bankmachine5_row_open;
  wire basesoc_sdram_bankmachine6_row_open;
  wire basesoc_sdram_bankmachine7_row_open;
  wire GND_1_o_GND_1_o_MUX_747_o;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> ;
  wire front_panel_done;
  wire half_rate_phy_dqs_t_d0;
  wire half_rate_phy_dqs_t_d1;
  wire phase_sel_GND_1_o_MUX_1613_o;
  wire _n10229;
  wire basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o;
  wire _n10170;
  wire _n10176;
  wire _n10182;
  wire _n10188;
  wire _n10194;
  wire _n10200;
  wire _n10206;
  wire _n10212;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o ;
  wire \basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o ;
  wire \basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o ;
  wire \basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o ;
  wire \basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o ;
  wire \basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ;
  wire basesoc_shared_ack;
  wire suart_tx_clear;
  wire basesoc_zero_clear;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> ;
  wire \opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> ;
  wire suart_rx_clear;
  wire _n11954;
  wire _n11960;
  wire _n11966;
  wire _n11972;
  wire _n11984;
  wire _n12002;
  wire _n12008;
  wire _n12044;
  wire _n11975;
  wire _n11993;
  wire _n12023;
  wire _n12029;
  wire _n120351_FRB_3356;
  wire _n11963;
  wire _n119571_FRB_3358;
  wire _n12005;
  wire _n11999;
  wire \spiflash_i1[1]_PWR_1_o_equal_1705_o ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> ;
  wire \spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> ;
  wire basesoc_csrbankarray_csrbank0_scratch3_re;
  wire basesoc_csrbankarray_csrbank0_scratch2_re;
  wire basesoc_csrbankarray_csrbank0_scratch1_re;
  wire basesoc_csrbankarray_csrbank0_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_master_w0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re;
  wire basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re;
  wire basesoc_sdram_phaseinjector1_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re;
  wire basesoc_sdram_phaseinjector2_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re;
  wire basesoc_sdram_phaseinjector3_command_issue_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank5_bitbang0_re;
  wire basesoc_csrbankarray_csrbank5_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank6_load3_re;
  wire basesoc_csrbankarray_csrbank6_load2_re;
  wire basesoc_csrbankarray_csrbank6_load1_re;
  wire basesoc_csrbankarray_csrbank6_load0_re;
  wire basesoc_csrbankarray_csrbank6_reload3_re;
  wire basesoc_csrbankarray_csrbank6_reload2_re;
  wire basesoc_csrbankarray_csrbank6_reload1_re;
  wire basesoc_csrbankarray_csrbank6_reload0_re;
  wire basesoc_update_value_re;
  wire basesoc_csrbankarray_csrbank7_ev_enable0_re;
  wire suart_tx_fifo_wrport_we;
  wire opsis_i2c_data_drv_en;
  wire opsis_i2c_update_is_read;
  wire _n6537;
  wire _n6841;
  wire _n7020;
  wire _n7041;
  wire _n7048;
  wire _n6544;
  wire _n6530;
  wire _n6926;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire basesoc_sdram_bankmachine4_cmd_ready;
  wire basesoc_sdram_bankmachine5_cmd_ready;
  wire basesoc_sdram_bankmachine6_cmd_ready;
  wire basesoc_sdram_bankmachine7_cmd_ready;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o;
  wire basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o;
  wire _n6859;
  wire array_muxed17_INV_392_o;
  wire array_muxed18_INV_393_o;
  wire array_muxed19_INV_394_o;
  wire array_muxed10_INV_389_o_3516;
  wire array_muxed11_INV_390_o_3517;
  wire array_muxed12_INV_391_o_3518;
  wire \basesoc_port_cmd_payload_addr[23] ;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> ;
  wire \suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> ;
  wire dna_do;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> ;
  wire \opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> ;
  wire \opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ;
  wire _n10145;
  wire suart_tx_trigger;
  wire \spiflash_counter[7]_PWR_1_o_equal_1714_o ;
  wire \spiflash_counter[7]_PWR_1_o_equal_1717_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1712_o ;
  wire \spiflash_counter[7]_GND_1_o_equal_1713_o ;
  wire \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_3707;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o;
  wire basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce;
  wire hdled_OBUF_3780;
  wire pwled_OBUF_3781;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> ;
  wire GND_1_o_GND_1_o_MUX_736_o;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o ;
  wire \spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ;
  wire basesoc_csrbankarray_csrbank3_sel;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ;
  wire basesoc_csrbankarray_sel;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> ;
  wire basesoc_zero_trigger_INV_287_o;
  wire suart_tx_fifo_do_read;
  wire basesoc_sdram_timer_done;
  wire opsis_i2c_data_drv_stop;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine4_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine5_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine6_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine7_cmd_payload_is_read;
  wire basesoc_sdram_read_available;
  wire basesoc_sdram_write_available;
  wire basesoc_sdram_choose_cmd_ce;
  wire basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o;
  wire basesoc_sdram_choose_req_ce;
  wire \suart_tx_reg[0]_PWR_1_o_MUX_728_o ;
  wire n0162;
  wire n0182;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> ;
  wire \spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> ;
  wire \spiflash_counter[7]_GND_1_o_equal_1710_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_788_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_789_o ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> ;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ;
  wire n0503;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read;
  wire n0678;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read;
  wire n0765;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read;
  wire n1026;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read;
  wire n1113;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read;
  wire basesoc_sdram_max_time1;
  wire basesoc_done;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> ;
  wire basesoc_zero_trigger;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable;
  wire basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable;
  wire basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable;
  wire basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable;
  wire suart_rx_fifo_do_read;
  wire basesoc_port_cmd_ready;
  wire _n10365_inv;
  wire _n10320_inv_4009;
  wire _n10393_inv;
  wire _n10405_inv_4011;
  wire _n10905_inv;
  wire _n10915_inv;
  wire _n10925_inv;
  wire _n10935_inv;
  wire _n10945_inv;
  wire _n10955_inv;
  wire _n10965_inv;
  wire _n10975_inv;
  wire _n10987_inv;
  wire _n10314_inv;
  wire _n11003_inv_4022;
  wire opsis_i2c_fx2_reset_storage_full_inv;
  wire opsisi2c_sda_oe_inv;
  wire spiflash_oe_inv;
  wire opsisi2c_storage_full_inv;
  wire _n10336_inv;
  wire _n10324_inv;
  wire _n10593_inv;
  wire opsisi2c_scl_oe_inv;
  wire \opsisi2c_state_FSM_FFd3-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In5 ;
  wire \opsisi2c_state_FSM_FFd1-In3 ;
  wire \opsisi2c_state_FSM_FFd2-In2 ;
  wire \opsisi2c_state_FSM_FFd4-In1 ;
  wire \multiplexer_state_FSM_FFd1-In1 ;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd2-In ;
  wire \multiplexer_state_FSM_FFd1-In_4039 ;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire \litedramwishbone2native_state_FSM_FFd1-In ;
  wire litedramwishbone2native_state_FSM_FFd4_4044;
  wire front_panel_switches_inv;
  wire _n10995_inv;
  wire Mcount_front_panel_count;
  wire Mcount_front_panel_count1;
  wire Mcount_front_panel_count2;
  wire Mcount_front_panel_count3;
  wire Mcount_front_panel_count4;
  wire Mcount_front_panel_count5;
  wire Mcount_front_panel_count6;
  wire Mcount_front_panel_count7;
  wire Mcount_front_panel_count8;
  wire Mcount_front_panel_count9;
  wire Mcount_front_panel_count10;
  wire Mcount_front_panel_count11;
  wire Mcount_front_panel_count12;
  wire Mcount_front_panel_count13;
  wire Mcount_front_panel_count14;
  wire Mcount_front_panel_count15;
  wire Mcount_front_panel_count16;
  wire Mcount_front_panel_count17;
  wire Mcount_front_panel_count18;
  wire Mcount_front_panel_count19;
  wire Mcount_front_panel_count20;
  wire Mcount_front_panel_count21;
  wire Mcount_front_panel_count22;
  wire Mcount_front_panel_count23;
  wire Mcount_front_panel_count24;
  wire Mcount_front_panel_count25;
  wire n2006_inv_4124;
  wire Result;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire _n10302_inv;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<4>2 ;
  wire \Result<5>2 ;
  wire \Result<6>2 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire _n10308_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n10339_inv;
  wire Mcount_suart_tx_bitcount;
  wire Mcount_suart_tx_bitcount1;
  wire Mcount_suart_tx_bitcount2;
  wire Mcount_suart_tx_bitcount3;
  wire _n10344_inv;
  wire Mcount_suart_rx_bitcount;
  wire Mcount_suart_rx_bitcount1;
  wire Mcount_suart_rx_bitcount2;
  wire Mcount_suart_rx_bitcount3;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire _n10372_inv;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<4>3 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<0>9 ;
  wire \Result<1>9 ;
  wire \Result<2>9 ;
  wire \Result<3>8 ;
  wire _n10379_inv;
  wire \Result<0>10 ;
  wire \Result<1>10 ;
  wire \Result<2>10 ;
  wire \Result<3>9 ;
  wire \Result<4>4 ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire _n10416_inv;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire \Result<3>10 ;
  wire _n10421_inv;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine0_twtpcon_count2;
  wire _n10423_inv;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine0_trascon_count1;
  wire _n10434_inv;
  wire \Result<0>13 ;
  wire \Result<1>13 ;
  wire \Result<2>13 ;
  wire \Result<3>11 ;
  wire \Result<0>14 ;
  wire \Result<1>14 ;
  wire \Result<2>14 ;
  wire \Result<0>15 ;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<0>16 ;
  wire \Result<1>16 ;
  wire \Result<2>16 ;
  wire _n10439_inv;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine1_twtpcon_count2;
  wire _n10441_inv;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine1_trascon_count1;
  wire _n10457_inv;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine2_twtpcon_count2;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n10452_inv;
  wire \Result<0>18 ;
  wire \Result<1>18 ;
  wire \Result<2>18 ;
  wire \Result<3>12 ;
  wire \Result<0>19 ;
  wire \Result<1>19 ;
  wire \Result<2>19 ;
  wire _n10459_inv;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine2_trascon_count1;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n10477_inv;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine3_trascon_count1;
  wire _n10470_inv;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21 ;
  wire \Result<3>13 ;
  wire _n10475_inv;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine3_twtpcon_count2;
  wire _n10488_inv;
  wire \Result<0>22 ;
  wire \Result<1>22 ;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire \Result<0>23 ;
  wire \Result<1>23 ;
  wire \Result<2>23 ;
  wire \Result<0>24 ;
  wire \Result<1>24 ;
  wire \Result<2>24 ;
  wire \Result<0>25 ;
  wire \Result<1>25 ;
  wire \Result<2>25 ;
  wire _n10493_inv;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine4_twtpcon_count2;
  wire _n10495_inv;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine4_trascon_count1;
  wire \Result<0>26 ;
  wire \Result<1>26 ;
  wire \Result<2>26 ;
  wire _n10506_inv;
  wire \Result<0>27 ;
  wire \Result<1>27 ;
  wire \Result<2>27 ;
  wire \Result<3>15 ;
  wire _n10511_inv;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine5_twtpcon_count2;
  wire _n10513_inv;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine5_trascon_count1;
  wire _n10524_inv;
  wire \Result<0>28 ;
  wire \Result<1>28 ;
  wire \Result<2>28 ;
  wire \Result<3>16 ;
  wire \Result<0>29 ;
  wire \Result<1>29 ;
  wire \Result<2>29 ;
  wire \Result<0>30 ;
  wire \Result<1>30 ;
  wire \Result<2>30 ;
  wire \Result<0>31 ;
  wire \Result<1>31 ;
  wire \Result<2>31 ;
  wire _n10529_inv;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine6_twtpcon_count2;
  wire _n10531_inv;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine6_trascon_count1;
  wire _n10547_inv;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count1;
  wire Mcount_basesoc_sdram_bankmachine7_twtpcon_count2;
  wire \Result<0>32 ;
  wire \Result<1>32 ;
  wire \Result<2>32 ;
  wire _n10542_inv;
  wire \Result<0>33 ;
  wire \Result<1>33 ;
  wire \Result<2>33 ;
  wire \Result<3>17 ;
  wire _n10559_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire _n10549_inv;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count;
  wire Mcount_basesoc_sdram_bankmachine7_trascon_count1;
  wire _n10551_inv;
  wire Mcount_basesoc_sdram_twtrcon_count;
  wire Mcount_basesoc_sdram_twtrcon_count1;
  wire Mcount_basesoc_sdram_twtrcon_count2;
  wire _n10565_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv;
  wire _n10999_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire \Result<3>18 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire \Result<3>19 ;
  wire Result2;
  wire write_ctrl;
  wire write_ctrl1_4610;
  wire write_ctrl2_4611;
  wire write_ctrl3_4612;
  wire write_ctrl4_4613;
  wire write_ctrl5_4614;
  wire write_ctrl6_4615;
  wire write_ctrl7_4616;
  wire write_ctrl8_4617;
  wire write_ctrl9_4618;
  wire write_ctrl10_4619;
  wire write_ctrl11_4620;
  wire write_ctrl12_4621;
  wire write_ctrl13_4622;
  wire write_ctrl14_4623;
  wire write_ctrl15_4624;
  wire write_ctrl16_4625;
  wire write_ctrl17_4626;
  wire write_ctrl18_4627;
  wire write_ctrl19_4628;
  wire write_ctrl20_4629;
  wire write_ctrl21_4630;
  wire write_ctrl22_4631;
  wire write_ctrl23_4632;
  wire write_ctrl24_4633;
  wire write_ctrl25_4634;
  wire write_ctrl26_4635;
  wire write_ctrl27_4636;
  wire write_ctrl28_4637;
  wire write_ctrl29_4638;
  wire write_ctrl30_4639;
  wire write_ctrl31_4640;
  wire write_ctrl32_4641;
  wire write_ctrl33_4642;
  wire write_ctrl34_4643;
  wire write_ctrl35_4644;
  wire write_ctrl36_4645;
  wire write_ctrl37_4646;
  wire write_ctrl38_4647;
  wire write_ctrl39_4648;
  wire write_ctrl40_4649;
  wire write_ctrl41_4650;
  wire write_ctrl42_4651;
  wire write_ctrl43_4652;
  wire write_ctrl44_4653;
  wire write_ctrl45_4654;
  wire write_ctrl46_4655;
  wire write_ctrl47_4656;
  wire write_ctrl48_4657;
  wire write_ctrl49_4658;
  wire write_ctrl50_4659;
  wire write_ctrl51_4660;
  wire write_ctrl52_4661;
  wire write_ctrl53_4662;
  wire write_ctrl54_4663;
  wire write_ctrl55_4664;
  wire write_ctrl56_4665;
  wire write_ctrl57_4666;
  wire write_ctrl58_4667;
  wire write_ctrl59_4668;
  wire write_ctrl60_4669;
  wire write_ctrl61_4670;
  wire write_ctrl62_4671;
  wire write_ctrl63_4672;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N42;
  wire N43;
  wire N44;
  wire N45;
  wire N46;
  wire N47;
  wire N48;
  wire N49;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N106;
  wire N107;
  wire N108;
  wire N109;
  wire N110;
  wire N111;
  wire N112;
  wire N113;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N170;
  wire N171;
  wire N172;
  wire N173;
  wire N174;
  wire N175;
  wire N176;
  wire N177;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N234;
  wire N235;
  wire N236;
  wire N237;
  wire N238;
  wire N239;
  wire N240;
  wire N241;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N298;
  wire N299;
  wire N300;
  wire N301;
  wire N302;
  wire N303;
  wire N304;
  wire N305;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N362;
  wire N363;
  wire N364;
  wire N365;
  wire N366;
  wire N367;
  wire N368;
  wire N369;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N426;
  wire N427;
  wire N428;
  wire N429;
  wire N430;
  wire N431;
  wire N432;
  wire N433;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire N490;
  wire N491;
  wire N492;
  wire N493;
  wire N494;
  wire N495;
  wire N496;
  wire N497;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N559;
  wire N560;
  wire N561;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N623;
  wire N624;
  wire N625;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N687;
  wire N688;
  wire N689;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire N751;
  wire N752;
  wire N753;
  wire N786;
  wire N787;
  wire N788;
  wire N789;
  wire N790;
  wire N791;
  wire N792;
  wire N793;
  wire N794;
  wire N795;
  wire N796;
  wire N797;
  wire N798;
  wire N799;
  wire N800;
  wire N801;
  wire N802;
  wire N803;
  wire N804;
  wire N805;
  wire N806;
  wire N807;
  wire N808;
  wire N809;
  wire N810;
  wire N811;
  wire N812;
  wire N813;
  wire N814;
  wire N815;
  wire N816;
  wire N817;
  wire N850;
  wire N851;
  wire N852;
  wire N853;
  wire N854;
  wire N855;
  wire N856;
  wire N857;
  wire N858;
  wire N859;
  wire N860;
  wire N861;
  wire N862;
  wire N863;
  wire N864;
  wire N865;
  wire N866;
  wire N867;
  wire N868;
  wire N869;
  wire N870;
  wire N871;
  wire N872;
  wire N873;
  wire N874;
  wire N875;
  wire N876;
  wire N877;
  wire N878;
  wire N879;
  wire N880;
  wire N881;
  wire N914;
  wire N915;
  wire N916;
  wire N917;
  wire N918;
  wire N919;
  wire N920;
  wire N921;
  wire N922;
  wire N923;
  wire N924;
  wire N925;
  wire N926;
  wire N927;
  wire N928;
  wire N929;
  wire N930;
  wire N931;
  wire N932;
  wire N933;
  wire N934;
  wire N935;
  wire N936;
  wire N937;
  wire N938;
  wire N939;
  wire N940;
  wire N941;
  wire N942;
  wire N943;
  wire N944;
  wire N945;
  wire N978;
  wire N979;
  wire N980;
  wire N981;
  wire N982;
  wire N983;
  wire N984;
  wire N985;
  wire N986;
  wire N987;
  wire N988;
  wire N989;
  wire N990;
  wire N991;
  wire N992;
  wire N993;
  wire N994;
  wire N995;
  wire N996;
  wire N997;
  wire N998;
  wire N999;
  wire N1000;
  wire N1001;
  wire N1002;
  wire N1003;
  wire N1004;
  wire N1005;
  wire N1006;
  wire N1007;
  wire N1008;
  wire N1009;
  wire inst_LPM_FF_3_5185;
  wire inst_LPM_FF_2_5186;
  wire inst_LPM_FF_1_5187;
  wire inst_LPM_FF_0_5188;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_5192;
  wire cache_state_FSM_FFd2_5193;
  wire \bankmachine2_state_FSM_FFd3-In ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire bankmachine2_state_FSM_FFd3_5197;
  wire bankmachine2_state_FSM_FFd2_5198;
  wire \bankmachine0_state_FSM_FFd3-In ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire bankmachine0_state_FSM_FFd3_5202;
  wire bankmachine0_state_FSM_FFd2_5203;
  wire \bankmachine1_state_FSM_FFd3-In ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire bankmachine1_state_FSM_FFd3_5207;
  wire bankmachine1_state_FSM_FFd2_5208;
  wire \bankmachine5_state_FSM_FFd3-In ;
  wire \bankmachine5_state_FSM_FFd2-In ;
  wire \bankmachine5_state_FSM_FFd1-In ;
  wire bankmachine5_state_FSM_FFd3_5212;
  wire bankmachine5_state_FSM_FFd2_5213;
  wire \bankmachine3_state_FSM_FFd3-In ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire bankmachine3_state_FSM_FFd3_5217;
  wire bankmachine3_state_FSM_FFd2_5218;
  wire \bankmachine4_state_FSM_FFd3-In ;
  wire \bankmachine4_state_FSM_FFd2-In ;
  wire \bankmachine4_state_FSM_FFd1-In ;
  wire bankmachine4_state_FSM_FFd3_5222;
  wire bankmachine4_state_FSM_FFd2_5223;
  wire \bankmachine6_state_FSM_FFd3-In ;
  wire \bankmachine6_state_FSM_FFd2-In ;
  wire \bankmachine6_state_FSM_FFd1-In ;
  wire bankmachine6_state_FSM_FFd3_5227;
  wire bankmachine6_state_FSM_FFd2_5228;
  wire \bankmachine7_state_FSM_FFd3-In ;
  wire \bankmachine7_state_FSM_FFd2-In ;
  wire \bankmachine7_state_FSM_FFd1-In ;
  wire bankmachine7_state_FSM_FFd3_5232;
  wire bankmachine7_state_FSM_FFd2_5233;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5236 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5238 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ;
  wire basesoc_sdram_choose_cmd_grant_SF2;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5258 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5260 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ;
  wire basesoc_sdram_choose_req_grant_SF90;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire opsis_i2c_slave_addr_re_0;
  wire half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1607_o1_5279;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5280 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5282 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5284 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5286 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5288 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5290 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5292 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5294 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5296 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5298 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5300 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5302 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5304 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5306 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5308 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5310 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5312 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5314 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5316 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5318 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5320 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5322 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5324 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5326 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5328 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5330 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5332 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5334 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5336 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5338 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5340 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> ;
  wire basesoc_sdram_cmd_valid_mmx_out;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire basesoc_sdram_cmd_valid_mmx_out5;
  wire basesoc_sdram_cmd_valid_mmx_out6;
  wire basesoc_sdram_cmd_valid_mmx_out7;
  wire \Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> ;
  wire \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5442 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5443 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5444 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5445 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5446 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5447 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5448 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5449 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5450 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5451 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5452 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5453 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5454 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5455 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5456 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5457 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5458 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5459 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5460 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5461 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5462 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5463 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5464 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5465 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5466 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5467 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5468 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5469 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5470 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5471 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5472 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5473 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5474 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5475 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5476 ;
  wire \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5477 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5478 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5479 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5480 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5481 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5482 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5483 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5484 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5485 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5486 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5487 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5488 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5489 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5490 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5491 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5492 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5493 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5494 ;
  wire \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5495 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5496 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5497 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5498 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5499 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5500 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5501 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5502 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5503 ;
  wire \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5504 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5505 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5506 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5507 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5508 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5509 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5510 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5511 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5512 ;
  wire \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5513 ;
  wire \Madd_n6113_lut[2] ;
  wire \Madd_n6113_lut[4] ;
  wire \Madd_n6113_lut[5] ;
  wire \Madd_n6113_lut[7] ;
  wire \Madd_n6113_lut[9] ;
  wire \Madd_n6113_lut[10] ;
  wire \Madd_n6113_lut[11] ;
  wire \Madd_n6113_lut[12] ;
  wire \Madd_n6113_lut[13] ;
  wire \Madd_n6113_lut[14] ;
  wire \Madd_n6113_lut[15] ;
  wire \Madd_n6113_lut[17] ;
  wire \Madd_n6113_lut[18] ;
  wire \Madd_n6113_lut[20] ;
  wire \Madd_n6113_lut[23] ;
  wire \Madd_n6117_lut[2] ;
  wire \Madd_n6117_lut[4] ;
  wire \Madd_n6117_lut[5] ;
  wire \Madd_n6117_lut[7] ;
  wire \Madd_n6117_lut[9] ;
  wire \Madd_n6117_lut[10] ;
  wire \Madd_n6117_lut[11] ;
  wire \Madd_n6117_lut[12] ;
  wire \Madd_n6117_lut[13] ;
  wire \Madd_n6117_lut[14] ;
  wire \Madd_n6117_lut[15] ;
  wire \Madd_n6117_lut[17] ;
  wire \Madd_n6117_lut[18] ;
  wire \Madd_n6117_lut[20] ;
  wire \Madd_n6117_lut[23] ;
  wire Mmux__n10145_4_5604;
  wire Mmux__n10145_3_5605;
  wire opsis_i2c_samp_carry_5606;
  wire spiflash_clk_5607;
  wire opsis_i2c_samp_count_1_5608;
  wire mux100_8_5635;
  wire mux100_133_5636;
  wire mux100_132_5637;
  wire mux100_125_5638;
  wire mux100_71_5639;
  wire mux100_131_5640;
  wire mux100_124_5641;
  wire mux100_123_5642;
  wire mux100_113_5643;
  wire mux100_7_5644;
  wire mux100_13_5645;
  wire mux100_122_5646;
  wire mux100_121_5647;
  wire mux100_112_5648;
  wire mux100_6_5649;
  wire mux100_12_5650;
  wire mux100_111_5651;
  wire mux100_11_5652;
  wire mux100_10_5653;
  wire mux101_8_5654;
  wire mux101_133_5655;
  wire mux101_132_5656;
  wire mux101_125_5657;
  wire mux101_71_5658;
  wire mux101_131_5659;
  wire mux101_124_5660;
  wire mux101_123_5661;
  wire mux101_113_5662;
  wire mux101_7_5663;
  wire mux101_13_5664;
  wire mux101_122_5665;
  wire mux101_121_5666;
  wire mux101_112_5667;
  wire mux101_6_5668;
  wire mux101_12_5669;
  wire mux101_111_5670;
  wire mux101_11_5671;
  wire mux101_10_5672;
  wire mux102_8_5673;
  wire mux102_133_5674;
  wire mux102_132_5675;
  wire mux102_125_5676;
  wire mux102_71_5677;
  wire mux102_131_5678;
  wire mux102_124_5679;
  wire mux102_123_5680;
  wire mux102_113_5681;
  wire mux102_7_5682;
  wire mux102_13_5683;
  wire mux102_122_5684;
  wire mux102_121_5685;
  wire mux102_112_5686;
  wire mux102_6_5687;
  wire mux102_12_5688;
  wire mux102_111_5689;
  wire mux102_11_5690;
  wire mux102_10_5691;
  wire mux105_8_5692;
  wire mux105_133_5693;
  wire mux105_132_5694;
  wire mux105_125_5695;
  wire mux105_71_5696;
  wire mux105_131_5697;
  wire mux105_124_5698;
  wire mux105_123_5699;
  wire mux105_113_5700;
  wire mux105_13_5701;
  wire mux105_122_5702;
  wire mux105_121_5703;
  wire mux105_112_5704;
  wire mux105_12_5705;
  wire mux105_111_5706;
  wire mux105_11_5707;
  wire mux105_10_5708;
  wire mux103_8_5709;
  wire mux103_133_5710;
  wire mux103_132_5711;
  wire mux103_125_5712;
  wire mux103_71_5713;
  wire mux103_131_5714;
  wire mux103_124_5715;
  wire mux103_123_5716;
  wire mux103_113_5717;
  wire mux103_7_5718;
  wire mux103_13_5719;
  wire mux103_122_5720;
  wire mux103_121_5721;
  wire mux103_112_5722;
  wire mux103_6_5723;
  wire mux103_12_5724;
  wire mux103_111_5725;
  wire mux103_11_5726;
  wire mux103_10_5727;
  wire mux104_8_5728;
  wire mux104_133_5729;
  wire mux104_132_5730;
  wire mux104_125_5731;
  wire mux104_71_5732;
  wire mux104_131_5733;
  wire mux104_124_5734;
  wire mux104_123_5735;
  wire mux104_113_5736;
  wire mux104_7_5737;
  wire mux104_13_5738;
  wire mux104_122_5739;
  wire mux104_121_5740;
  wire mux104_112_5741;
  wire mux104_6_5742;
  wire mux104_12_5743;
  wire mux104_111_5744;
  wire mux104_11_5745;
  wire mux104_10_5746;
  wire mux106_133_5747;
  wire mux106_132_5748;
  wire mux106_125_5749;
  wire mux106_71_5750;
  wire mux106_131_5751;
  wire mux106_124_5752;
  wire mux106_123_5753;
  wire mux106_112_5754;
  wire mux106_13_5755;
  wire mux106_122_5756;
  wire mux106_121_5757;
  wire mux106_111_5758;
  wire mux106_6_5759;
  wire mux106_10_f7_5760;
  wire mux106_12_5761;
  wire mux106_11_5762;
  wire \basesoc_interface_adr<2>1 ;
  wire mux107_14_5764;
  wire mux107_133_5765;
  wire mux107_132_5766;
  wire mux107_125_5767;
  wire mux107_71_5768;
  wire mux107_131_5769;
  wire mux107_124_5770;
  wire mux107_123_5771;
  wire mux107_112_5772;
  wire mux107_13_5773;
  wire mux107_122_5774;
  wire mux107_121_5775;
  wire mux107_111_5776;
  wire mux107_6_5777;
  wire mux107_10_f7_5778;
  wire mux107_12_5779;
  wire mux107_11_5780;
  wire \basesoc_interface_adr<2>11_5781 ;
  wire inst_LPM_MUX_4_f7_5924;
  wire inst_LPM_MUX_6_5925;
  wire inst_LPM_MUX_51_5926;
  wire inst_LPM_MUX_3_f7_5927;
  wire inst_LPM_MUX_5_5928;
  wire inst_LPM_MUX_4_5929;
  wire inst_LPM_MUX1_4_f7_5930;
  wire inst_LPM_MUX1_6_5931;
  wire inst_LPM_MUX1_51_5932;
  wire inst_LPM_MUX1_3_f7_5933;
  wire inst_LPM_MUX1_5_5934;
  wire inst_LPM_MUX1_4_5935;
  wire inst_LPM_MUX2_4_f7_5936;
  wire inst_LPM_MUX2_6_5937;
  wire inst_LPM_MUX2_51_5938;
  wire inst_LPM_MUX2_3_f7_5939;
  wire inst_LPM_MUX2_5_5940;
  wire inst_LPM_MUX2_4_5941;
  wire inst_LPM_MUX5_4_f7_5942;
  wire inst_LPM_MUX5_6_5943;
  wire inst_LPM_MUX5_51_5944;
  wire inst_LPM_MUX5_3_f7_5945;
  wire inst_LPM_MUX5_5_5946;
  wire inst_LPM_MUX5_4_5947;
  wire inst_LPM_MUX3_4_f7_5948;
  wire inst_LPM_MUX3_6_5949;
  wire inst_LPM_MUX3_51_5950;
  wire inst_LPM_MUX3_3_f7_5951;
  wire inst_LPM_MUX3_5_5952;
  wire inst_LPM_MUX3_4_5953;
  wire inst_LPM_MUX4_4_f7_5954;
  wire inst_LPM_MUX4_6_5955;
  wire inst_LPM_MUX4_51_5956;
  wire inst_LPM_MUX4_3_f7_5957;
  wire inst_LPM_MUX4_5_5958;
  wire inst_LPM_MUX4_4_5959;
  wire inst_LPM_MUX6_4_f7_5960;
  wire inst_LPM_MUX6_6_5961;
  wire inst_LPM_MUX6_51_5962;
  wire inst_LPM_MUX6_3_f7_5963;
  wire inst_LPM_MUX6_5_5964;
  wire inst_LPM_MUX6_4_5965;
  wire inst_LPM_MUX7_4_f7_5966;
  wire inst_LPM_MUX7_6_5967;
  wire inst_LPM_MUX7_51_5968;
  wire inst_LPM_MUX7_3_f7_5969;
  wire inst_LPM_MUX7_5_5970;
  wire inst_LPM_MUX7_4_5971;
  wire inst_LPM_MUX10_4_f7_5972;
  wire inst_LPM_MUX10_6_5973;
  wire inst_LPM_MUX10_51_5974;
  wire inst_LPM_MUX10_3_f7_5975;
  wire inst_LPM_MUX10_5_5976;
  wire inst_LPM_MUX10_4_5977;
  wire inst_LPM_MUX8_4_f7_5978;
  wire inst_LPM_MUX8_6_5979;
  wire inst_LPM_MUX8_51_5980;
  wire inst_LPM_MUX8_3_f7_5981;
  wire inst_LPM_MUX8_5_5982;
  wire inst_LPM_MUX8_4_5983;
  wire inst_LPM_MUX9_4_f7_5984;
  wire inst_LPM_MUX9_6_5985;
  wire inst_LPM_MUX9_51_5986;
  wire inst_LPM_MUX9_3_f7_5987;
  wire inst_LPM_MUX9_5_5988;
  wire inst_LPM_MUX9_4_5989;
  wire inst_LPM_MUX11_4_f7_5990;
  wire inst_LPM_MUX11_6_5991;
  wire inst_LPM_MUX11_51_5992;
  wire inst_LPM_MUX11_3_f7_5993;
  wire inst_LPM_MUX11_5_5994;
  wire inst_LPM_MUX11_4_5995;
  wire inst_LPM_MUX12_4_f7_5996;
  wire inst_LPM_MUX12_6_5997;
  wire inst_LPM_MUX12_51_5998;
  wire inst_LPM_MUX12_3_f7_5999;
  wire inst_LPM_MUX12_5_6000;
  wire inst_LPM_MUX12_4_6001;
  wire inst_LPM_MUX15_4_f7_6002;
  wire inst_LPM_MUX15_6_6003;
  wire inst_LPM_MUX15_51_6004;
  wire inst_LPM_MUX15_3_f7_6005;
  wire inst_LPM_MUX15_5_6006;
  wire inst_LPM_MUX15_4_6007;
  wire inst_LPM_MUX13_4_f7_6008;
  wire inst_LPM_MUX13_6_6009;
  wire inst_LPM_MUX13_51_6010;
  wire inst_LPM_MUX13_3_f7_6011;
  wire inst_LPM_MUX13_5_6012;
  wire inst_LPM_MUX13_4_6013;
  wire inst_LPM_MUX14_4_f7_6014;
  wire inst_LPM_MUX14_6_6015;
  wire inst_LPM_MUX14_51_6016;
  wire inst_LPM_MUX14_3_f7_6017;
  wire inst_LPM_MUX14_5_6018;
  wire inst_LPM_MUX14_4_6019;
  wire inst_LPM_MUX16_4_f7_6020;
  wire inst_LPM_MUX16_6_6021;
  wire inst_LPM_MUX16_51_6022;
  wire inst_LPM_MUX16_3_f7_6023;
  wire inst_LPM_MUX16_5_6024;
  wire inst_LPM_MUX16_4_6025;
  wire inst_LPM_MUX17_4_f7_6026;
  wire inst_LPM_MUX17_6_6027;
  wire inst_LPM_MUX17_51_6028;
  wire inst_LPM_MUX17_3_f7_6029;
  wire inst_LPM_MUX17_5_6030;
  wire inst_LPM_MUX17_4_6031;
  wire inst_LPM_MUX20_4_f7_6032;
  wire inst_LPM_MUX20_6_6033;
  wire inst_LPM_MUX20_51_6034;
  wire inst_LPM_MUX20_3_f7_6035;
  wire inst_LPM_MUX20_5_6036;
  wire inst_LPM_MUX20_4_6037;
  wire inst_LPM_MUX18_4_f7_6038;
  wire inst_LPM_MUX18_6_6039;
  wire inst_LPM_MUX18_51_6040;
  wire inst_LPM_MUX18_3_f7_6041;
  wire inst_LPM_MUX18_5_6042;
  wire inst_LPM_MUX18_4_6043;
  wire inst_LPM_MUX19_4_f7_6044;
  wire inst_LPM_MUX19_6_6045;
  wire inst_LPM_MUX19_51_6046;
  wire inst_LPM_MUX19_3_f7_6047;
  wire inst_LPM_MUX19_5_6048;
  wire inst_LPM_MUX19_4_6049;
  wire inst_LPM_MUX21_4_f7_6050;
  wire inst_LPM_MUX21_6_6051;
  wire inst_LPM_MUX21_51_6052;
  wire inst_LPM_MUX21_3_f7_6053;
  wire inst_LPM_MUX21_5_6054;
  wire inst_LPM_MUX21_4_6055;
  wire inst_LPM_MUX22_4_f7_6056;
  wire inst_LPM_MUX22_6_6057;
  wire inst_LPM_MUX22_51_6058;
  wire inst_LPM_MUX22_3_f7_6059;
  wire inst_LPM_MUX22_5_6060;
  wire inst_LPM_MUX22_4_6061;
  wire inst_LPM_MUX25_4_f7_6062;
  wire inst_LPM_MUX25_6_6063;
  wire inst_LPM_MUX25_51_6064;
  wire inst_LPM_MUX25_3_f7_6065;
  wire inst_LPM_MUX25_5_6066;
  wire inst_LPM_MUX25_4_6067;
  wire inst_LPM_MUX23_4_f7_6068;
  wire inst_LPM_MUX23_6_6069;
  wire inst_LPM_MUX23_51_6070;
  wire inst_LPM_MUX23_3_f7_6071;
  wire inst_LPM_MUX23_5_6072;
  wire inst_LPM_MUX23_4_6073;
  wire inst_LPM_MUX24_4_f7_6074;
  wire inst_LPM_MUX24_6_6075;
  wire inst_LPM_MUX24_51_6076;
  wire inst_LPM_MUX24_3_f7_6077;
  wire inst_LPM_MUX24_5_6078;
  wire inst_LPM_MUX24_4_6079;
  wire inst_LPM_MUX26_4_f7_6080;
  wire inst_LPM_MUX26_6_6081;
  wire inst_LPM_MUX26_51_6082;
  wire inst_LPM_MUX26_3_f7_6083;
  wire inst_LPM_MUX26_5_6084;
  wire inst_LPM_MUX26_4_6085;
  wire inst_LPM_MUX27_4_f7_6086;
  wire inst_LPM_MUX27_6_6087;
  wire inst_LPM_MUX27_51_6088;
  wire inst_LPM_MUX27_3_f7_6089;
  wire inst_LPM_MUX27_5_6090;
  wire inst_LPM_MUX27_4_6091;
  wire inst_LPM_MUX28_4_f7_6092;
  wire inst_LPM_MUX28_6_6093;
  wire inst_LPM_MUX28_51_6094;
  wire inst_LPM_MUX28_3_f7_6095;
  wire inst_LPM_MUX28_5_6096;
  wire inst_LPM_MUX28_4_6097;
  wire inst_LPM_MUX29_4_f7_6098;
  wire inst_LPM_MUX29_6_6099;
  wire inst_LPM_MUX29_51_6100;
  wire inst_LPM_MUX29_3_f7_6101;
  wire inst_LPM_MUX29_5_6102;
  wire inst_LPM_MUX29_4_6103;
  wire inst_LPM_MUX30_4_f7_6104;
  wire inst_LPM_MUX30_6_6105;
  wire inst_LPM_MUX30_51_6106;
  wire inst_LPM_MUX30_3_f7_6107;
  wire inst_LPM_MUX30_5_6108;
  wire inst_LPM_MUX30_4_6109;
  wire inst_LPM_MUX31_4_f7_6110;
  wire inst_LPM_MUX31_6_6111;
  wire inst_LPM_MUX31_51_6112;
  wire inst_LPM_MUX31_3_f7_6113;
  wire inst_LPM_MUX31_5_6114;
  wire inst_LPM_MUX31_4_6115;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_6116 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_6117 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_6118 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_6119 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_6120 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_6121 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_6122 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_6123 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_6124 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_6125 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_6126 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_6127 ;
  wire \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_6128 ;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129;
  wire basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130;
  wire basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131;
  wire \basesoc_slave_sel<0><28>1 ;
  wire _n120051_6133;
  wire \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ;
  wire \spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_6135 ;
  wire basesoc_port_cmd_ready2_6136;
  wire \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_6137 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6138 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6139 ;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1 ;
  wire \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<1>2_6141 ;
  wire \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>1 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT31 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ;
  wire basesoc_port_cmd_ready12;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT115 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6150;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6151;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6152;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6153;
  wire Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6154;
  wire Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6155;
  wire Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6156;
  wire Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6157;
  wire \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ;
  wire \basesoc_slave_sel<0><28>11_6159 ;
  wire basesoc_port_cmd_ready3_6160;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6161;
  wire _n119691;
  wire GND_1_o_GND_1_o_MUX_747_o1_6163;
  wire basesoc_port_cmd_ready14_6164;
  wire _n120171;
  wire basesoc_port_cmd_ready131;
  wire Mmux_GND_1_o_GND_1_o_MUX_736_o11;
  wire \n0763<3>1 ;
  wire \n0850<3>1 ;
  wire litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11;
  wire basesoc_port_cmd_ready4;
  wire \Mmux_basesoc_data_port_dat_w<0>111_6172 ;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ;
  wire array_muxed17_INV_392_o2;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT511 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT311_6177 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT611 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT312 ;
  wire \Mmux_basesoc_data_port_dat_w<0>113 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata114;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6184 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6185 ;
  wire basesoc_port_cmd_ready32_6186;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o1;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ;
  wire \minerva_cpu/logic/Mmux_$next\result91 ;
  wire \minerva_cpu/logic/Mmux_$next\result81 ;
  wire \minerva_cpu/logic/Mmux_$next\result71 ;
  wire \minerva_cpu/logic/Mmux_$next\result61 ;
  wire \minerva_cpu/logic/Mmux_$next\result51 ;
  wire \minerva_cpu/logic/Mmux_$next\result41 ;
  wire \minerva_cpu/logic/Mmux_$next\result321 ;
  wire \minerva_cpu/logic/Mmux_$next\result311 ;
  wire \minerva_cpu/logic/Mmux_$next\result301 ;
  wire \minerva_cpu/logic/Mmux_$next\result33 ;
  wire \minerva_cpu/logic/Mmux_$next\result291 ;
  wire \minerva_cpu/logic/Mmux_$next\result281 ;
  wire \minerva_cpu/logic/Mmux_$next\result251 ;
  wire \minerva_cpu/logic/Mmux_$next\result241 ;
  wire \minerva_cpu/logic/Mmux_$next\result221 ;
  wire \minerva_cpu/logic/Mmux_$next\result211 ;
  wire \minerva_cpu/logic/Mmux_$next\result201 ;
  wire \minerva_cpu/logic/Mmux_$next\result210 ;
  wire \minerva_cpu/logic/Mmux_$next\result191 ;
  wire \minerva_cpu/logic/Mmux_$next\result181 ;
  wire \minerva_cpu/logic/Mmux_$next\result171 ;
  wire \minerva_cpu/logic/Mmux_$next\result161 ;
  wire \minerva_cpu/logic/Mmux_$next\result151 ;
  wire \minerva_cpu/logic/Mmux_$next\result141 ;
  wire \minerva_cpu/logic/Mmux_$next\result131 ;
  wire \minerva_cpu/logic/Mmux_$next\result112 ;
  wire \minerva_cpu/logic/Mmux_$next\result101 ;
  wire \minerva_cpu/Mmux_$next\d_src1101_6220 ;
  wire \minerva_cpu/Mmux_$next\d_src2101_6221 ;
  wire \minerva_cpu/logic/Mmux_$next\result110 ;
  wire \minerva_cpu/f/$18_valid$8_Select_3_o ;
  wire \minerva_cpu/d/$17_valid$4_Select_3_o ;
  wire \minerva_cpu/compare/$91_6225 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<31>_6226 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<30>_6227 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<30>_6228 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<29>_6229 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<29>_6230 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<28>_6231 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<28>_6232 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<27>_6233 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<27>_6234 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<26>_6235 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<26>_6236 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<25>_6237 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<25>_6238 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<24>_6239 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<24>_6240 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<23>_6241 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<23>_6242 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<22>_6243 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<22>_6244 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<21>_6245 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<21>_6246 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<20>_6247 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<20>_6248 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<19>_6249 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<19>_6250 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<18>_6251 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<18>_6252 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<17>_6253 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<17>_6254 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<16>_6255 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<16>_6256 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<15>_6257 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<15>_6258 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<14>_6259 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<14>_6260 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<13>_6261 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<13>_6262 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<12>_6263 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<12>_6264 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<11>_6265 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<11>_6266 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<10>_6267 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<10>_6268 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<9>_6269 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<9>_6270 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<8>_6271 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<8>_6272 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<7>_6273 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<7>_6274 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<6>_6275 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<6>_6276 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<5>_6277 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<5>_6278 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<4>_6279 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<4>_6280 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<3>_6281 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<3>_6282 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<2>_6283 ;
  wire \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<2>_6284 ;
  wire \minerva_cpu/$209 ;
  wire \minerva_cpu/compare_condition_met ;
  wire \minerva_cpu/predict_d_branch_taken ;
  wire \minerva_cpu/decoder_illegal ;
  wire \minerva_cpu/decoder_mret ;
  wire \minerva_cpu/decoder_ebreak ;
  wire \minerva_cpu/decoder_ecall ;
  wire \minerva_cpu/decoder_csr_we ;
  wire \minerva_cpu/decoder_sext ;
  wire \minerva_cpu/decoder_shift ;
  wire \minerva_cpu/decoder_logic ;
  wire \minerva_cpu/decoder_compare ;
  wire \minerva_cpu/decoder_store ;
  wire \minerva_cpu/decoder_load ;
  wire \minerva_cpu/decoder_bypass_x ;
  wire \minerva_cpu/decoder_rd_we ;
  wire \minerva_cpu/decoder_jump ;
  wire \minerva_cpu/decoder_branch ;
  wire \minerva_cpu/decoder_lui ;
  wire \minerva_cpu/decoder_rs2_re ;
  wire \minerva_cpu/decoder_csr ;
  wire \minerva_cpu/$195 ;
  wire \minerva_cpu/$183 ;
  wire \minerva_cpu/$258_6562 ;
  wire \minerva_cpu/adder_carry ;
  wire \minerva_cpu/adder_result[0] ;
  wire \minerva_cpu/adder_result[1] ;
  wire \minerva_cpu/adder_result[2] ;
  wire \minerva_cpu/adder_result[5] ;
  wire \minerva_cpu/adder_result[6] ;
  wire \minerva_cpu/adder_result[7] ;
  wire \minerva_cpu/adder_result[8] ;
  wire \minerva_cpu/adder_result[9] ;
  wire \minerva_cpu/adder_result[10] ;
  wire \minerva_cpu/adder_result[11] ;
  wire \minerva_cpu/adder_result[12] ;
  wire \minerva_cpu/adder_result[13] ;
  wire \minerva_cpu/adder_result[14] ;
  wire \minerva_cpu/adder_result[15] ;
  wire \minerva_cpu/adder_result[16] ;
  wire \minerva_cpu/adder_result[17] ;
  wire \minerva_cpu/adder_result[18] ;
  wire \minerva_cpu/adder_result[19] ;
  wire \minerva_cpu/adder_result[20] ;
  wire \minerva_cpu/adder_result[21] ;
  wire \minerva_cpu/adder_result[22] ;
  wire \minerva_cpu/adder_result[23] ;
  wire \minerva_cpu/adder_result[24] ;
  wire \minerva_cpu/adder_result[25] ;
  wire \minerva_cpu/adder_result[26] ;
  wire \minerva_cpu/adder_result[27] ;
  wire \minerva_cpu/adder_result[28] ;
  wire \minerva_cpu/adder_result[29] ;
  wire \minerva_cpu/adder_result[30] ;
  wire \minerva_cpu/adder_result[31] ;
  wire \minerva_cpu/$175 ;
  wire \minerva_cpu/$199 ;
  wire \minerva_cpu/$187 ;
  wire \minerva_cpu/$135 ;
  wire \minerva_cpu/$285 ;
  wire \minerva_cpu/$250 ;
  wire \minerva_cpu/$279 ;
  wire \minerva_cpu/$266 ;
  wire \minerva_cpu/$179 ;
  wire \minerva_cpu/$421 ;
  wire \minerva_cpu/$281 ;
  wire \minerva_cpu/$268 ;
  wire \minerva_cpu/$291 ;
  wire \minerva_cpu/csrf_irq_mask_we ;
  wire \minerva_cpu/csrf_mip_we ;
  wire \minerva_cpu/csrf_mscratch_we ;
  wire \minerva_cpu/csrf_mtvec_we ;
  wire \minerva_cpu/csrf_misa_we ;
  wire \minerva_cpu/csrf_mstatus_we ;
  wire \minerva_cpu/csrf_mstatus_w__mie ;
  wire \minerva_cpu/payload__load$120_6979 ;
  wire \minerva_cpu/payload__instruction$40[20] ;
  wire \minerva_cpu/payload__instruction$40[21] ;
  wire \minerva_cpu/payload__instruction$40[22] ;
  wire \minerva_cpu/payload__instruction$40[23] ;
  wire \minerva_cpu/payload__instruction$40[24] ;
  wire \minerva_cpu/payload__instruction$40[25] ;
  wire \minerva_cpu/payload__instruction$40[26] ;
  wire \minerva_cpu/payload__instruction$40[27] ;
  wire \minerva_cpu/csrf_port__addr[8] ;
  wire \minerva_cpu/payload__instruction$40[29] ;
  wire \minerva_cpu/payload__instruction$40[30] ;
  wire \minerva_cpu/payload__instruction$40[31] ;
  wire \minerva_cpu/csrf_port__addr[12] ;
  wire \minerva_cpu/w_valid_r_6993 ;
  wire \minerva_cpu/payload__misaligned_fetch$35_6994 ;
  wire \minerva_cpu/payload__misaligned_fetch$39_7025 ;
  wire \minerva_cpu/payload__misaligned_fetch$45_7059 ;
  wire \minerva_cpu/payload__bus_error$74_7060 ;
  wire \minerva_cpu/payload__rd_we$48_7071 ;
  wire \minerva_cpu/payload__rs1_re$49_7072 ;
  wire \minerva_cpu/payload__bypass_x$53_7094 ;
  wire \minerva_cpu/payload__bypass_m$54_7095 ;
  wire \minerva_cpu/payload__load$56_7129 ;
  wire \minerva_cpu/payload__store$57_7130 ;
  wire \minerva_cpu/payload__adder_sub$58_7131 ;
  wire \minerva_cpu/payload__compare$66_7132 ;
  wire \minerva_cpu/payload__logic$59_7133 ;
  wire \minerva_cpu/payload__shift$62_7134 ;
  wire \minerva_cpu/payload__direction$63_7135 ;
  wire \minerva_cpu/payload__sext$64_7136 ;
  wire \minerva_cpu/payload__jump$65_7137 ;
  wire \minerva_cpu/payload__branch$67_7138 ;
  wire \minerva_cpu/payload__rd_we$116_7139 ;
  wire \minerva_cpu/payload__csr$70_7140 ;
  wire \minerva_cpu/payload__csr_adr$71[2] ;
  wire \minerva_cpu/payload__csr_adr$71[3] ;
  wire \minerva_cpu/payload__csr_adr$71[4] ;
  wire \minerva_cpu/payload__csr_adr$71[5] ;
  wire \minerva_cpu/payload__csr_adr$71[6] ;
  wire \minerva_cpu/payload__csr_adr$71[7] ;
  wire \minerva_cpu/payload__csr_adr$71[11] ;
  wire \minerva_cpu/payload__csr_we$72_7151 ;
  wire \minerva_cpu/payload__ecall$75_7152 ;
  wire \minerva_cpu/payload__ebreak$76_7153 ;
  wire \minerva_cpu/payload__mret$77_7154 ;
  wire \minerva_cpu/payload__illegal$78_7155 ;
  wire \minerva_cpu/payload__branch_predict_taken_7252 ;
  wire \minerva_cpu/payload__csr_adr$71[0] ;
  wire \minerva_cpu/payload__csr_adr$71[1] ;
  wire \minerva_cpu/payload__rd_we$84_7290 ;
  wire \minerva_cpu/payload__bypass_m$86_7291 ;
  wire \minerva_cpu/payload__load$91_7292 ;
  wire \minerva_cpu/payload__compare$98_7296 ;
  wire \minerva_cpu/payload__shift$89_7297 ;
  wire \minerva_cpu/payload__exception$110_7298 ;
  wire \minerva_cpu/payload__mret$109_7299 ;
  wire \minerva_cpu/payload__condition_met$103_7300 ;
  wire \minerva_cpu/payload__branch_taken$106_7301 ;
  wire \minerva_cpu/payload__branch_predict_taken$107_7334 ;
  wire \minerva_cpu/f_valid$10 ;
  wire \minerva_cpu/x/valid$1_7368 ;
  wire \minerva_cpu/m/valid$1_7369 ;
  wire \minerva_cpu/m_stall ;
  wire \minerva_cpu/f/valid$1_7371 ;
  wire \minerva_cpu/d_valid$14 ;
  wire \minerva_cpu/d/valid$1_7373 ;
  wire \minerva_cpu/d_stall ;
  wire \minerva_cpu/a/valid_7375 ;
  wire \minerva_cpu/exception/mip_r__meip_7470 ;
  wire \minerva_cpu/exception/mip_r__seip_7471 ;
  wire \minerva_cpu/exception/mip_r__ueip_7472 ;
  wire \minerva_cpu/exception/mip_r__mtip_7473 ;
  wire \minerva_cpu/exception/mip_r__stip_7474 ;
  wire \minerva_cpu/exception/mip_r__utip_7475 ;
  wire \minerva_cpu/exception/mip_r__msip_7476 ;
  wire \minerva_cpu/exception/mip_r__ssip_7477 ;
  wire \minerva_cpu/exception/mip_r__usip_7478 ;
  wire \minerva_cpu/exception/mcause_r__interrupt_7479 ;
  wire \minerva_cpu/exception/mie_r__meie_7480 ;
  wire \minerva_cpu/exception/mie_r__seie_7481 ;
  wire \minerva_cpu/exception/mie_r__ueie_7482 ;
  wire \minerva_cpu/exception/mie_r__mtie_7483 ;
  wire \minerva_cpu/exception/mie_r__stie_7484 ;
  wire \minerva_cpu/exception/mie_r__utie_7485 ;
  wire \minerva_cpu/exception/mie_r__msie_7486 ;
  wire \minerva_cpu/exception/mie_r__ssie_7487 ;
  wire \minerva_cpu/exception/mie_r__usie_7488 ;
  wire \minerva_cpu/exception/mstatus_r__sd_7489 ;
  wire \minerva_cpu/exception/mstatus_r__tsr_7490 ;
  wire \minerva_cpu/exception/mstatus_r__tw_7491 ;
  wire \minerva_cpu/exception/mstatus_r__tvm_7492 ;
  wire \minerva_cpu/exception/mstatus_r__mxr_7493 ;
  wire \minerva_cpu/exception/mstatus_r__sum_7494 ;
  wire \minerva_cpu/exception/mstatus_r__mprv_7495 ;
  wire \minerva_cpu/exception/mstatus_r__spp_7496 ;
  wire \minerva_cpu/exception/mstatus_r__mpie_7497 ;
  wire \minerva_cpu/exception/mstatus_r__spie_7498 ;
  wire \minerva_cpu/exception/mstatus_r__upie_7499 ;
  wire \minerva_cpu/exception/mstatus_r__mie_7500 ;
  wire \minerva_cpu/exception/mstatus_r__sie_7501 ;
  wire \minerva_cpu/exception/mstatus_r__uie_7502 ;
  wire \minerva_cpu/f_x_raise ;
  wire \minerva_cpu/exception/trap_pe/$11 ;
  wire \minerva_cpu/exception/_n0410_inv ;
  wire \minerva_cpu/exception/_n0393_inv ;
  wire \minerva_cpu/exception/mstatus_r__mie_x_mret_MUX_1778_o ;
  wire \minerva_cpu/exception/trap_pe_n ;
  wire \minerva_cpu/exception/mcause_r__interrupt_mcause_r__interrupt_MUX_1821_o ;
  wire \minerva_cpu/exception/$7 ;
  wire \minerva_cpu/fetch/_n0080_inv ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<0> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<1> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<2> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<3> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<4> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<5> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<6> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<7> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<8> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<9> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<10> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<11> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<12> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<13> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<14> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<15> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<16> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<17> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<18> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<19> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<20> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<21> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<22> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<23> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<24> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<25> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<26> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<27> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<28> ;
  wire \minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<29> ;
  wire \minerva_cpu/payload__bus_error$41_7923 ;
  wire \minerva_cpu/fetch/f_bus_error$5_7924 ;
  wire \minerva_cpu/payload__instruction$40[0] ;
  wire \minerva_cpu/payload__instruction$40[1] ;
  wire \minerva_cpu/payload__instruction$40[2] ;
  wire \minerva_cpu/payload__instruction$40[3] ;
  wire \minerva_cpu/payload__instruction$40[4] ;
  wire \minerva_cpu/payload__instruction$40[5] ;
  wire \minerva_cpu/payload__instruction$40[6] ;
  wire \minerva_cpu/payload__instruction$40[7] ;
  wire \minerva_cpu/payload__instruction$40[8] ;
  wire \minerva_cpu/payload__instruction$40[9] ;
  wire \minerva_cpu/payload__instruction$40[10] ;
  wire \minerva_cpu/payload__instruction$40[11] ;
  wire \minerva_cpu/payload__instruction$40[12] ;
  wire \minerva_cpu/payload__instruction$40[13] ;
  wire \minerva_cpu/payload__instruction$40[14] ;
  wire \minerva_cpu/payload__instruction$40[15] ;
  wire \minerva_cpu/payload__instruction$40[16] ;
  wire \minerva_cpu/payload__instruction$40[17] ;
  wire \minerva_cpu/payload__instruction$40[18] ;
  wire \minerva_cpu/payload__instruction$40[19] ;
  wire \minerva_cpu/fetch/$1/$1 ;
  wire \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ;
  wire \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ;
  wire \minerva_cpu/loadstore/_n0113_inv ;
  wire \minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<0> ;
  wire \minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<1> ;
  wire \minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<2> ;
  wire \minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<3> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<0> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<1> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<2> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<3> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<4> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<5> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<6> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<7> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<8> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<9> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<10> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<11> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<12> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<13> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<14> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<15> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<16> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<17> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<18> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<19> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<20> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<21> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<22> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<23> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<24> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<25> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<26> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<27> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<28> ;
  wire \minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<29> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<0> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<1> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<2> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<3> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<4> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<5> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<6> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<7> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<8> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<9> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<10> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<11> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<12> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<13> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<14> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<15> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<16> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<17> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<18> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<19> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<20> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<21> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<22> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<23> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<24> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<25> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<26> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<27> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<28> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<29> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<30> ;
  wire \minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<31> ;
  wire \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result1631 ;
  wire \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ;
  wire \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ;
  wire \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ;
  wire \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ;
  wire \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result161 ;
  wire \minerva_cpu/shifter/Sh791 ;
  wire \minerva_cpu/shifter/Sh781 ;
  wire \minerva_cpu/shifter/Sh771 ;
  wire \minerva_cpu/shifter/Sh761 ;
  wire \minerva_cpu/shifter/Sh711 ;
  wire \minerva_cpu/shifter/Sh701 ;
  wire \minerva_cpu/shifter/Sh710 ;
  wire \minerva_cpu/shifter/Sh691 ;
  wire \minerva_cpu/shifter/Sh681 ;
  wire \minerva_cpu/shifter/Sh51 ;
  wire \minerva_cpu/shifter/Sh32 ;
  wire \minerva_cpu/shifter/Sh271_8124 ;
  wire \minerva_cpu/shifter/Sh251_8125 ;
  wire \minerva_cpu/shifter/Sh231 ;
  wire \minerva_cpu/shifter/Sh211 ;
  wire \minerva_cpu/shifter/Sh191 ;
  wire \minerva_cpu/shifter/Sh171 ;
  wire \minerva_cpu/shifter/Sh1510 ;
  wire \minerva_cpu/shifter/Sh1310 ;
  wire \minerva_cpu/shifter/Sh112 ;
  wire \minerva_cpu/shifter/Sh102 ;
  wire \minerva_cpu/shifter/Sh111 ;
  wire \minerva_cpu/shifter/Sh831 ;
  wire \minerva_cpu/shifter/Sh821 ;
  wire \minerva_cpu/shifter/Sh811 ;
  wire \minerva_cpu/shifter/Sh801 ;
  wire \minerva_cpu/shifter/Sh751 ;
  wire \minerva_cpu/shifter/Sh741 ;
  wire \minerva_cpu/shifter/Sh731 ;
  wire \minerva_cpu/shifter/Sh721 ;
  wire \minerva_cpu/shifter/Sh671 ;
  wire \minerva_cpu/shifter/Sh661 ;
  wire \minerva_cpu/shifter/Sh651 ;
  wire \minerva_cpu/shifter/Sh641 ;
  wire \minerva_cpu/shifter/Sh281_8147 ;
  wire \minerva_cpu/shifter/Sh261_8148 ;
  wire \minerva_cpu/shifter/Sh241_8149 ;
  wire \minerva_cpu/shifter/Sh221 ;
  wire \minerva_cpu/shifter/Sh201 ;
  wire \minerva_cpu/shifter/Sh181 ;
  wire \minerva_cpu/shifter/Sh161 ;
  wire \minerva_cpu/shifter/Sh1410 ;
  wire \minerva_cpu/shifter/Sh121 ;
  wire \minerva_cpu/shifter/Sh101 ;
  wire \minerva_cpu/shifter/Sh810 ;
  wire \minerva_cpu/shifter/Sh61 ;
  wire \minerva_cpu/shifter/Sh41 ;
  wire \minerva_cpu/shifter/Sh210 ;
  wire \minerva_cpu/shifter/Sh110 ;
  wire \minerva_cpu/shifter/Sh159 ;
  wire \minerva_cpu/shifter/Sh158 ;
  wire \minerva_cpu/shifter/Sh157 ;
  wire \minerva_cpu/shifter/Sh156 ;
  wire \minerva_cpu/shifter/Sh155 ;
  wire \minerva_cpu/shifter/Sh154 ;
  wire \minerva_cpu/shifter/Sh153 ;
  wire \minerva_cpu/shifter/Sh152 ;
  wire \minerva_cpu/shifter/Sh151 ;
  wire \minerva_cpu/shifter/Sh150 ;
  wire \minerva_cpu/shifter/Sh149 ;
  wire \minerva_cpu/shifter/Sh148 ;
  wire \minerva_cpu/shifter/Sh147 ;
  wire \minerva_cpu/shifter/Sh146 ;
  wire \minerva_cpu/shifter/Sh145 ;
  wire \minerva_cpu/shifter/Sh144 ;
  wire \minerva_cpu/shifter/Sh143_8178 ;
  wire \minerva_cpu/shifter/Sh142_8179 ;
  wire \minerva_cpu/shifter/Sh141_8180 ;
  wire \minerva_cpu/shifter/Sh140_8181 ;
  wire \minerva_cpu/shifter/Sh139_8182 ;
  wire \minerva_cpu/shifter/Sh138_8183 ;
  wire \minerva_cpu/shifter/Sh137_8184 ;
  wire \minerva_cpu/shifter/Sh136 ;
  wire \minerva_cpu/shifter/Sh135 ;
  wire \minerva_cpu/shifter/Sh134 ;
  wire \minerva_cpu/shifter/Sh133 ;
  wire \minerva_cpu/shifter/Sh132 ;
  wire \minerva_cpu/shifter/Sh131_8190 ;
  wire \minerva_cpu/shifter/Sh130_8191 ;
  wire \minerva_cpu/shifter/Sh129_8192 ;
  wire \minerva_cpu/shifter/Sh128 ;
  wire \minerva_cpu/shifter/Sh88 ;
  wire \minerva_cpu/shifter/Sh87 ;
  wire \minerva_cpu/shifter/Sh86 ;
  wire \minerva_cpu/shifter/Sh85 ;
  wire \minerva_cpu/shifter/Sh84 ;
  wire \minerva_cpu/shifter/Sh31 ;
  wire \minerva_cpu/shifter/Sh30_8200 ;
  wire \minerva_cpu/shifter/Sh29 ;
  wire \minerva_cpu/shifter/Sh28 ;
  wire \minerva_cpu/shifter/Sh27 ;
  wire \minerva_cpu/shifter/Sh26 ;
  wire \minerva_cpu/shifter/Sh25 ;
  wire \minerva_cpu/shifter/Sh24 ;
  wire \minerva_cpu/shifter/$3 ;
  wire \minerva_cpu/shifter/m_direction_8240 ;
  wire \minerva_cpu/csrf/$next\port__data$3<2>21 ;
  wire \minerva_cpu/csrf/$next\port__data$3<1>3 ;
  wire \minerva_cpu/csrf/$next\port__data$3<1>21 ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>11 ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ;
  wire \minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ;
  wire \minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_120_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_83_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_78_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_70_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ;
  wire \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o ;
  wire \minerva_cpu/decoder/$3732 ;
  wire \minerva_cpu/decoder/$187<6>1 ;
  wire \minerva_cpu/decoder/$2914 ;
  wire \minerva_cpu/decoder/$101<4>1 ;
  wire \minerva_cpu/decoder/Mmux_$next\immediate133_8458 ;
  wire \minerva_cpu/decoder/Mmux_$next\immediate33 ;
  wire \minerva_cpu/decoder/Mmux_$next\immediate132 ;
  wire \minerva_cpu/decoder/$5891 ;
  wire \minerva_cpu/decoder/$next\fmt[0] ;
  wire \minerva_cpu/decoder/$next\fmt[2] ;
  wire \minerva_cpu/decoder/$103 ;
  wire xilinxasyncresetsynchronizerimpl11_8465;
  wire xilinxasyncresetsynchronizerimpl12_8466;
  wire N1102;
  wire \front_panel_done<25>1_8469 ;
  wire \front_panel_done<25>2_8470 ;
  wire \front_panel_done<25>3_8471 ;
  wire \basesoc_zero_trigger_INV_287_o<31>1_8473 ;
  wire \basesoc_zero_trigger_INV_287_o<31>2_8474 ;
  wire \basesoc_zero_trigger_INV_287_o<31>3_8475 ;
  wire \basesoc_zero_trigger_INV_287_o<31>4_8476 ;
  wire \basesoc_zero_trigger_INV_287_o<31>5_8477 ;
  wire N1104;
  wire basesoc_sdram_read_available1_8479;
  wire basesoc_sdram_read_available2_8480;
  wire basesoc_sdram_write_available1_8481;
  wire basesoc_sdram_write_available2_8482;
  wire \basesoc_done<19>1_8484 ;
  wire \basesoc_done<19>2_8485 ;
  wire N1106;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_8488;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_8489;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_8490;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_8491;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_8492;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_8493;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_8494;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_8496;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_8497;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_8498;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8500;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_8501;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8502;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_8503;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8504;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_8505;
  wire basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8506;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8508 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8510 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8512 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8514 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8516 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8518 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8520 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8521 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8522 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8524 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8525 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8526 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8528 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8529 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8530 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8532 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8533 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8534 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8536 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8537 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8538 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8540 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8542 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8544 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8545 ;
  wire \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8546 ;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed0;
  wire basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_8548;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed9;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed91_8550;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8552 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8554 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8556 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8558 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8560 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8562 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8564 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8565 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8566 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_8568 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_8569 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_8570 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_8572 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_8573 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_8574 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_8576 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_8577 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_8578 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_8580 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_8581 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_8582 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8584 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8586 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_8588 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_8589 ;
  wire \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_8590 ;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed6;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed61_8592;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed10;
  wire basesoc_sdram_choose_req_grant_rhs_array_muxed101_8594;
  wire N1108;
  wire \basesoc_slave_sel<0><28>12_8596 ;
  wire \basesoc_slave_sel<0><28>13_8597 ;
  wire _n10302_inv1_8598;
  wire _n10302_inv2_8599;
  wire _n10302_inv3_8600;
  wire _n10302_inv4_8601;
  wire _n10302_inv5_8602;
  wire _n10302_inv6_8603;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_8604;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_8605;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_8606;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_8607;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5_8608;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_8609;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_8610;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1_8611;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2_8612;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3_8613;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4_8614;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5_8615;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6_8616;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7_8617;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8_8618;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2_8619;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3_8620;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4_8621;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11_8622;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12_8623;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_8625 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8626 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8627 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8628 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8629 ;
  wire Mmux_basesoc_shared_dat_r32_8630;
  wire Mmux_basesoc_shared_dat_r321_8631;
  wire Mmux_basesoc_shared_dat_r31_8632;
  wire Mmux_basesoc_shared_dat_r311_8633;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_8635;
  wire Mmux_basesoc_shared_dat_r302_8636;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_8638;
  wire Mmux_basesoc_shared_dat_r292_8639;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_8641;
  wire Mmux_basesoc_shared_dat_r282_8642;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_8644;
  wire Mmux_basesoc_shared_dat_r272_8645;
  wire Mmux_basesoc_shared_dat_r26;
  wire Mmux_basesoc_shared_dat_r261_8647;
  wire Mmux_basesoc_shared_dat_r262_8648;
  wire Mmux_basesoc_shared_dat_r25;
  wire Mmux_basesoc_shared_dat_r251_8650;
  wire Mmux_basesoc_shared_dat_r24;
  wire Mmux_basesoc_shared_dat_r241_8652;
  wire Mmux_basesoc_shared_dat_r23_8653;
  wire Mmux_basesoc_shared_dat_r231_8654;
  wire Mmux_basesoc_shared_dat_r232_8655;
  wire Mmux_basesoc_shared_dat_r22_8656;
  wire Mmux_basesoc_shared_dat_r221_8657;
  wire Mmux_basesoc_shared_dat_r21_8658;
  wire Mmux_basesoc_shared_dat_r211_8659;
  wire Mmux_basesoc_shared_dat_r20;
  wire Mmux_basesoc_shared_dat_r201_8661;
  wire Mmux_basesoc_shared_dat_r19;
  wire Mmux_basesoc_shared_dat_r191_8663;
  wire Mmux_basesoc_shared_dat_r18;
  wire Mmux_basesoc_shared_dat_r181_8665;
  wire Mmux_basesoc_shared_dat_r17;
  wire Mmux_basesoc_shared_dat_r171_8667;
  wire Mmux_basesoc_shared_dat_r16;
  wire Mmux_basesoc_shared_dat_r161_8669;
  wire Mmux_basesoc_shared_dat_r15;
  wire Mmux_basesoc_shared_dat_r151_8671;
  wire Mmux_basesoc_shared_dat_r14_8672;
  wire Mmux_basesoc_shared_dat_r141_8673;
  wire Mmux_basesoc_shared_dat_r13_8674;
  wire Mmux_basesoc_shared_dat_r131_8675;
  wire Mmux_basesoc_shared_dat_r12_8676;
  wire Mmux_basesoc_shared_dat_r121_8677;
  wire Mmux_basesoc_shared_dat_r122_8678;
  wire Mmux_basesoc_shared_dat_r11_8679;
  wire Mmux_basesoc_shared_dat_r111_8680;
  wire Mmux_basesoc_shared_dat_r10;
  wire Mmux_basesoc_shared_dat_r101_8682;
  wire Mmux_basesoc_shared_dat_r9;
  wire Mmux_basesoc_shared_dat_r91_8684;
  wire Mmux_basesoc_shared_dat_r8;
  wire Mmux_basesoc_shared_dat_r81_8686;
  wire Mmux_basesoc_shared_dat_r7;
  wire Mmux_basesoc_shared_dat_r71_8688;
  wire Mmux_basesoc_shared_dat_r6;
  wire Mmux_basesoc_shared_dat_r61_8690;
  wire Mmux_basesoc_shared_dat_r5;
  wire Mmux_basesoc_shared_dat_r51_8692;
  wire Mmux_basesoc_shared_dat_r4;
  wire Mmux_basesoc_shared_dat_r41_8694;
  wire Mmux_basesoc_shared_dat_r3;
  wire Mmux_basesoc_shared_dat_r33_8696;
  wire Mmux_basesoc_shared_dat_r2;
  wire Mmux_basesoc_shared_dat_r210;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r110;
  wire Mmux_basesoc_shared_dat_r112_8701;
  wire N1110;
  wire N1112;
  wire N1114;
  wire N1116;
  wire N1118;
  wire N1120;
  wire N1122;
  wire N1124;
  wire N1128;
  wire N1130;
  wire \basesoc_csrcon_dat_r<1>1_8712 ;
  wire \basesoc_csrcon_dat_r<1>2_8713 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_8715 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_8717 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_8719 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_8720 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33_8721 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_8723 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_8724 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43_8725 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_8727 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_8728 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53_8729 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_8731 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_8732 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63_8733 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71_8735 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72_8736 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_8737 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81_8739 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82_8740 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_8741 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8743 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8746 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8747 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8748 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8749 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8750 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8751 ;
  wire N1132;
  wire N1134;
  wire N1136;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 ;
  wire \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_8756 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8758 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_8760 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22_8761 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23_8762 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24_8763 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_8764 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_8766 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32_8767 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33_8768 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34_8769 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_8770 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_8772 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_8773 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_8774 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_8775 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45_8776 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_8778 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_8779 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_8780 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_8781 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55_8782 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_8784 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_8785 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_8786 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_8787 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65_8788 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_8790 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72_8791 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73_8792 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74_8793 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_8794 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_8796 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82_8797 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83_8798 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84_8799 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_8800 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12_8802 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_8803 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14_8804 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT17 ;
  wire Mmux_half_rate_phy_dfi_p0_wrdata1;
  wire Mmux_half_rate_phy_dfi_p0_wrdata10;
  wire Mmux_half_rate_phy_dfi_p0_wrdata11;
  wire Mmux_half_rate_phy_dfi_p0_wrdata12;
  wire Mmux_half_rate_phy_dfi_p0_wrdata13;
  wire Mmux_half_rate_phy_dfi_p0_wrdata14;
  wire Mmux_half_rate_phy_dfi_p0_wrdata15;
  wire Mmux_half_rate_phy_dfi_p0_wrdata16;
  wire Mmux_half_rate_phy_dfi_p0_wrdata17;
  wire Mmux_half_rate_phy_dfi_p0_wrdata18;
  wire Mmux_half_rate_phy_dfi_p0_wrdata19;
  wire Mmux_half_rate_phy_dfi_p0_wrdata2;
  wire Mmux_half_rate_phy_dfi_p0_wrdata20;
  wire Mmux_half_rate_phy_dfi_p0_wrdata21;
  wire Mmux_half_rate_phy_dfi_p0_wrdata22;
  wire Mmux_half_rate_phy_dfi_p0_wrdata23;
  wire Mmux_half_rate_phy_dfi_p0_wrdata24;
  wire Mmux_half_rate_phy_dfi_p0_wrdata25;
  wire Mmux_half_rate_phy_dfi_p0_wrdata26;
  wire Mmux_half_rate_phy_dfi_p0_wrdata27;
  wire Mmux_half_rate_phy_dfi_p0_wrdata28;
  wire Mmux_half_rate_phy_dfi_p0_wrdata29;
  wire Mmux_half_rate_phy_dfi_p0_wrdata3;
  wire Mmux_half_rate_phy_dfi_p0_wrdata30;
  wire Mmux_half_rate_phy_dfi_p0_wrdata31;
  wire Mmux_half_rate_phy_dfi_p0_wrdata32;
  wire Mmux_half_rate_phy_dfi_p0_wrdata4;
  wire Mmux_half_rate_phy_dfi_p0_wrdata5;
  wire Mmux_half_rate_phy_dfi_p0_wrdata6;
  wire Mmux_half_rate_phy_dfi_p0_wrdata7;
  wire Mmux_half_rate_phy_dfi_p0_wrdata8;
  wire Mmux_half_rate_phy_dfi_p0_wrdata9;
  wire Mmux_half_rate_phy_dfi_p1_wrdata1;
  wire Mmux_half_rate_phy_dfi_p1_wrdata10;
  wire Mmux_half_rate_phy_dfi_p1_wrdata11;
  wire Mmux_half_rate_phy_dfi_p1_wrdata12;
  wire Mmux_half_rate_phy_dfi_p1_wrdata13;
  wire Mmux_half_rate_phy_dfi_p1_wrdata14;
  wire Mmux_half_rate_phy_dfi_p1_wrdata15;
  wire Mmux_half_rate_phy_dfi_p1_wrdata16;
  wire Mmux_half_rate_phy_dfi_p1_wrdata17;
  wire Mmux_half_rate_phy_dfi_p1_wrdata18;
  wire Mmux_half_rate_phy_dfi_p1_wrdata19;
  wire Mmux_half_rate_phy_dfi_p1_wrdata2;
  wire Mmux_half_rate_phy_dfi_p1_wrdata20;
  wire Mmux_half_rate_phy_dfi_p1_wrdata21;
  wire Mmux_half_rate_phy_dfi_p1_wrdata22;
  wire Mmux_half_rate_phy_dfi_p1_wrdata23;
  wire Mmux_half_rate_phy_dfi_p1_wrdata24;
  wire Mmux_half_rate_phy_dfi_p1_wrdata25;
  wire Mmux_half_rate_phy_dfi_p1_wrdata26;
  wire Mmux_half_rate_phy_dfi_p1_wrdata27;
  wire Mmux_half_rate_phy_dfi_p1_wrdata28;
  wire Mmux_half_rate_phy_dfi_p1_wrdata29;
  wire Mmux_half_rate_phy_dfi_p1_wrdata3;
  wire Mmux_half_rate_phy_dfi_p1_wrdata30;
  wire Mmux_half_rate_phy_dfi_p1_wrdata31;
  wire Mmux_half_rate_phy_dfi_p1_wrdata32;
  wire Mmux_half_rate_phy_dfi_p1_wrdata4;
  wire Mmux_half_rate_phy_dfi_p1_wrdata5;
  wire Mmux_half_rate_phy_dfi_p1_wrdata6;
  wire Mmux_half_rate_phy_dfi_p1_wrdata7;
  wire Mmux_half_rate_phy_dfi_p1_wrdata8;
  wire Mmux_half_rate_phy_dfi_p1_wrdata9;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_8873 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_8874 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 ;
  wire \opsisi2c_state_FSM_FFd4-In11_8882 ;
  wire \opsisi2c_state_FSM_FFd4-In12_8883 ;
  wire \opsisi2c_state_FSM_FFd4-In13_8884 ;
  wire \opsisi2c_state_FSM_FFd1-In31_8885 ;
  wire \opsisi2c_state_FSM_FFd1-In32_8886 ;
  wire \opsisi2c_state_FSM_FFd1-In33_8887 ;
  wire \opsisi2c_state_FSM_FFd1-In34_8888 ;
  wire \opsisi2c_state_FSM_FFd2-In51_8889 ;
  wire \opsisi2c_state_FSM_FFd2-In52_8890 ;
  wire \opsisi2c_state_FSM_FFd2-In53_8891 ;
  wire \opsisi2c_state_FSM_FFd2-In54_8892 ;
  wire basesoc_port_cmd_ready1_8893;
  wire basesoc_port_cmd_ready5_8894;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8895 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8896 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8897 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8898 ;
  wire N1138;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8900 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8901 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8902 ;
  wire N1140;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8904 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8905 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8906 ;
  wire \cache_state_FSM_FFd3-In1 ;
  wire \cache_state_FSM_FFd3-In2_8908 ;
  wire \multiplexer_state_FSM_FFd2-In1_8909 ;
  wire \multiplexer_state_FSM_FFd2-In2_8910 ;
  wire \multiplexer_state_FSM_FFd2-In3_8911 ;
  wire \multiplexer_state_FSM_FFd2-In5_8912 ;
  wire \multiplexer_state_FSM_FFd1-In11_8913 ;
  wire \multiplexer_state_FSM_FFd1-In12_8914 ;
  wire \multiplexer_state_FSM_FFd1-In13_8915 ;
  wire \opsisi2c_state_FSM_FFd3-In31_8916 ;
  wire \opsisi2c_state_FSM_FFd3-In32_8917 ;
  wire N1142;
  wire N1144;
  wire N1146;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o1_8921;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o2_8922;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o3_8923;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o4_8924;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o5_8925;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o6_8926;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o7_8927;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o8_8928;
  wire roundrobin0_grant_roundrobin7_grant_OR_551_o9_8929;
  wire \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ;
  wire N1148;
  wire N1150;
  wire N1152;
  wire N1154;
  wire N1156;
  wire N1158;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT1 ;
  wire \basesoc_csrcon_dat_r<0>1_8938 ;
  wire \basesoc_csrcon_dat_r<0>2_8939 ;
  wire N1160;
  wire N1162;
  wire N1164;
  wire N1166;
  wire N1168;
  wire N1170;
  wire \bankmachine0_state_FSM_FFd3-In1_8946 ;
  wire N1172;
  wire \bankmachine0_state_FSM_FFd1-In1_8948 ;
  wire N1174;
  wire \bankmachine1_state_FSM_FFd3-In1_8950 ;
  wire N1176;
  wire \bankmachine1_state_FSM_FFd1-In1_8952 ;
  wire N1178;
  wire \bankmachine2_state_FSM_FFd3-In1_8954 ;
  wire N1180;
  wire \bankmachine2_state_FSM_FFd1-In1_8956 ;
  wire N1182;
  wire \bankmachine3_state_FSM_FFd3-In1_8958 ;
  wire N1184;
  wire \bankmachine3_state_FSM_FFd1-In1_8960 ;
  wire N1186;
  wire \bankmachine4_state_FSM_FFd3-In1_8962 ;
  wire N1188;
  wire \bankmachine4_state_FSM_FFd1-In1_8964 ;
  wire N1190;
  wire \bankmachine5_state_FSM_FFd3-In1_8966 ;
  wire N1192;
  wire \bankmachine5_state_FSM_FFd1-In1_8968 ;
  wire N1194;
  wire \bankmachine6_state_FSM_FFd3-In1_8970 ;
  wire N1196;
  wire \bankmachine6_state_FSM_FFd1-In1_8972 ;
  wire N1198;
  wire \bankmachine7_state_FSM_FFd3-In1_8974 ;
  wire N1200;
  wire \bankmachine7_state_FSM_FFd1-In1_8976 ;
  wire N1202;
  wire N1208;
  wire basesoc_port_cmd_ready41_8979;
  wire basesoc_port_cmd_ready42_8980;
  wire N1212;
  wire N1214;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT21_8984 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22_8985 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23_8986 ;
  wire \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>12_8987 ;
  wire \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>13_8988 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT11_8990 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT12_8991 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13_8992 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT14_8993 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT15_8994 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62_8996 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63_8997 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT81_8999 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT83 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT84_9001 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT71_9003 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT72_9004 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT73_9005 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT74_9006 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT31_9008 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT32_9009 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT33_9010 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT34_9011 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9014 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT51_9016 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT52_9017 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT53_9018 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT54_9019 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT55_9020 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT56_9021 ;
  wire Mmux_array_muxed211;
  wire Mmux_array_muxed2111_9023;
  wire Mmux_array_muxed2112_9024;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9025 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_9026 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_9027 ;
  wire N1218;
  wire \minerva_cpu/Mmux_$next\x_result271 ;
  wire \minerva_cpu/Mmux_$next\x_result261 ;
  wire \minerva_cpu/Mmux_$next\x_result23 ;
  wire \minerva_cpu/Mmux_$next\x_result231_9032 ;
  wire N1222;
  wire \minerva_cpu/Mmux_$next\d_src28 ;
  wire \minerva_cpu/Mmux_$next\d_src281_9035 ;
  wire \minerva_cpu/Mmux_$next\d_src282_9036 ;
  wire \minerva_cpu/Mmux_$next\d_src283_9037 ;
  wire \minerva_cpu/Mmux_$next\d_src284_9038 ;
  wire \minerva_cpu/Mmux_$next\d_src285_9039 ;
  wire \minerva_cpu/Mmux_$next\d_src286_9040 ;
  wire \minerva_cpu/Mmux_$next\d_src264_9041 ;
  wire \minerva_cpu/Mmux_$next\d_src2641_9042 ;
  wire \minerva_cpu/Mmux_$next\d_src2642_9043 ;
  wire \minerva_cpu/Mmux_$next\d_src2643_9044 ;
  wire \minerva_cpu/Mmux_$next\d_src2644_9045 ;
  wire \minerva_cpu/Mmux_$next\d_src2645_9046 ;
  wire \minerva_cpu/Mmux_$next\d_src2647 ;
  wire \minerva_cpu/Mmux_$next\d_src262_9048 ;
  wire \minerva_cpu/Mmux_$next\d_src2621_9049 ;
  wire \minerva_cpu/Mmux_$next\d_src2622_9050 ;
  wire \minerva_cpu/Mmux_$next\d_src2623_9051 ;
  wire \minerva_cpu/Mmux_$next\d_src2624_9052 ;
  wire \minerva_cpu/Mmux_$next\d_src2625_9053 ;
  wire \minerva_cpu/Mmux_$next\d_src2627 ;
  wire \minerva_cpu/Mmux_$next\d_src260 ;
  wire \minerva_cpu/Mmux_$next\d_src2601_9056 ;
  wire \minerva_cpu/Mmux_$next\d_src2602_9057 ;
  wire \minerva_cpu/Mmux_$next\d_src2603_9058 ;
  wire \minerva_cpu/Mmux_$next\d_src2604_9059 ;
  wire \minerva_cpu/Mmux_$next\d_src2605_9060 ;
  wire \minerva_cpu/Mmux_$next\d_src2607 ;
  wire \minerva_cpu/Mmux_$next\d_src26 ;
  wire \minerva_cpu/Mmux_$next\d_src261_9063 ;
  wire \minerva_cpu/Mmux_$next\d_src263_9064 ;
  wire \minerva_cpu/Mmux_$next\d_src265_9065 ;
  wire \minerva_cpu/Mmux_$next\d_src266_9066 ;
  wire \minerva_cpu/Mmux_$next\d_src267 ;
  wire \minerva_cpu/Mmux_$next\d_src269_9068 ;
  wire \minerva_cpu/Mmux_$next\d_src258 ;
  wire \minerva_cpu/Mmux_$next\d_src2581_9070 ;
  wire \minerva_cpu/Mmux_$next\d_src2582_9071 ;
  wire \minerva_cpu/Mmux_$next\d_src2583_9072 ;
  wire \minerva_cpu/Mmux_$next\d_src2584_9073 ;
  wire \minerva_cpu/Mmux_$next\d_src2585_9074 ;
  wire \minerva_cpu/Mmux_$next\d_src2586_9075 ;
  wire \minerva_cpu/Mmux_$next\d_src2587_9076 ;
  wire \minerva_cpu/Mmux_$next\d_src256 ;
  wire \minerva_cpu/Mmux_$next\d_src2561_9078 ;
  wire \minerva_cpu/Mmux_$next\d_src2562_9079 ;
  wire \minerva_cpu/Mmux_$next\d_src2563_9080 ;
  wire \minerva_cpu/Mmux_$next\d_src2564_9081 ;
  wire \minerva_cpu/Mmux_$next\d_src2565_9082 ;
  wire \minerva_cpu/Mmux_$next\d_src2567 ;
  wire \minerva_cpu/Mmux_$next\d_src254 ;
  wire \minerva_cpu/Mmux_$next\d_src2541_9085 ;
  wire \minerva_cpu/Mmux_$next\d_src2542_9086 ;
  wire \minerva_cpu/Mmux_$next\d_src2543_9087 ;
  wire \minerva_cpu/Mmux_$next\d_src2544_9088 ;
  wire \minerva_cpu/Mmux_$next\d_src2545_9089 ;
  wire \minerva_cpu/Mmux_$next\d_src2547 ;
  wire \minerva_cpu/Mmux_$next\d_src252 ;
  wire \minerva_cpu/Mmux_$next\d_src2521_9092 ;
  wire \minerva_cpu/Mmux_$next\d_src2522_9093 ;
  wire \minerva_cpu/Mmux_$next\d_src2523_9094 ;
  wire \minerva_cpu/Mmux_$next\d_src2524_9095 ;
  wire \minerva_cpu/Mmux_$next\d_src2525_9096 ;
  wire \minerva_cpu/Mmux_$next\d_src2527 ;
  wire \minerva_cpu/Mmux_$next\d_src250 ;
  wire \minerva_cpu/Mmux_$next\d_src2501_9099 ;
  wire \minerva_cpu/Mmux_$next\d_src2502_9100 ;
  wire \minerva_cpu/Mmux_$next\d_src2503_9101 ;
  wire \minerva_cpu/Mmux_$next\d_src2504_9102 ;
  wire \minerva_cpu/Mmux_$next\d_src2505_9103 ;
  wire \minerva_cpu/Mmux_$next\d_src2506_9104 ;
  wire \minerva_cpu/Mmux_$next\d_src248_9105 ;
  wire \minerva_cpu/Mmux_$next\d_src2481_9106 ;
  wire \minerva_cpu/Mmux_$next\d_src2482_9107 ;
  wire \minerva_cpu/Mmux_$next\d_src2483_9108 ;
  wire \minerva_cpu/Mmux_$next\d_src2484_9109 ;
  wire \minerva_cpu/Mmux_$next\d_src2485_9110 ;
  wire \minerva_cpu/Mmux_$next\d_src2486_9111 ;
  wire \minerva_cpu/Mmux_$next\d_src2487_9112 ;
  wire \minerva_cpu/Mmux_$next\d_src246_9113 ;
  wire \minerva_cpu/Mmux_$next\d_src2461_9114 ;
  wire \minerva_cpu/Mmux_$next\d_src2462_9115 ;
  wire \minerva_cpu/Mmux_$next\d_src2463_9116 ;
  wire \minerva_cpu/Mmux_$next\d_src2464_9117 ;
  wire \minerva_cpu/Mmux_$next\d_src2465_9118 ;
  wire \minerva_cpu/Mmux_$next\d_src2466_9119 ;
  wire \minerva_cpu/Mmux_$next\d_src2467_9120 ;
  wire \minerva_cpu/Mmux_$next\d_src244_9121 ;
  wire \minerva_cpu/Mmux_$next\d_src2441_9122 ;
  wire \minerva_cpu/Mmux_$next\d_src2442_9123 ;
  wire \minerva_cpu/Mmux_$next\d_src2443_9124 ;
  wire \minerva_cpu/Mmux_$next\d_src2444_9125 ;
  wire \minerva_cpu/Mmux_$next\d_src2445_9126 ;
  wire \minerva_cpu/Mmux_$next\d_src242_9127 ;
  wire \minerva_cpu/Mmux_$next\d_src2421_9128 ;
  wire \minerva_cpu/Mmux_$next\d_src2422_9129 ;
  wire \minerva_cpu/Mmux_$next\d_src2423_9130 ;
  wire \minerva_cpu/Mmux_$next\d_src2424_9131 ;
  wire \minerva_cpu/Mmux_$next\d_src2425_9132 ;
  wire \minerva_cpu/Mmux_$next\d_src240 ;
  wire \minerva_cpu/Mmux_$next\d_src2401_9134 ;
  wire \minerva_cpu/Mmux_$next\d_src2402_9135 ;
  wire \minerva_cpu/Mmux_$next\d_src2403_9136 ;
  wire \minerva_cpu/Mmux_$next\d_src2404_9137 ;
  wire \minerva_cpu/Mmux_$next\d_src2405_9138 ;
  wire \minerva_cpu/Mmux_$next\d_src24 ;
  wire \minerva_cpu/Mmux_$next\d_src241_9140 ;
  wire \minerva_cpu/Mmux_$next\d_src243_9141 ;
  wire \minerva_cpu/Mmux_$next\d_src245_9142 ;
  wire \minerva_cpu/Mmux_$next\d_src247_9143 ;
  wire \minerva_cpu/Mmux_$next\d_src249_9144 ;
  wire \minerva_cpu/Mmux_$next\d_src2410 ;
  wire \minerva_cpu/Mmux_$next\d_src2411 ;
  wire \minerva_cpu/Mmux_$next\d_src238 ;
  wire \minerva_cpu/Mmux_$next\d_src2381_9148 ;
  wire \minerva_cpu/Mmux_$next\d_src2382_9149 ;
  wire \minerva_cpu/Mmux_$next\d_src2383_9150 ;
  wire \minerva_cpu/Mmux_$next\d_src2384_9151 ;
  wire \minerva_cpu/Mmux_$next\d_src2385_9152 ;
  wire \minerva_cpu/Mmux_$next\d_src236 ;
  wire \minerva_cpu/Mmux_$next\d_src2361_9154 ;
  wire \minerva_cpu/Mmux_$next\d_src2362_9155 ;
  wire \minerva_cpu/Mmux_$next\d_src2363_9156 ;
  wire \minerva_cpu/Mmux_$next\d_src2364_9157 ;
  wire \minerva_cpu/Mmux_$next\d_src2365_9158 ;
  wire \minerva_cpu/Mmux_$next\d_src2366_9159 ;
  wire \minerva_cpu/Mmux_$next\d_src2367_9160 ;
  wire \minerva_cpu/Mmux_$next\d_src234 ;
  wire \minerva_cpu/Mmux_$next\d_src2341_9162 ;
  wire \minerva_cpu/Mmux_$next\d_src2342_9163 ;
  wire \minerva_cpu/Mmux_$next\d_src2343_9164 ;
  wire \minerva_cpu/Mmux_$next\d_src2344_9165 ;
  wire \minerva_cpu/Mmux_$next\d_src2345_9166 ;
  wire \minerva_cpu/Mmux_$next\d_src2346_9167 ;
  wire \minerva_cpu/Mmux_$next\d_src2347_9168 ;
  wire \minerva_cpu/Mmux_$next\d_src232 ;
  wire \minerva_cpu/Mmux_$next\d_src2321_9170 ;
  wire \minerva_cpu/Mmux_$next\d_src2322_9171 ;
  wire \minerva_cpu/Mmux_$next\d_src2323_9172 ;
  wire \minerva_cpu/Mmux_$next\d_src2324_9173 ;
  wire \minerva_cpu/Mmux_$next\d_src2325_9174 ;
  wire \minerva_cpu/Mmux_$next\d_src2326_9175 ;
  wire \minerva_cpu/Mmux_$next\d_src2327_9176 ;
  wire \minerva_cpu/Mmux_$next\d_src230 ;
  wire \minerva_cpu/Mmux_$next\d_src2301_9178 ;
  wire \minerva_cpu/Mmux_$next\d_src2302_9179 ;
  wire \minerva_cpu/Mmux_$next\d_src2303_9180 ;
  wire \minerva_cpu/Mmux_$next\d_src2304_9181 ;
  wire \minerva_cpu/Mmux_$next\d_src2305_9182 ;
  wire \minerva_cpu/Mmux_$next\d_src2306_9183 ;
  wire \minerva_cpu/Mmux_$next\d_src228_9184 ;
  wire \minerva_cpu/Mmux_$next\d_src2281_9185 ;
  wire \minerva_cpu/Mmux_$next\d_src2282_9186 ;
  wire \minerva_cpu/Mmux_$next\d_src2283_9187 ;
  wire \minerva_cpu/Mmux_$next\d_src2284_9188 ;
  wire \minerva_cpu/Mmux_$next\d_src2285_9189 ;
  wire \minerva_cpu/Mmux_$next\d_src2286_9190 ;
  wire \minerva_cpu/Mmux_$next\d_src226_9191 ;
  wire \minerva_cpu/Mmux_$next\d_src2261_9192 ;
  wire \minerva_cpu/Mmux_$next\d_src2262_9193 ;
  wire \minerva_cpu/Mmux_$next\d_src2263_9194 ;
  wire \minerva_cpu/Mmux_$next\d_src2264_9195 ;
  wire \minerva_cpu/Mmux_$next\d_src2265_9196 ;
  wire \minerva_cpu/Mmux_$next\d_src2266_9197 ;
  wire \minerva_cpu/Mmux_$next\d_src224_9198 ;
  wire \minerva_cpu/Mmux_$next\d_src2241_9199 ;
  wire \minerva_cpu/Mmux_$next\d_src2242_9200 ;
  wire \minerva_cpu/Mmux_$next\d_src2243_9201 ;
  wire \minerva_cpu/Mmux_$next\d_src2244_9202 ;
  wire \minerva_cpu/Mmux_$next\d_src2245_9203 ;
  wire \minerva_cpu/Mmux_$next\d_src2246_9204 ;
  wire \minerva_cpu/Mmux_$next\d_src2247_9205 ;
  wire \minerva_cpu/Mmux_$next\d_src222_9206 ;
  wire \minerva_cpu/Mmux_$next\d_src2221_9207 ;
  wire \minerva_cpu/Mmux_$next\d_src2222_9208 ;
  wire \minerva_cpu/Mmux_$next\d_src2223_9209 ;
  wire \minerva_cpu/Mmux_$next\d_src2224_9210 ;
  wire \minerva_cpu/Mmux_$next\d_src2225_9211 ;
  wire \minerva_cpu/Mmux_$next\d_src2226_9212 ;
  wire \minerva_cpu/Mmux_$next\d_src220 ;
  wire \minerva_cpu/Mmux_$next\d_src2201_9214 ;
  wire \minerva_cpu/Mmux_$next\d_src2202_9215 ;
  wire \minerva_cpu/Mmux_$next\d_src2203_9216 ;
  wire \minerva_cpu/Mmux_$next\d_src2204_9217 ;
  wire \minerva_cpu/Mmux_$next\d_src2205_9218 ;
  wire \minerva_cpu/Mmux_$next\d_src2206_9219 ;
  wire \minerva_cpu/Mmux_$next\d_src22 ;
  wire \minerva_cpu/Mmux_$next\d_src221_9221 ;
  wire \minerva_cpu/Mmux_$next\d_src223_9222 ;
  wire \minerva_cpu/Mmux_$next\d_src225_9223 ;
  wire \minerva_cpu/Mmux_$next\d_src227_9224 ;
  wire \minerva_cpu/Mmux_$next\d_src229_9225 ;
  wire \minerva_cpu/Mmux_$next\d_src2210 ;
  wire \minerva_cpu/Mmux_$next\d_src2211 ;
  wire \minerva_cpu/Mmux_$next\d_src218 ;
  wire \minerva_cpu/Mmux_$next\d_src2181_9229 ;
  wire \minerva_cpu/Mmux_$next\d_src2182_9230 ;
  wire \minerva_cpu/Mmux_$next\d_src2183_9231 ;
  wire \minerva_cpu/Mmux_$next\d_src2184_9232 ;
  wire \minerva_cpu/Mmux_$next\d_src2185_9233 ;
  wire \minerva_cpu/Mmux_$next\d_src2186_9234 ;
  wire \minerva_cpu/Mmux_$next\d_src216 ;
  wire \minerva_cpu/Mmux_$next\d_src2161_9236 ;
  wire \minerva_cpu/Mmux_$next\d_src2162_9237 ;
  wire \minerva_cpu/Mmux_$next\d_src2163_9238 ;
  wire \minerva_cpu/Mmux_$next\d_src2164_9239 ;
  wire \minerva_cpu/Mmux_$next\d_src2165_9240 ;
  wire \minerva_cpu/Mmux_$next\d_src2166_9241 ;
  wire \minerva_cpu/Mmux_$next\d_src214 ;
  wire \minerva_cpu/Mmux_$next\d_src2141_9243 ;
  wire \minerva_cpu/Mmux_$next\d_src2142_9244 ;
  wire \minerva_cpu/Mmux_$next\d_src2143_9245 ;
  wire \minerva_cpu/Mmux_$next\d_src2144_9246 ;
  wire \minerva_cpu/Mmux_$next\d_src2145_9247 ;
  wire \minerva_cpu/Mmux_$next\d_src2146_9248 ;
  wire \minerva_cpu/Mmux_$next\d_src212 ;
  wire \minerva_cpu/Mmux_$next\d_src2121_9250 ;
  wire \minerva_cpu/Mmux_$next\d_src2122_9251 ;
  wire \minerva_cpu/Mmux_$next\d_src2123_9252 ;
  wire \minerva_cpu/Mmux_$next\d_src2124_9253 ;
  wire \minerva_cpu/Mmux_$next\d_src2125_9254 ;
  wire \minerva_cpu/Mmux_$next\d_src2126_9255 ;
  wire \minerva_cpu/Mmux_$next\d_src210 ;
  wire \minerva_cpu/Mmux_$next\d_src2102_9257 ;
  wire \minerva_cpu/Mmux_$next\d_src2103_9258 ;
  wire \minerva_cpu/Mmux_$next\d_src2104_9259 ;
  wire \minerva_cpu/Mmux_$next\d_src2105_9260 ;
  wire \minerva_cpu/Mmux_$next\d_src2106_9261 ;
  wire \minerva_cpu/Mmux_$next\d_src2107_9262 ;
  wire \minerva_cpu/d/$37 ;
  wire \minerva_cpu/d/$371_9264 ;
  wire \minerva_cpu/d/$372_9265 ;
  wire \minerva_cpu/d/$373_9266 ;
  wire N1231;
  wire N1233;
  wire N1235;
  wire N1237;
  wire \minerva_cpu/$2831_9271 ;
  wire \minerva_cpu/$2832_9272 ;
  wire \minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ;
  wire \minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ;
  wire \minerva_cpu/Mmux_$next\d_src18 ;
  wire \minerva_cpu/Mmux_$next\d_src181_9276 ;
  wire \minerva_cpu/Mmux_$next\d_src164 ;
  wire \minerva_cpu/Mmux_$next\d_src1641_9278 ;
  wire \minerva_cpu/Mmux_$next\d_src162_9279 ;
  wire \minerva_cpu/Mmux_$next\d_src1621_9280 ;
  wire \minerva_cpu/Mmux_$next\d_src160 ;
  wire \minerva_cpu/Mmux_$next\d_src1601_9282 ;
  wire \minerva_cpu/Mmux_$next\d_src16 ;
  wire \minerva_cpu/Mmux_$next\d_src161_9284 ;
  wire \minerva_cpu/Mmux_$next\d_src158 ;
  wire \minerva_cpu/Mmux_$next\d_src1581_9286 ;
  wire \minerva_cpu/Mmux_$next\d_src156 ;
  wire \minerva_cpu/Mmux_$next\d_src1561_9288 ;
  wire \minerva_cpu/Mmux_$next\d_src154 ;
  wire \minerva_cpu/Mmux_$next\d_src1541_9290 ;
  wire \minerva_cpu/Mmux_$next\d_src152 ;
  wire \minerva_cpu/Mmux_$next\d_src1521_9292 ;
  wire \minerva_cpu/Mmux_$next\d_src150 ;
  wire \minerva_cpu/Mmux_$next\d_src1501_9294 ;
  wire \minerva_cpu/Mmux_$next\d_src148 ;
  wire \minerva_cpu/Mmux_$next\d_src1481_9296 ;
  wire \minerva_cpu/Mmux_$next\d_src146 ;
  wire \minerva_cpu/Mmux_$next\d_src1461_9298 ;
  wire \minerva_cpu/Mmux_$next\d_src144 ;
  wire \minerva_cpu/Mmux_$next\d_src1441_9300 ;
  wire \minerva_cpu/Mmux_$next\d_src142_9301 ;
  wire \minerva_cpu/Mmux_$next\d_src1421_9302 ;
  wire \minerva_cpu/Mmux_$next\d_src140 ;
  wire \minerva_cpu/Mmux_$next\d_src1401_9304 ;
  wire \minerva_cpu/Mmux_$next\d_src14 ;
  wire \minerva_cpu/Mmux_$next\d_src141_9306 ;
  wire \minerva_cpu/Mmux_$next\d_src138 ;
  wire \minerva_cpu/Mmux_$next\d_src1381_9308 ;
  wire \minerva_cpu/Mmux_$next\d_src136 ;
  wire \minerva_cpu/Mmux_$next\d_src1361_9310 ;
  wire \minerva_cpu/Mmux_$next\d_src134 ;
  wire \minerva_cpu/Mmux_$next\d_src1341_9312 ;
  wire \minerva_cpu/Mmux_$next\d_src132 ;
  wire \minerva_cpu/Mmux_$next\d_src1321_9314 ;
  wire \minerva_cpu/Mmux_$next\d_src130 ;
  wire \minerva_cpu/Mmux_$next\d_src1301_9316 ;
  wire \minerva_cpu/Mmux_$next\d_src128 ;
  wire \minerva_cpu/Mmux_$next\d_src1281_9318 ;
  wire \minerva_cpu/Mmux_$next\d_src126 ;
  wire \minerva_cpu/Mmux_$next\d_src1261_9320 ;
  wire \minerva_cpu/Mmux_$next\d_src124 ;
  wire \minerva_cpu/Mmux_$next\d_src122_9322 ;
  wire \minerva_cpu/Mmux_$next\d_src1221_9323 ;
  wire \minerva_cpu/Mmux_$next\d_src120 ;
  wire \minerva_cpu/Mmux_$next\d_src1201_9325 ;
  wire \minerva_cpu/Mmux_$next\d_src12 ;
  wire \minerva_cpu/Mmux_$next\d_src118 ;
  wire \minerva_cpu/Mmux_$next\d_src1181_9328 ;
  wire \minerva_cpu/Mmux_$next\d_src116 ;
  wire \minerva_cpu/Mmux_$next\d_src1161_9330 ;
  wire \minerva_cpu/Mmux_$next\d_src114 ;
  wire \minerva_cpu/Mmux_$next\d_src1141_9332 ;
  wire \minerva_cpu/Mmux_$next\d_src112 ;
  wire \minerva_cpu/Mmux_$next\d_src1121_9334 ;
  wire \minerva_cpu/Mmux_$next\d_src110 ;
  wire \minerva_cpu/Mmux_$next\d_src1102_9336 ;
  wire \minerva_cpu/Mmux_$next\m_result1 ;
  wire \minerva_cpu/Mmux_$next\x_result9 ;
  wire \minerva_cpu/Mmux_$next\x_result8 ;
  wire \minerva_cpu/Mmux_$next\x_result7 ;
  wire \minerva_cpu/Mmux_$next\x_result6 ;
  wire \minerva_cpu/Mmux_$next\x_result5 ;
  wire \minerva_cpu/Mmux_$next\x_result4 ;
  wire \minerva_cpu/Mmux_$next\x_result32_9344 ;
  wire \minerva_cpu/Mmux_$next\x_result31_9345 ;
  wire \minerva_cpu/Mmux_$next\x_result30 ;
  wire \minerva_cpu/Mmux_$next\x_result3 ;
  wire \minerva_cpu/Mmux_$next\x_result29 ;
  wire \minerva_cpu/Mmux_$next\x_result28 ;
  wire \minerva_cpu/Mmux_$next\x_result25 ;
  wire \minerva_cpu/Mmux_$next\x_result24 ;
  wire \minerva_cpu/Mmux_$next\x_result22_9352 ;
  wire \minerva_cpu/Mmux_$next\x_result21_9353 ;
  wire \minerva_cpu/Mmux_$next\x_result20 ;
  wire \minerva_cpu/Mmux_$next\x_result2 ;
  wire \minerva_cpu/Mmux_$next\x_result19 ;
  wire \minerva_cpu/Mmux_$next\x_result18 ;
  wire \minerva_cpu/Mmux_$next\x_result17 ;
  wire \minerva_cpu/Mmux_$next\x_result16 ;
  wire \minerva_cpu/Mmux_$next\x_result15 ;
  wire \minerva_cpu/Mmux_$next\x_result14 ;
  wire \minerva_cpu/Mmux_$next\x_result13 ;
  wire \minerva_cpu/Mmux_$next\x_result11 ;
  wire \minerva_cpu/Mmux_$next\x_result10 ;
  wire N1239;
  wire N1241;
  wire \minerva_cpu/mux32 ;
  wire \minerva_cpu/mux321_9368 ;
  wire N1245;
  wire N1247;
  wire N1249;
  wire N1251;
  wire N1253;
  wire \minerva_cpu/mux105 ;
  wire \minerva_cpu/mux1051_9375 ;
  wire \minerva_cpu/mux1052_9376 ;
  wire \minerva_cpu/mux1011 ;
  wire \minerva_cpu/mux10111_9378 ;
  wire \minerva_cpu/mux1015 ;
  wire \minerva_cpu/mux10112 ;
  wire \minerva_cpu/mux101121_9381 ;
  wire \minerva_cpu/mux10115 ;
  wire \minerva_cpu/mux101151_9383 ;
  wire \minerva_cpu/mux10116 ;
  wire \minerva_cpu/mux101161_9385 ;
  wire \minerva_cpu/mux10117 ;
  wire \minerva_cpu/mux101171_9387 ;
  wire \minerva_cpu/mux10118 ;
  wire \minerva_cpu/mux101181_9389 ;
  wire \minerva_cpu/mux10119 ;
  wire \minerva_cpu/mux101191_9391 ;
  wire N1255;
  wire N1257;
  wire \minerva_cpu/exception/Mmux_mstatus_r__mie_x_mret_MUX_1778_o1 ;
  wire N1259;
  wire \minerva_cpu/exception/Mmux__n035111 ;
  wire \minerva_cpu/exception/Mmux__n0351121 ;
  wire \minerva_cpu/exception/Mmux__n0351251 ;
  wire N1261;
  wire N1263;
  wire N1265;
  wire N1267;
  wire N1269;
  wire N1271;
  wire N1273;
  wire N1275;
  wire N1277;
  wire N1279;
  wire N1281;
  wire N1283;
  wire N1285;
  wire N1287;
  wire N1289;
  wire N1291;
  wire N1293;
  wire N1295;
  wire N1297;
  wire N1299;
  wire \minerva_cpu/exception/Mmux__n036223 ;
  wire N1301;
  wire N1303;
  wire N1305;
  wire N1307;
  wire N1309;
  wire N1311;
  wire N1313;
  wire N1315;
  wire N1317;
  wire \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o1 ;
  wire \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o11_9430 ;
  wire \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o12_9431 ;
  wire \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o13_9432 ;
  wire \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o14_9433 ;
  wire \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o15_9434 ;
  wire \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o16_9435 ;
  wire \minerva_cpu/fetch/$1/$next\a_misaligned_fetch1 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc9 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc91_9438 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc8 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc81_9440 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc7 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc71_9442 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc6 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc61_9444 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc5 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc51_9446 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc4 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc41_9448 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc30 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc301_9450 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc3 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc31_9452 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc29 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc291_9454 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc28 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc281_9456 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc27 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc271_9458 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc26 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc261_9460 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc25 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc251_9462 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc24 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc241_9464 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc23_9465 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc231_9466 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc22_9467 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc221_9468 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc21_9469 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc211_9470 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc20 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc201_9472 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc2 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc210 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc19 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc191_9476 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc18 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc181_9478 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc17 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc171_9480 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc16 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc161_9482 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc15 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc151_9484 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc14 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc141_9486 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc13_9487 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc131_9488 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc12_9489 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc121_9490 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc11_9491 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc111_9492 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc10 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc101_9494 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc1 ;
  wire \minerva_cpu/fetch/$1/Mmux_$next\a_pc110 ;
  wire N1321;
  wire N1323;
  wire N1325;
  wire N1327;
  wire N1329;
  wire N1331;
  wire N1333;
  wire N1335;
  wire N1337;
  wire N1339;
  wire N1341;
  wire N1343;
  wire N1345;
  wire N1347;
  wire N1349;
  wire N1351;
  wire N1353;
  wire N1355;
  wire N1357;
  wire N1359;
  wire N1361;
  wire N1363;
  wire N1365;
  wire N1367;
  wire \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result2121_9521 ;
  wire N1369;
  wire \minerva_cpu/shifter/Sh1281_9523 ;
  wire \minerva_cpu/shifter/Sh1282_9524 ;
  wire N1371;
  wire N1373;
  wire N1375;
  wire N1377;
  wire N1379;
  wire N1381;
  wire N1383;
  wire N1385;
  wire N1387;
  wire N1389;
  wire N1391;
  wire N1393;
  wire N1395;
  wire \minerva_cpu/decoder/$645 ;
  wire \minerva_cpu/decoder/$6451_9539 ;
  wire \minerva_cpu/decoder/$6452_9540 ;
  wire \minerva_cpu/decoder/$58911_9541 ;
  wire \minerva_cpu/decoder/$58912_9542 ;
  wire N1403;
  wire N1405;
  wire base50_clk;
  wire N1409;
  wire N1410;
  wire N1411;
  wire N1412;
  wire N1413;
  wire N1414;
  wire basesoc_sdram_cmd_payload_ras_glue_set_9586;
  wire suart_tx_busy_glue_set_9587;
  wire basesoc_zero_pending_glue_set_9588;
  wire opsis_i2c_data_drv_glue_set_9589;
  wire suart_tx_pending_glue_set_9590;
  wire suart_rx_busy_glue_set_9591;
  wire suart_rx_pending_glue_set_9592;
  wire suart_rx_fifo_readable_glue_set_9593;
  wire spiflash_dq_oe_glue_set_9594;
  wire spiflash_cs_n_glue_rst_9595;
  wire spiflash_bus_ack_glue_set_9596;
  wire basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9597;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9598;
  wire basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9599;
  wire basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9600;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9601;
  wire basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9602;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9603;
  wire basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9604;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9605;
  wire basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9606;
  wire basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9607;
  wire basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9608;
  wire basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9609;
  wire basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9610;
  wire basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9611;
  wire basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9612;
  wire basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9613;
  wire basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9614;
  wire basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9615;
  wire basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9616;
  wire basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9617;
  wire basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9618;
  wire basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9619;
  wire basesoc_sdram_twtrcon_ready_glue_rst_9620;
  wire basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9621;
  wire basesoc_sdram_trrdcon_ready_glue_rst_9622;
  wire basesoc_grant_glue_set_9623;
  wire suart_tx_fifo_readable_glue_set_9624;
  wire opsis_i2c_sda_drv_reg_glue_set_9625;
  wire suart_tx_glue_rst_9626;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_9627;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_9628;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_9629;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_9630;
  wire basesoc_sdram_bankmachine4_row_opened_glue_set_9631;
  wire basesoc_sdram_bankmachine5_row_opened_glue_set_9632;
  wire basesoc_sdram_bankmachine6_row_opened_glue_set_9633;
  wire basesoc_sdram_bankmachine7_row_opened_glue_set_9634;
  wire basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9635;
  wire basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9636;
  wire basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9637;
  wire basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9638;
  wire basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9639;
  wire basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9640;
  wire basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9641;
  wire basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9642;
  wire basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9643;
  wire basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9644;
  wire basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9645;
  wire basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9646;
  wire basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9647;
  wire basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9648;
  wire basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9649;
  wire basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9650;
  wire basesoc_sdram_trrdcon_count_glue_set_9651;
  wire basesoc_sdram_time0_0_glue_set_9652;
  wire basesoc_sdram_time0_1_glue_set_9653;
  wire basesoc_sdram_time0_2_glue_set_9654;
  wire basesoc_sdram_time0_3_glue_set_9655;
  wire basesoc_sdram_time0_4_glue_set_9656;
  wire basesoc_sdram_time1_0_glue_set_9657;
  wire basesoc_sdram_time1_1_glue_set_9658;
  wire basesoc_sdram_time1_2_glue_set_9659;
  wire basesoc_sdram_time1_3_glue_set_9660;
  wire \minerva_cpu/f/valid$1_glue_rst_9661 ;
  wire \minerva_cpu/d/valid$1_glue_rst_9662 ;
  wire \minerva_cpu/a/valid_glue_rst_9663 ;
  wire \minerva_cpu/x/valid$1_glue_rst_9664 ;
  wire \minerva_cpu/m/valid$1_glue_rst_9665 ;
  wire \minerva_cpu/payload__misaligned_fetch$45_glue_rst_9666 ;
  wire \minerva_cpu/payload__misaligned_fetch$39_glue_rst_9667 ;
  wire \minerva_cpu/payload__bus_error$74_glue_rst_9668 ;
  wire \minerva_cpu/payload__misaligned_fetch$35_glue_ce_9669 ;
  wire \minerva_cpu/payload__misaligned_fetch$35_glue_rst_9670 ;
  wire \minerva_cpu/payload__bus_error$41_glue_rst_9671 ;
  wire \minerva_cpu/w_valid_r_glue_rst_9672 ;
  wire \minerva_cpu/payload__condition_met$103_glue_rst_9673 ;
  wire \minerva_cpu/payload__load$120_glue_rst_9674 ;
  wire \minerva_cpu/payload__branch_predict_taken_glue_rst_9675 ;
  wire \minerva_cpu/payload__load$91_glue_rst_9676 ;
  wire \minerva_cpu/payload__compare$98_glue_rst_9677 ;
  wire \minerva_cpu/payload__shift$89_glue_rst_9678 ;
  wire \minerva_cpu/payload__mret$109_glue_rst_9679 ;
  wire \minerva_cpu/payload__rd_we$48_glue_rst_9680 ;
  wire \minerva_cpu/payload__rs1_re$49_glue_rst_9681 ;
  wire \minerva_cpu/payload__bypass_m$54_glue_rst_9682 ;
  wire \minerva_cpu/payload__bypass_x$53_glue_rst_9683 ;
  wire \minerva_cpu/payload__load$56_glue_rst_9684 ;
  wire \minerva_cpu/payload__store$57_glue_rst_9685 ;
  wire \minerva_cpu/payload__adder_sub$58_glue_ce_9686 ;
  wire \minerva_cpu/payload__adder_sub$58_glue_rst_9687 ;
  wire \minerva_cpu/payload__logic$59_glue_rst_9688 ;
  wire \minerva_cpu/payload__shift$62_glue_rst_9689 ;
  wire \minerva_cpu/payload__compare$66_glue_rst_9690 ;
  wire \minerva_cpu/payload__direction$63_glue_rst_9691 ;
  wire \minerva_cpu/payload__sext$64_glue_rst_9692 ;
  wire \minerva_cpu/payload__jump$65_glue_rst_9693 ;
  wire \minerva_cpu/payload__branch$67_glue_rst_9694 ;
  wire \minerva_cpu/payload__csr$70_glue_rst_9695 ;
  wire \minerva_cpu/payload__csr_adr$71_11_glue_rst_9696 ;
  wire \minerva_cpu/payload__csr_we$72_glue_rst_9697 ;
  wire \minerva_cpu/payload__ecall$75_glue_rst_9698 ;
  wire \minerva_cpu/payload__ebreak$76_glue_rst_9699 ;
  wire \minerva_cpu/payload__mret$77_glue_rst_9700 ;
  wire \minerva_cpu/payload__illegal$78_glue_rst_9701 ;
  wire \minerva_cpu/payload__rd_we$116_glue_rst_9702 ;
  wire \minerva_cpu/csrf_port__addr_12_glue_rst_9703 ;
  wire \minerva_cpu/payload__bypass_m$86_glue_rst_9704 ;
  wire \minerva_cpu/payload__rd_we$84_glue_rst_9705 ;
  wire \minerva_cpu/payload__exception$110_glue_rst_9706 ;
  wire \minerva_cpu/payload__branch_taken$106_glue_rst_9707 ;
  wire \minerva_cpu/payload__branch_predict_taken$107_glue_rst_9708 ;
  wire \minerva_cpu/exception/mstatus_r__mie_glue_rst_9709 ;
  wire \minerva_cpu/exception/mcause_r__ecode_29_glue_rst_9710 ;
  wire \minerva_cpu/exception/mcause_r__interrupt_glue_rst_9711 ;
  wire \minerva_cpu/exception/mstatus_r__mpie_glue_ce_9712 ;
  wire \minerva_cpu/exception/mstatus_r__mpie_glue_rst_9713 ;
  wire \minerva_cpu/exception/mip_r__mtip_glue_rst_9714 ;
  wire \minerva_cpu/exception/mip_r__meip_glue_rst_9715 ;
  wire \minerva_cpu/exception/mip_r__ueip_glue_rst_9716 ;
  wire \minerva_cpu/exception/mip_r__seip_glue_rst_9717 ;
  wire \minerva_cpu/exception/mip_r__stip_glue_rst_9718 ;
  wire \minerva_cpu/exception/mip_r__utip_glue_rst_9719 ;
  wire \minerva_cpu/exception/mip_r__ssip_glue_rst_9720 ;
  wire \minerva_cpu/exception/mip_r__msip_glue_rst_9721 ;
  wire \minerva_cpu/exception/mip_r__usip_glue_rst_9722 ;
  wire \minerva_cpu/exception/mstatus_r__sd_glue_rst_9723 ;
  wire \minerva_cpu/exception/mstatus_r__tw_glue_rst_9724 ;
  wire \minerva_cpu/exception/mstatus_r__tvm_glue_rst_9725 ;
  wire \minerva_cpu/exception/mstatus_r__tsr_glue_rst_9726 ;
  wire \minerva_cpu/exception/mstatus_r__mxr_glue_rst_9727 ;
  wire \minerva_cpu/exception/mstatus_r__sum_glue_rst_9728 ;
  wire \minerva_cpu/exception/mstatus_r__spp_glue_rst_9729 ;
  wire \minerva_cpu/exception/mstatus_r__mprv_glue_rst_9730 ;
  wire \minerva_cpu/exception/mstatus_r__spie_glue_rst_9731 ;
  wire \minerva_cpu/exception/mstatus_r__sie_glue_rst_9732 ;
  wire \minerva_cpu/exception/mstatus_r__upie_glue_rst_9733 ;
  wire \minerva_cpu/exception/mstatus_r__uie_glue_rst_9734 ;
  wire \minerva_cpu/exception/mie_r__meie_glue_rst_9735 ;
  wire \minerva_cpu/exception/mie_r__seie_glue_rst_9736 ;
  wire \minerva_cpu/exception/mie_r__ueie_glue_rst_9737 ;
  wire \minerva_cpu/exception/mie_r__mtie_glue_rst_9738 ;
  wire \minerva_cpu/exception/mie_r__stie_glue_rst_9739 ;
  wire \minerva_cpu/exception/mie_r__utie_glue_rst_9740 ;
  wire \minerva_cpu/exception/mie_r__msie_glue_rst_9741 ;
  wire \minerva_cpu/exception/mie_r__usie_glue_rst_9742 ;
  wire \minerva_cpu/exception/mie_r__ssie_glue_rst_9743 ;
  wire \minerva_cpu/fetch/ibus__stb_glue_rst_9744 ;
  wire \minerva_cpu/fetch/f_bus_error$5_glue_rst_9745 ;
  wire \minerva_cpu/loadstore/dbus__stb_glue_rst_9746 ;
  wire \minerva_cpu/loadstore/dbus__we_glue_ce_9747 ;
  wire \minerva_cpu/loadstore/dbus__we_glue_rst_9748 ;
  wire \minerva_cpu/shifter/m_direction_glue_rst_9749 ;
  wire \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9750 ;
  wire \Madd_n6113_cy<3>_rt_9751 ;
  wire \Madd_n6113_cy<6>_rt_9752 ;
  wire \Madd_n6113_cy<8>_rt_9753 ;
  wire \Madd_n6113_cy<16>_rt_9754 ;
  wire \Madd_n6113_cy<19>_rt_9755 ;
  wire \Madd_n6113_cy<21>_rt_9756 ;
  wire \Madd_n6113_cy<22>_rt_9757 ;
  wire \Madd_n6113_cy<24>_rt_9758 ;
  wire \Madd_n6113_cy<25>_rt_9759 ;
  wire \Madd_n6113_cy<26>_rt_9760 ;
  wire \Madd_n6113_cy<27>_rt_9761 ;
  wire \Madd_n6113_cy<28>_rt_9762 ;
  wire \Madd_n6113_cy<29>_rt_9763 ;
  wire \Madd_n6113_cy<30>_rt_9764 ;
  wire \Madd_n6113_cy<31>_rt_9765 ;
  wire \Madd_n6117_cy<3>_rt_9766 ;
  wire \Madd_n6117_cy<6>_rt_9767 ;
  wire \Madd_n6117_cy<8>_rt_9768 ;
  wire \Madd_n6117_cy<16>_rt_9769 ;
  wire \Madd_n6117_cy<19>_rt_9770 ;
  wire \Madd_n6117_cy<21>_rt_9771 ;
  wire \Madd_n6117_cy<22>_rt_9772 ;
  wire \Madd_n6117_cy<24>_rt_9773 ;
  wire \Madd_n6117_cy<25>_rt_9774 ;
  wire \Madd_n6117_cy<26>_rt_9775 ;
  wire \Madd_n6117_cy<27>_rt_9776 ;
  wire \Madd_n6117_cy<28>_rt_9777 ;
  wire \Madd_n6117_cy<29>_rt_9778 ;
  wire \Madd_n6117_cy<30>_rt_9779 ;
  wire \Madd_n6117_cy<31>_rt_9780 ;
  wire \Madd_n6189_cy<1>_rt_9781 ;
  wire \Madd_n6189_cy<2>_rt_9782 ;
  wire \Madd_n6189_cy<3>_rt_9783 ;
  wire \Madd_n6189_cy<4>_rt_9784 ;
  wire \Madd_n6189_cy<5>_rt_9785 ;
  wire \Madd_n6189_cy<6>_rt_9786 ;
  wire \Madd_n6189_cy<7>_rt_9787 ;
  wire \Madd_n6189_cy<8>_rt_9788 ;
  wire \Madd_n6189_cy<9>_rt_9789 ;
  wire \Madd_n6189_cy<10>_rt_9790 ;
  wire \Madd_n6189_cy<11>_rt_9791 ;
  wire \Madd_n6189_cy<12>_rt_9792 ;
  wire \Madd_n6189_cy<13>_rt_9793 ;
  wire \Madd_n6189_cy<14>_rt_9794 ;
  wire \Madd_n6189_cy<15>_rt_9795 ;
  wire \Madd_n6189_cy<16>_rt_9796 ;
  wire \Madd_n6189_cy<17>_rt_9797 ;
  wire \Madd_n6189_cy<18>_rt_9798 ;
  wire \Madd_n6189_cy<19>_rt_9799 ;
  wire \Madd_n6189_cy<20>_rt_9800 ;
  wire \Madd_n6189_cy<21>_rt_9801 ;
  wire \Madd_n6189_cy<22>_rt_9802 ;
  wire \Madd_n6189_cy<23>_rt_9803 ;
  wire \Mcount_crg_por_cy<0>_rt_9804 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9805 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9806 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9807 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9808 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9809 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9810 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9811 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9812 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9813 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9814 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9815 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9816 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9817 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9818 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9819 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9820 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9821 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9822 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9823 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9824 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9825 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9826 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9827 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9828 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9829 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9830 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9831 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9832 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9833 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9834 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<28>_rt_9835 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<27>_rt_9836 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<26>_rt_9837 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<25>_rt_9838 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<24>_rt_9839 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<23>_rt_9840 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<22>_rt_9841 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<21>_rt_9842 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<20>_rt_9843 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<19>_rt_9844 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<18>_rt_9845 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<17>_rt_9846 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<16>_rt_9847 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<15>_rt_9848 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<14>_rt_9849 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<13>_rt_9850 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<12>_rt_9851 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<11>_rt_9852 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<10>_rt_9853 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<9>_rt_9854 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<8>_rt_9855 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<7>_rt_9856 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<6>_rt_9857 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<5>_rt_9858 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<4>_rt_9859 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<3>_rt_9860 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<2>_rt_9861 ;
  wire \minerva_cpu/Madd_n1099_Madd_cy<1>_rt_9862 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<28>_rt_9863 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<27>_rt_9864 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<26>_rt_9865 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<25>_rt_9866 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<24>_rt_9867 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<23>_rt_9868 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<22>_rt_9869 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<21>_rt_9870 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<20>_rt_9871 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<19>_rt_9872 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<18>_rt_9873 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<17>_rt_9874 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<16>_rt_9875 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<15>_rt_9876 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<14>_rt_9877 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<13>_rt_9878 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<12>_rt_9879 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<11>_rt_9880 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<10>_rt_9881 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<9>_rt_9882 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<8>_rt_9883 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<7>_rt_9884 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<6>_rt_9885 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<5>_rt_9886 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<4>_rt_9887 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<3>_rt_9888 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<2>_rt_9889 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_cy<1>_rt_9890 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<28>_rt_9891 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<27>_rt_9892 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<26>_rt_9893 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<25>_rt_9894 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<24>_rt_9895 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<23>_rt_9896 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<22>_rt_9897 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<21>_rt_9898 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<20>_rt_9899 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<19>_rt_9900 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<18>_rt_9901 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<17>_rt_9902 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<16>_rt_9903 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<15>_rt_9904 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<14>_rt_9905 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<13>_rt_9906 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<12>_rt_9907 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<11>_rt_9908 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<10>_rt_9909 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<9>_rt_9910 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<8>_rt_9911 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<7>_rt_9912 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<6>_rt_9913 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<5>_rt_9914 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<4>_rt_9915 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<3>_rt_9916 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<2>_rt_9917 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<1>_rt_9918 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9919 ;
  wire \minerva_cpu/Madd_n1099_Madd_xor<29>_rt_9920 ;
  wire \minerva_cpu/exception/Madd_n0343_Madd_xor<29>_rt_9921 ;
  wire \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<29>_rt_9922 ;
  wire spiflash_clk_rstpot_9923;
  wire basesoc_bus_wishbone_ack_rstpot_9924;
  wire opsis_i2c_fx2_reset_storage_full_rstpot_9925;
  wire opsisi2c_storage_full_rstpot_9926;
  wire basesoc_eventmanager_storage_full_rstpot_9927;
  wire spiflash_bitbang_en_storage_full_rstpot_9928;
  wire basesoc_en_storage_full_rstpot_9929;
  wire opsis_i2c_is_read_rstpot_9930;
  wire opsis_i2c_data_bit_rstpot_9931;
  wire basesoc_sram_bus_ack_rstpot_9932;
  wire basesoc_sdram_cmd_payload_we_rstpot_9933;
  wire opsis_i2c_slave_addr_re_rstpot_9934;
  wire basesoc_interface_we_rstpot_9935;
  wire N1438;
  wire N1439;
  wire N1440;
  wire N1441;
  wire N1442;
  wire N1443;
  wire N1445;
  wire N1447;
  wire N1449;
  wire N1450;
  wire N1451;
  wire N1453;
  wire N1454;
  wire N1455;
  wire N1457;
  wire N1458;
  wire N1459;
  wire N1461;
  wire half_rate_phy_drive_dq_n1_BRB0_9954;
  wire half_rate_phy_record0_cas_n_BRB0_9955;
  wire half_rate_phy_record0_cas_n_BRB1_9956;
  wire half_rate_phy_record0_cas_n_BRB2_9957;
  wire half_rate_phy_record0_cas_n_BRB3_9958;
  wire half_rate_phy_record0_cas_n_BRB4_9959;
  wire half_rate_phy_record0_ras_n_BRB2_9960;
  wire half_rate_phy_record0_ras_n_BRB3_9961;
  wire half_rate_phy_record0_we_n_BRB2_9962;
  wire half_rate_phy_record0_we_n_BRB3_9963;
  wire half_rate_phy_record1_cas_n_BRB1_9964;
  wire half_rate_phy_record1_cas_n_BRB2_9965;
  wire half_rate_phy_record1_cas_n_BRB3_9966;
  wire half_rate_phy_record1_cas_n_BRB4_9967;
  wire half_rate_phy_record1_cas_n_BRB5_9968;
  wire half_rate_phy_record1_ras_n_BRB2_9969;
  wire half_rate_phy_record1_ras_n_BRB4_9970;
  wire half_rate_phy_record1_ras_n_BRB5_9971;
  wire half_rate_phy_record1_we_n_BRB2_9972;
  wire half_rate_phy_record1_we_n_BRB4_9973;
  wire half_rate_phy_record1_we_n_BRB5_9974;
  wire half_rate_phy_record0_reset_n_BRB0_9975;
  wire half_rate_phy_record0_reset_n_BRB1_9976;
  wire half_rate_phy_record0_odt_BRB0_9977;
  wire half_rate_phy_record0_cke_BRB0_9978;
  wire half_rate_phy_phase_sel_BRB0_9979;
  wire half_rate_phy_phase_sel_BRB1_9980;
  wire new_master_wdata_ready0_BRB0_9981;
  wire new_master_wdata_ready0_BRB1_9982;
  wire new_master_wdata_ready0_BRB2_9983;
  wire new_master_wdata_ready0_BRB3_9984;
  wire new_master_wdata_ready0_BRB4_9985;
  wire new_master_wdata_ready0_BRB5_9986;
  wire new_master_rdata_valid1_BRB0_9987;
  wire half_rate_phy_rddata_sr_3_BRB1_9988;
  wire new_master_rdata_valid2_BRB0_9989;
  wire N1572;
  wire N1573;
  wire N1574;
  wire N1575;
  wire N1576;
  wire N1577;
  wire N1578;
  wire N1579;
  wire N1580;
  wire N1585;
  wire new_master_rdata_valid3_BRB0_10000;
  wire new_master_rdata_valid3_BRB1_10001;
  wire new_master_rdata_valid3_BRB2_10002;
  wire new_master_rdata_valid3_BRB3_10003;
  wire new_master_rdata_valid3_BRB4_10004;
  wire new_master_rdata_valid3_BRB5_10005;
  wire half_rate_phy_rddata_sr_5_BRB4_10006;
  wire new_master_rdata_valid2_BRB6_10007;
  wire new_master_rdata_valid2_BRB7_10008;
  wire new_master_rdata_valid2_BRB8_10009;
  wire new_master_rdata_valid2_BRB9_10010;
  wire half_rate_phy_rddata_sr_1_BRB0_10011;
  wire half_rate_phy_rddata_sr_1_BRB1_10012;
  wire half_rate_phy_rddata_sr_1_BRB2_10013;
  wire half_rate_phy_rddata_sr_1_BRB3_10014;
  wire half_rate_phy_rddata_sr_1_BRB4_10015;
  wire N1661;
  wire new_master_rdata_valid2_BRB4_10017;
  wire new_master_rdata_valid2_BRB10_10018;
  wire new_master_rdata_valid2_BRB11_10019;
  wire new_master_rdata_valid2_BRB12_10020;
  wire new_master_rdata_valid2_BRB13_10021;
  wire new_master_rdata_valid2_BRB14_10022;
  wire new_master_rdata_valid2_BRB1_10023;
  wire new_master_rdata_valid2_BRB15_10024;
  wire new_master_rdata_valid2_BRB16_10025;
  wire new_master_rdata_valid2_BRB17_10026;
  wire new_master_rdata_valid2_BRB18_10027;
  wire new_master_rdata_valid2_BRB19_10028;
  wire new_master_rdata_valid2_BRB2_10029;
  wire new_master_rdata_valid2_BRB20_10030;
  wire new_master_rdata_valid2_BRB21_10031;
  wire new_master_rdata_valid2_BRB22_10032;
  wire new_master_rdata_valid2_BRB23_10033;
  wire new_master_rdata_valid2_BRB24_10034;
  wire new_master_rdata_valid2_BRB3_10035;
  wire new_master_rdata_valid2_BRB25_10036;
  wire new_master_rdata_valid2_BRB26_10037;
  wire new_master_rdata_valid2_BRB27_10038;
  wire new_master_rdata_valid2_BRB28_10039;
  wire new_master_rdata_valid2_BRB29_10040;
  wire new_master_rdata_valid1_BRB5_10041;
  wire new_master_rdata_valid1_BRB30_10042;
  wire new_master_rdata_valid1_BRB31_10043;
  wire new_master_rdata_valid1_BRB32_10044;
  wire new_master_rdata_valid1_BRB33_10045;
  wire new_master_rdata_valid1_BRB34_10046;
  wire new_master_rdata_valid1_BRB6_10047;
  wire new_master_rdata_valid1_BRB35_10048;
  wire new_master_rdata_valid1_BRB36_10049;
  wire new_master_rdata_valid1_BRB37_10050;
  wire new_master_rdata_valid1_BRB38_10051;
  wire new_master_rdata_valid1_BRB39_10052;
  wire new_master_rdata_valid1_BRB7_10053;
  wire new_master_rdata_valid1_BRB40_10054;
  wire new_master_rdata_valid1_BRB41_10055;
  wire new_master_rdata_valid1_BRB42_10056;
  wire new_master_rdata_valid1_BRB43_10057;
  wire new_master_rdata_valid1_BRB44_10058;
  wire new_master_rdata_valid1_BRB8_10059;
  wire new_master_rdata_valid1_BRB45_10060;
  wire new_master_rdata_valid1_BRB46_10061;
  wire new_master_rdata_valid1_BRB47_10062;
  wire new_master_rdata_valid1_BRB48_10063;
  wire new_master_rdata_valid1_BRB49_10064;
  wire half_rate_phy_rddata_sr_2_BRB5_10065;
  wire half_rate_phy_rddata_sr_2_BRB6_10066;
  wire half_rate_phy_rddata_sr_2_BRB7_10067;
  wire half_rate_phy_rddata_sr_2_BRB8_10068;
  wire half_rate_phy_rddata_sr_2_BRB9_10069;
  wire half_rate_phy_rddata_sr_2_BRB10_10070;
  wire half_rate_phy_rddata_sr_4_BRB4_10071;
  wire half_rate_phy_rddata_sr_3_BRB4_10072;
  wire half_rate_phy_rddata_sr_3_BRB12_10073;
  wire half_rate_phy_rddata_sr_3_BRB13_10074;
  wire half_rate_phy_rddata_sr_3_BRB14_10075;
  wire half_rate_phy_rddata_sr_3_BRB15_10076;
  wire wr_data_en_d_rstpot_10077;
  wire N1733;
  wire N1735;
  wire N1737;
  wire N1739;
  wire N1741;
  wire N1743;
  wire N1745;
  wire N1747;
  wire N1749;
  wire N1751;
  wire N1753;
  wire N1755;
  wire N1757;
  wire N1759;
  wire N1761;
  wire N1763;
  wire N1765;
  wire N1767;
  wire N1769;
  wire N1771;
  wire N1773;
  wire N1775;
  wire N1777;
  wire N1779;
  wire N1781;
  wire N1783;
  wire N1785;
  wire N1787;
  wire N1789;
  wire N1791;
  wire N1793;
  wire N1795;
  wire N1797;
  wire N1799;
  wire basesoc_interface_adr_1_1_10112;
  wire basesoc_interface_adr_2_1_10113;
  wire basesoc_sdram_storage_full_0_1_10114;
  wire phase_sel_1_10115;
  wire half_rate_phy_record0_bank_0_rstpot_10116;
  wire half_rate_phy_record0_bank_1_rstpot_10117;
  wire half_rate_phy_record0_bank_2_rstpot_10118;
  wire half_rate_phy_record1_bank_0_rstpot_10119;
  wire half_rate_phy_record1_bank_1_rstpot_10120;
  wire half_rate_phy_record1_bank_2_rstpot_10121;
  wire basesoc_interface_adr_5_1_10122;
  wire basesoc_interface_we_1_10123;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_10124 ;
  wire basesoc_interface_adr_2_2_10125;
  wire phase_sel_2_10126;
  wire phase_sel_3_10127;
  wire basesoc_sdram_storage_full_0_2_10128;
  wire basesoc_sdram_storage_full_0_3_10129;
  wire basesoc_sdram_storage_full_0_4_10130;
  wire basesoc_interface_adr_1_2_10131;
  wire basesoc_interface_adr_5_2_10132;
  wire basesoc_sdram_storage_full_0_5_10133;
  wire basesoc_interface_we_2_10134;
  wire \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_10135 ;
  wire N1803;
  wire N1804;
  wire N1805;
  wire N1806;
  wire N1807;
  wire N1808;
  wire N1809;
  wire N1810;
  wire N1811;
  wire N1812;
  wire N1813;
  wire N1814;
  wire N1815;
  wire N1816;
  wire N1817;
  wire N1818;
  wire N1819;
  wire N1820;
  wire N1821;
  wire N1822;
  wire N1823;
  wire N1824;
  wire N1825;
  wire N1826;
  wire N1827;
  wire N1828;
  wire N1829;
  wire N1830;
  wire N1831;
  wire N1832;
  wire N1834;
  wire N1835;
  wire N1836;
  wire N1837;
  wire N1838;
  wire N1839;
  wire N1840;
  wire N1841;
  wire N1842;
  wire Mshreg_half_rate_phy_r_drive_dq_4_10175;
  wire Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10176;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB1_10177;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB0_10178;
  wire half_rate_phy_rddata_sr_1_BRB01_10179;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB2_10180;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB3_10181;
  wire Mshreg_new_master_rdata_valid2_BRB4_10182;
  wire Mshreg_new_master_rdata_valid2_BRB10_10183;
  wire Mshreg_new_master_rdata_valid2_BRB11_10184;
  wire Mshreg_new_master_rdata_valid2_BRB12_10185;
  wire Mshreg_new_master_rdata_valid2_BRB13_10186;
  wire Mshreg_new_master_rdata_valid2_BRB14_10187;
  wire Mshreg_new_master_rdata_valid2_BRB1_10188;
  wire Mshreg_new_master_rdata_valid2_BRB15_10189;
  wire Mshreg_new_master_rdata_valid2_BRB16_10190;
  wire Mshreg_new_master_rdata_valid2_BRB17_10191;
  wire Mshreg_new_master_rdata_valid2_BRB18_10192;
  wire Mshreg_new_master_rdata_valid2_BRB19_10193;
  wire Mshreg_new_master_rdata_valid2_BRB2_10194;
  wire Mshreg_new_master_rdata_valid2_BRB20_10195;
  wire Mshreg_new_master_rdata_valid2_BRB21_10196;
  wire Mshreg_new_master_rdata_valid2_BRB22_10197;
  wire Mshreg_new_master_rdata_valid2_BRB23_10198;
  wire Mshreg_new_master_rdata_valid2_BRB24_10199;
  wire Mshreg_new_master_rdata_valid2_BRB3_10200;
  wire Mshreg_new_master_rdata_valid2_BRB25_10201;
  wire Mshreg_new_master_rdata_valid2_BRB26_10202;
  wire Mshreg_new_master_rdata_valid2_BRB27_10203;
  wire Mshreg_new_master_rdata_valid2_BRB28_10204;
  wire Mshreg_new_master_rdata_valid2_BRB29_10205;
  wire Mshreg_new_master_rdata_valid1_BRB5_10206;
  wire Mshreg_new_master_rdata_valid1_BRB30_10207;
  wire Mshreg_new_master_rdata_valid1_BRB31_10208;
  wire Mshreg_new_master_rdata_valid1_BRB32_10209;
  wire Mshreg_new_master_rdata_valid1_BRB33_10210;
  wire Mshreg_new_master_rdata_valid1_BRB34_10211;
  wire Mshreg_new_master_rdata_valid1_BRB6_10212;
  wire Mshreg_new_master_rdata_valid1_BRB35_10213;
  wire Mshreg_new_master_rdata_valid1_BRB36_10214;
  wire Mshreg_new_master_rdata_valid1_BRB37_10215;
  wire Mshreg_new_master_rdata_valid1_BRB38_10216;
  wire Mshreg_new_master_rdata_valid1_BRB39_10217;
  wire Mshreg_new_master_rdata_valid1_BRB7_10218;
  wire Mshreg_new_master_rdata_valid1_BRB40_10219;
  wire Mshreg_new_master_rdata_valid1_BRB41_10220;
  wire Mshreg_new_master_rdata_valid1_BRB42_10221;
  wire Mshreg_new_master_rdata_valid1_BRB43_10222;
  wire Mshreg_new_master_rdata_valid1_BRB44_10223;
  wire Mshreg_new_master_rdata_valid1_BRB8_10224;
  wire Mshreg_new_master_rdata_valid1_BRB45_10225;
  wire Mshreg_new_master_rdata_valid1_BRB46_10226;
  wire Mshreg_new_master_rdata_valid1_BRB47_10227;
  wire Mshreg_new_master_rdata_valid1_BRB48_10228;
  wire Mshreg_new_master_rdata_valid1_BRB49_10229;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB6_10230;
  wire half_rate_phy_rddata_sr_2_BRB61_10231;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB7_10232;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB8_10233;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB9_10234;
  wire half_rate_phy_rddata_sr_2_BRB91_10235;
  wire Mshreg_half_rate_phy_rddata_sr_2_BRB10_10236;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB12_10237;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB13_10238;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB14_10239;
  wire Mshreg_half_rate_phy_rddata_sr_3_BRB15_10240;
  wire Mshreg_half_rate_phy_rddata_sr_1_BRB1_10241;
  wire sys2x_rst_shift1_10242;
  wire sys2x_rst_shift2_10243;
  wire sys2x_rst_shift3_10244;
  wire sys2x_rst_shift4_10245;
  wire half_rate_phy_rddata_sr_2_BRB611_10246;
  wire half_rate_phy_rddata_sr_2_BRB911_10247;
  wire half_rate_phy_rddata_sr_1_BRB011_10248;
  wire NLW_FDPE_7_Q_UNCONNECTED;
  wire NLW_FDPE_9_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_81_SPO_UNCONNECTED;
  wire NLW_Mram_storage_82_SPO_UNCONNECTED;
  wire NLW_Mram_storage_83_SPO_UNCONNECTED;
  wire NLW_Mram_storage_84_SPO_UNCONNECTED;
  wire NLW_Mram_storage_85_SPO_UNCONNECTED;
  wire NLW_Mram_storage_86_SPO_UNCONNECTED;
  wire NLW_Mram_storage_87_SPO_UNCONNECTED;
  wire NLW_Mram_storage_88_SPO_UNCONNECTED;
  wire NLW_Mram_storage_89_SPO_UNCONNECTED;
  wire NLW_Mram_storage_810_SPO_UNCONNECTED;
  wire NLW_Mram_storage_811_SPO_UNCONNECTED;
  wire NLW_Mram_storage_812_SPO_UNCONNECTED;
  wire NLW_Mram_storage_813_SPO_UNCONNECTED;
  wire NLW_Mram_storage_816_SPO_UNCONNECTED;
  wire NLW_Mram_storage_814_SPO_UNCONNECTED;
  wire NLW_Mram_storage_815_SPO_UNCONNECTED;
  wire NLW_Mram_storage_817_SPO_UNCONNECTED;
  wire NLW_Mram_storage_818_SPO_UNCONNECTED;
  wire NLW_Mram_storage_819_SPO_UNCONNECTED;
  wire NLW_Mram_storage_820_SPO_UNCONNECTED;
  wire NLW_Mram_storage_821_SPO_UNCONNECTED;
  wire NLW_Mram_storage_822_SPO_UNCONNECTED;
  wire NLW_Mram_storage_61_SPO_UNCONNECTED;
  wire NLW_Mram_storage_62_SPO_UNCONNECTED;
  wire NLW_Mram_storage_63_SPO_UNCONNECTED;
  wire NLW_Mram_storage_64_SPO_UNCONNECTED;
  wire NLW_Mram_storage_65_SPO_UNCONNECTED;
  wire NLW_Mram_storage_66_SPO_UNCONNECTED;
  wire NLW_Mram_storage_67_SPO_UNCONNECTED;
  wire NLW_Mram_storage_68_SPO_UNCONNECTED;
  wire NLW_Mram_storage_69_SPO_UNCONNECTED;
  wire NLW_Mram_storage_610_SPO_UNCONNECTED;
  wire NLW_Mram_storage_611_SPO_UNCONNECTED;
  wire NLW_Mram_storage_612_SPO_UNCONNECTED;
  wire NLW_Mram_storage_613_SPO_UNCONNECTED;
  wire NLW_Mram_storage_614_SPO_UNCONNECTED;
  wire NLW_Mram_storage_615_SPO_UNCONNECTED;
  wire NLW_Mram_storage_616_SPO_UNCONNECTED;
  wire NLW_Mram_storage_617_SPO_UNCONNECTED;
  wire NLW_Mram_storage_618_SPO_UNCONNECTED;
  wire NLW_Mram_storage_619_SPO_UNCONNECTED;
  wire NLW_Mram_storage_620_SPO_UNCONNECTED;
  wire NLW_Mram_storage_621_SPO_UNCONNECTED;
  wire NLW_Mram_storage_622_SPO_UNCONNECTED;
  wire NLW_Mram_storage_71_SPO_UNCONNECTED;
  wire NLW_Mram_storage_72_SPO_UNCONNECTED;
  wire NLW_Mram_storage_73_SPO_UNCONNECTED;
  wire NLW_Mram_storage_74_SPO_UNCONNECTED;
  wire NLW_Mram_storage_75_SPO_UNCONNECTED;
  wire NLW_Mram_storage_76_SPO_UNCONNECTED;
  wire NLW_Mram_storage_77_SPO_UNCONNECTED;
  wire NLW_Mram_storage_78_SPO_UNCONNECTED;
  wire NLW_Mram_storage_79_SPO_UNCONNECTED;
  wire NLW_Mram_storage_710_SPO_UNCONNECTED;
  wire NLW_Mram_storage_711_SPO_UNCONNECTED;
  wire NLW_Mram_storage_712_SPO_UNCONNECTED;
  wire NLW_Mram_storage_713_SPO_UNCONNECTED;
  wire NLW_Mram_storage_714_SPO_UNCONNECTED;
  wire NLW_Mram_storage_715_SPO_UNCONNECTED;
  wire NLW_Mram_storage_716_SPO_UNCONNECTED;
  wire NLW_Mram_storage_717_SPO_UNCONNECTED;
  wire NLW_Mram_storage_718_SPO_UNCONNECTED;
  wire NLW_Mram_storage_719_SPO_UNCONNECTED;
  wire NLW_Mram_storage_720_SPO_UNCONNECTED;
  wire NLW_Mram_storage_721_SPO_UNCONNECTED;
  wire NLW_Mram_storage_722_SPO_UNCONNECTED;
  wire NLW_Mram_storage_91_SPO_UNCONNECTED;
  wire NLW_Mram_storage_92_SPO_UNCONNECTED;
  wire NLW_Mram_storage_93_SPO_UNCONNECTED;
  wire NLW_Mram_storage_96_SPO_UNCONNECTED;
  wire NLW_Mram_storage_94_SPO_UNCONNECTED;
  wire NLW_Mram_storage_95_SPO_UNCONNECTED;
  wire NLW_Mram_storage_97_SPO_UNCONNECTED;
  wire NLW_Mram_storage_98_SPO_UNCONNECTED;
  wire NLW_Mram_storage_99_SPO_UNCONNECTED;
  wire NLW_Mram_storage_910_SPO_UNCONNECTED;
  wire NLW_Mram_storage_911_SPO_UNCONNECTED;
  wire NLW_Mram_storage_912_SPO_UNCONNECTED;
  wire NLW_Mram_storage_913_SPO_UNCONNECTED;
  wire NLW_Mram_storage_914_SPO_UNCONNECTED;
  wire NLW_Mram_storage_915_SPO_UNCONNECTED;
  wire NLW_Mram_storage_916_SPO_UNCONNECTED;
  wire NLW_Mram_storage_917_SPO_UNCONNECTED;
  wire NLW_Mram_storage_918_SPO_UNCONNECTED;
  wire NLW_Mram_storage_919_SPO_UNCONNECTED;
  wire NLW_Mram_storage_920_SPO_UNCONNECTED;
  wire NLW_Mram_storage_921_SPO_UNCONNECTED;
  wire NLW_Mram_storage_922_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire NLW_Mram_tag_mem_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_11_ENB_UNCONNECTED;
  wire NLW_Mram_mem_11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_11_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_12_ENB_UNCONNECTED;
  wire NLW_Mram_mem_12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_12_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_13_ENB_UNCONNECTED;
  wire NLW_Mram_mem_13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_13_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_14_ENB_UNCONNECTED;
  wire NLW_Mram_mem_14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_14_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_15_ENB_UNCONNECTED;
  wire NLW_Mram_mem_15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_15_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_18_ENB_UNCONNECTED;
  wire NLW_Mram_mem_18_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_18_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_18_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_18_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_16_ENB_UNCONNECTED;
  wire NLW_Mram_mem_16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_16_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_17_ENB_UNCONNECTED;
  wire NLW_Mram_mem_17_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_17_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_17_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_17_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_19_ENB_UNCONNECTED;
  wire NLW_Mram_mem_19_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_19_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_19_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_19_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_110_ENB_UNCONNECTED;
  wire NLW_Mram_mem_110_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_110_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_110_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_110_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_111_ENB_UNCONNECTED;
  wire NLW_Mram_mem_111_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_111_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_111_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_111_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_112_ENB_UNCONNECTED;
  wire NLW_Mram_mem_112_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_112_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_112_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_112_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_113_ENB_UNCONNECTED;
  wire NLW_Mram_mem_113_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_113_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_113_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_113_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_114_ENB_UNCONNECTED;
  wire NLW_Mram_mem_114_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_114_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_114_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_114_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_115_ENB_UNCONNECTED;
  wire NLW_Mram_mem_115_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_115_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_115_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_115_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem_116_ENB_UNCONNECTED;
  wire NLW_Mram_mem_116_RSTB_UNCONNECTED;
  wire NLW_Mram_mem_116_CLKB_UNCONNECTED;
  wire NLW_Mram_mem_116_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem_116_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf1_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_minerva_cpu/Mram_gprf_DIPADIP<0>_UNCONNECTED ;
  wire NLW_Mram_mem16_ENB_UNCONNECTED;
  wire NLW_Mram_mem16_RSTB_UNCONNECTED;
  wire NLW_Mram_mem16_CLKB_UNCONNECTED;
  wire NLW_Mram_mem16_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem16_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem16_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem16_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem15_ENB_UNCONNECTED;
  wire NLW_Mram_mem15_RSTB_UNCONNECTED;
  wire NLW_Mram_mem15_CLKB_UNCONNECTED;
  wire NLW_Mram_mem15_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem15_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem15_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem15_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem14_ENB_UNCONNECTED;
  wire NLW_Mram_mem14_RSTB_UNCONNECTED;
  wire NLW_Mram_mem14_CLKB_UNCONNECTED;
  wire NLW_Mram_mem14_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem14_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem14_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem14_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem13_ENB_UNCONNECTED;
  wire NLW_Mram_mem13_RSTB_UNCONNECTED;
  wire NLW_Mram_mem13_CLKB_UNCONNECTED;
  wire NLW_Mram_mem13_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem13_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem13_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem13_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem12_ENB_UNCONNECTED;
  wire NLW_Mram_mem12_RSTB_UNCONNECTED;
  wire NLW_Mram_mem12_CLKB_UNCONNECTED;
  wire NLW_Mram_mem12_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem12_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem12_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem12_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem11_ENB_UNCONNECTED;
  wire NLW_Mram_mem11_RSTB_UNCONNECTED;
  wire NLW_Mram_mem11_CLKB_UNCONNECTED;
  wire NLW_Mram_mem11_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem11_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem11_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem11_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem10_ENB_UNCONNECTED;
  wire NLW_Mram_mem10_RSTB_UNCONNECTED;
  wire NLW_Mram_mem10_CLKB_UNCONNECTED;
  wire NLW_Mram_mem10_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem10_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem10_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem10_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem9_ENB_UNCONNECTED;
  wire NLW_Mram_mem9_RSTB_UNCONNECTED;
  wire NLW_Mram_mem9_CLKB_UNCONNECTED;
  wire NLW_Mram_mem9_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem9_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem9_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem9_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIA<2>_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIA<2>_UNCONNECTED ;
  wire NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire [25 : 0] front_panel_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] suart_rx_reg;
  wire [15 : 0] half_rate_phy_dq_o;
  wire [15 : 0] half_rate_phy_dq_t;
  wire [31 : 0] half_rate_phy_record0_rddata;
  wire [31 : 0] half_rate_phy_record1_rddata;
  wire [1 : 0] half_rate_phy_dqs_o;
  wire [1 : 0] half_rate_phy_dqs_t;
  wire [13 : 0] half_rate_phy_record0_address;
  wire [13 : 0] half_rate_phy_record1_address;
  wire [5 : 5] half_rate_phy_r_dfi_wrdata_en;
  wire [2 : 0] half_rate_phy_record0_bank;
  wire [2 : 0] half_rate_phy_record1_bank;
  wire [0 : 0] rddata_valid;
  wire [31 : 0] rddata0;
  wire [31 : 0] rddata1;
  wire [31 : 0] half_rate_phy_record2_wrdata;
  wire [0 : 0] half_rate_phy_record3_wrdata_mask;
  wire [31 : 0] half_rate_phy_record3_wrdata;
  wire [1 : 0] half_rate_phy_rddata_sr;
  wire [29 : 0] \minerva_cpu/fetch/ibus__adr ;
  wire [29 : 0] \minerva_cpu/loadstore/dbus__adr ;
  wire [31 : 0] \minerva_cpu/loadstore/dbus__dat_w ;
  wire [3 : 0] \minerva_cpu/loadstore/dbus__sel ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n6371;
  wire [7 : 0] _n6372;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout;
  wire [21 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout;
  wire [21 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout;
  wire [21 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout;
  wire [127 : 0] basesoc_dat_w;
  wire [23 : 0] _n6512;
  wire [2 : 0] memadr_2;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_value;
  wire [31 : 2] suart_phase_accumulator_tx;
  wire [31 : 2] suart_phase_accumulator_rx;
  wire [31 : 0] spiflash_sr;
  wire [31 : 0] dfi_dfi_p0_rddata;
  wire [31 : 0] dfi_dfi_p1_rddata;
  wire [31 : 0] dfi_dfi_p2_rddata;
  wire [31 : 0] dfi_dfi_p3_rddata;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [2 : 0] basesoc_sdram_dfi_p0_bank;
  wire [13 : 0] basesoc_sdram_dfi_p0_address;
  wire [2 : 0] basesoc_sdram_dfi_p1_bank;
  wire [13 : 0] basesoc_sdram_dfi_p1_address;
  wire [4 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [1 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [8 : 0] basesoc_sdram_timer_count;
  wire [2 : 0] rhs_array_muxed2;
  wire [2 : 0] rhs_array_muxed8;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [31 : 0] basesoc_value_status;
  wire [56 : 0] dna_status;
  wire [7 : 0] opsis_i2c_din;
  wire [7 : 0] suart_tx_reg;
  wire [3 : 0] suart_tx_bitcount;
  wire [3 : 0] suart_rx_bitcount;
  wire [7 : 0] suart_source_payload_data;
  wire [4 : 0] suart_tx_fifo_level0;
  wire [4 : 0] suart_rx_fifo_level0;
  wire [3 : 0] spiflash_dqi;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [31 : 0] basesoc_sdram_phaseinjector2_status;
  wire [31 : 0] basesoc_sdram_phaseinjector3_status;
  wire [13 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine0_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine4_row;
  wire [3 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine4_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine5_row;
  wire [3 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine5_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine6_row;
  wire [3 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine6_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trascon_count;
  wire [13 : 0] basesoc_sdram_bankmachine7_row;
  wire [3 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine7_twtpcon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trascon_count;
  wire [2 : 0] basesoc_sdram_twtrcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [1 : 0] front_panel_leds_storage_full;
  wire [7 : 0] opsis_i2c_shift_reg_storage_full;
  wire [6 : 0] opsis_i2c_slave_addr_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector2_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector2_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector3_command_storage_full;
  wire [2 : 0] basesoc_sdram_phaseinjector3_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] suart_eventmanager_storage_full;
  wire [1 : 0] basesoc_sdram_bankmachine0_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine1_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine2_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine3_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine4_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine5_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine6_trccon_count;
  wire [1 : 0] basesoc_sdram_bankmachine7_trccon_count;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] opsis_i2c_master_storage_full;
  wire [1 : 0] opsis_i2c_status_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector2_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector3_wrdata_storage_full;
  wire [7 : 0] basesoc_load_storage_full;
  wire [7 : 0] basesoc_reload_storage_full;
  wire [15 : 0] half_rate_phy_dq_i;
  wire [13 : 0] array_muxed0;
  wire [2 : 0] array_muxed1;
  wire [29 : 0] rhs_array_muxed44;
  wire [31 : 0] rhs_array_muxed45;
  wire [31 : 0] basesoc_rom_bus_dat_r;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] basesoc_sdram_inti_p2_rddata;
  wire [31 : 0] basesoc_sdram_inti_p3_rddata;
  wire [13 : 0] array_muxed9;
  wire [13 : 0] array_muxed16;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [13 : 0] rhs_array_muxed1;
  wire [13 : 0] rhs_array_muxed7;
  wire [2 : 0] array_muxed15;
  wire [2 : 0] array_muxed8;
  wire [3 : 0] spiflash_o;
  wire [13 : 0] half_rate_phy_dfi_p0_address;
  wire [31 : 0] half_rate_phy_dfi_p0_wrdata;
  wire [13 : 0] half_rate_phy_dfi_p1_address;
  wire [31 : 0] half_rate_phy_dfi_p1_wrdata;
  wire [31 : 2] n6113;
  wire [31 : 2] n6117;
  wire [127 : 0] basesoc_data_port_dat_w;
  wire [15 : 0] basesoc_data_port_we;
  wire [10 : 3] basesoc_sdram_bankmachine0_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine1_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine2_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine3_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine4_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine5_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine6_cmd_payload_a;
  wire [10 : 3] basesoc_sdram_bankmachine7_cmd_payload_a;
  wire [0 : 0] half_rate_phy_dfi_p0_wrdata_mask;
  wire [4 : 0] basesoc_slave_sel;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [2 : 2] n6107;
  wire [23 : 3] n6189;
  wire [25 : 0] Mcount_front_panel_count_lut;
  wire [24 : 0] Mcount_front_panel_count_cy;
  wire [31 : 0] Result_11;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [7 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [0 : 0] Mcount_spiflash_i1_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [3 : 0] opsis_i2c_counter;
  wire [7 : 0] spiflash_counter;
  wire [5 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine4_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine5_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine6_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine7_row_hit_cy;
  wire [31 : 2] Madd_n6113_cy;
  wire [31 : 2] Madd_n6117_cy;
  wire [2 : 2] Madd_n6107_cy;
  wire [0 : 0] Madd_n6189_lut;
  wire [23 : 0] Madd_n6189_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [0 : 0] Mcount_half_rate_phy_bitslip_cnt_cy;
  wire [6 : 0] dna_cnt;
  wire [4 : 4] Mcount_dna_cnt_cy;
  wire [3 : 0] suart_tx_fifo_produce;
  wire [3 : 0] suart_rx_fifo_produce;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [3 : 0] suart_tx_fifo_consume;
  wire [2 : 2] Mcount_suart_tx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_tx_fifo_level0_lut;
  wire [3 : 0] suart_rx_fifo_consume;
  wire [2 : 2] Mcount_suart_rx_fifo_level0_cy;
  wire [3 : 3] Mcount_suart_rx_fifo_level0_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume;
  wire [2 : 2] Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume;
  wire [7 : 0] \minerva_cpu/Mcompar_$209_lut ;
  wire [6 : 0] \minerva_cpu/Mcompar_$209_cy ;
  wire [28 : 0] \minerva_cpu/Madd_n1099_Madd_cy ;
  wire [0 : 0] \minerva_cpu/Madd_n1099_Madd_lut ;
  wire [10 : 0] \minerva_cpu/Mcompar_$175_lut ;
  wire [9 : 0] \minerva_cpu/Mcompar_$175_cy ;
  wire [31 : 0] \minerva_cpu/$next\d_src1 ;
  wire [31 : 0] \minerva_cpu/$next\d_src2 ;
  wire [29 : 0] \minerva_cpu/n1099 ;
  wire [31 : 2] \minerva_cpu/predict_d_branch_target ;
  wire [31 : 0] \minerva_cpu/decoder_immediate ;
  wire [31 : 0] \minerva_cpu/$next\x_result ;
  wire [2 : 0] \minerva_cpu/payload__funct3$55 ;
  wire [31 : 0] \minerva_cpu/$next\x_csr_result ;
  wire [4 : 0] \minerva_cpu/$164 ;
  wire [31 : 31] \minerva_cpu/$166 ;
  wire [31 : 0] \minerva_cpu/$411 ;
  wire [31 : 0] \minerva_cpu/$next\m_result ;
  wire [31 : 0] \minerva_cpu/$next\w_result ;
  wire [31 : 0] \minerva_cpu/csrf_irq_mask_w__value ;
  wire [31 : 0] \minerva_cpu/csrf_mscratch_w__value ;
  wire [29 : 0] \minerva_cpu/csrf_mtvec_w__base ;
  wire [1 : 0] \minerva_cpu/csrf_mtvec_w__mode ;
  wire [1 : 0] \minerva_cpu/csrf_misa_w__mxl ;
  wire [25 : 0] \minerva_cpu/csrf_misa_w__extensions ;
  wire [1 : 0] \minerva_cpu/csrf_mstatus_w__xs ;
  wire [1 : 0] \minerva_cpu/csrf_mstatus_w__fs ;
  wire [1 : 0] \minerva_cpu/csrf_mstatus_w__mpp ;
  wire [31 : 0] \minerva_cpu/gprf_r_data$28 ;
  wire [31 : 0] \minerva_cpu/gprf_r_data ;
  wire [29 : 0] \minerva_cpu/payload__pc$34 ;
  wire [4 : 0] \minerva_cpu/payload__rd$114 ;
  wire [29 : 0] \minerva_cpu/payload__pc$37 ;
  wire [29 : 0] \minerva_cpu/payload__pc$43 ;
  wire [2 : 0] \minerva_cpu/payload__load_mask$122 ;
  wire [4 : 0] \minerva_cpu/payload__rd$46 ;
  wire [4 : 0] \minerva_cpu/payload__rs1$47 ;
  wire [31 : 8] \minerva_cpu/payload__immediate$52 ;
  wire [31 : 0] \minerva_cpu/payload__load_data$123 ;
  wire [31 : 0] \minerva_cpu/payload__src1$50 ;
  wire [31 : 0] \minerva_cpu/payload__src2$51 ;
  wire [31 : 0] \minerva_cpu/payload__result$118 ;
  wire [31 : 2] \minerva_cpu/payload__branch_target$68 ;
  wire [4 : 0] \minerva_cpu/payload__rd$82 ;
  wire [2 : 0] \minerva_cpu/payload__load_mask$92 ;
  wire [31 : 0] \minerva_cpu/payload__branch_target$105 ;
  wire [31 : 0] \minerva_cpu/payload__result$87 ;
  wire [31 : 0] \minerva_cpu/loadstore/m_load_data ;
  wire [29 : 0] \minerva_cpu/fetch_a_pc ;
  wire [31 : 0] \minerva_cpu/fetch_f_instruction ;
  wire [31 : 0] \minerva_cpu/exception/irq_pending_r__value ;
  wire [31 : 0] \minerva_cpu/exception/irq_mask_r__value ;
  wire [30 : 0] \minerva_cpu/exception/mcause_r__ecode ;
  wire [31 : 0] \minerva_cpu/exception/mscratch_r__value ;
  wire [1 : 0] \minerva_cpu/exception/mtvec_r__mode ;
  wire [1 : 0] \minerva_cpu/exception/misa_r__mxl ;
  wire [25 : 0] \minerva_cpu/exception/misa_r__extensions ;
  wire [1 : 0] \minerva_cpu/exception/mstatus_r__xs ;
  wire [1 : 0] \minerva_cpu/exception/mstatus_r__fs ;
  wire [1 : 0] \minerva_cpu/exception/mstatus_r__mpp ;
  wire [31 : 0] \minerva_cpu/exception/mepc_r__value ;
  wire [29 : 0] \minerva_cpu/exception/mtvec_r__base ;
  wire [28 : 0] \minerva_cpu/exception/Madd_n0343_Madd_cy ;
  wire [0 : 0] \minerva_cpu/exception/Madd_n0343_Madd_lut ;
  wire [0 : 0] \minerva_cpu/exception/interrupt_pe_o ;
  wire [29 : 0] \minerva_cpu/exception/n0343 ;
  wire [31 : 0] \minerva_cpu/exception/_n0355 ;
  wire [30 : 0] \minerva_cpu/exception/_n0351 ;
  wire [31 : 0] \minerva_cpu/exception/_n0362 ;
  wire [31 : 0] \minerva_cpu/fetch/f_instruction$2 ;
  wire [28 : 0] \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy ;
  wire [0 : 0] \minerva_cpu/fetch/$1/Madd_n0042_Madd_lut ;
  wire [29 : 0] \minerva_cpu/fetch/$1/n0042 ;
  wire [31 : 0] \minerva_cpu/shifter/m_result$9 ;
  wire [30 : 30] \minerva_cpu/shifter/$1 ;
  wire [31 : 0] \minerva_cpu/adder/Madd_n0025_cy ;
  wire [31 : 0] \minerva_cpu/adder/Madd_n0025_lut ;
  wire [31 : 0] \minerva_cpu/adder/Msub_$1_cy ;
  wire [31 : 0] \minerva_cpu/adder/Msub_$1_lut ;
  wire [31 : 0] \minerva_cpu/adder/n0025 ;
  wire [32 : 0] \minerva_cpu/adder/$1 ;
  wire [25 : 25] front_panel_done_12;
  wire [31 : 31] basesoc_zero_trigger_INV_287_o_13;
  wire [19 : 19] basesoc_done_14;
  wire [13 : 0] basesoc_sdram_choose_cmd_grant_rhs_array_muxed1;
  wire [13 : 0] basesoc_sdram_choose_req_grant_rhs_array_muxed7;
  VCC   XST_VCC (
    .P(basesoc_sdram_tfawcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_half_rate_phy_bitslip_cnt_cy[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs0 (
    .C(sys_clk),
    .D(fx2_serial_rx_IBUF_2),
    .Q(xilinxmultiregimpl2_regs0_4)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs0 (
    .C(sys_clk),
    .D(front_panel_switches),
    .Q(xilinxmultiregimpl3_regs0_11)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .Q(\half_rate_phy_r_drive_dq[0] )
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl2_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs0_4),
    .Q(xilinxmultiregimpl2_regs1_10)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl3_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl3_regs0_11),
    .Q(xilinxmultiregimpl3_regs1_24)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_r_23)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_0 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_1 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_2 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_3 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_4 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_5 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_6 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_reg_7 (
    .C(sys_clk),
    .CE(_n10365_inv),
    .D(xilinxmultiregimpl2_regs1_10),
    .R(sys_rst),
    .Q(suart_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys2x (
    .C(sys2x_clk),
    .D(phase_sel_INV_33_o),
    .R(sys2x_rst),
    .Q(phase_sys2x_257)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_sys (
    .C(sys2x_clk),
    .D(half_rate_phy_phase_half_182),
    .R(sys2x_rst),
    .Q(half_rate_phy_phase_sys_324)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_wrdata_en_d (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata_en),
    .R(sys2x_rst),
    .Q(half_rate_phy_wrdata_en_d_391)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_rom_bus_ack (
    .C(sys_clk),
    .D(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o),
    .R(sys_rst),
    .Q(basesoc_rom_bus_ack_876)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_zero_old_trigger_935)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_sink_ready (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_736_o),
    .R(sys_rst),
    .Q(suart_sink_ready_939)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_old_trigger (
    .C(sys_clk),
    .D(suart_tx_trigger),
    .R(sys_rst),
    .Q(suart_tx_old_trigger_1003)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_old_trigger (
    .C(sys_clk),
    .D(suart_rx_trigger),
    .R(sys_rst),
    .Q(suart_rx_old_trigger_1004)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_1169)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1171)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(_n6859),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_1210)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_4 (
    .C(sys_clk),
    .D(basesoc_slave_sel[4]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_1234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed12_INV_391_o_3518),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_1284)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed10_INV_389_o_3516),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_1282)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed11_INV_390_o_3517),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_1283)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_cas_n (
    .C(sys_clk),
    .D(array_muxed17_INV_392_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_cas_n_1285)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed18_INV_393_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_1286)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed19_INV_394_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_1287)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_0 (
    .C(sys_clk),
    .CE(_n10320_inv_4009),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_1 (
    .C(sys_clk),
    .CE(_n10320_inv_4009),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_2 (
    .C(sys_clk),
    .CE(_n10320_inv_4009),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_counter_3 (
    .C(sys_clk),
    .CE(_n10320_inv_4009),
    .D(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n10393_inv),
    .D(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n10405_inv_4011),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n10405_inv_4011),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n10405_inv_4011),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n10405_inv_4011),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_4 (
    .C(sys_clk),
    .CE(_n10405_inv_4011),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_5 (
    .C(sys_clk),
    .CE(_n10405_inv_4011),
    .D(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_carry (
    .C(sys_clk),
    .D(Madd_n6189_lut[0]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_carry_5606)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_1 (
    .C(sys_clk),
    .D(n6107[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_1_5608)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_samp_count_2 (
    .C(sys_clk),
    .D(Madd_n6107_cy[2]),
    .R(sys_rst),
    .Q(opsis_i2c_samp_count_2_2399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(n6189[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_2420)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(n6189[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_2419)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(n6189[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_2418)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(n6189[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_2417)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(n6189[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_2416)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(n6189[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_2415)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(n6189[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_2414)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(n6189[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_2413)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(n6189[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_2412)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(n6189[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_2411)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(n6189[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_2410)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(n6189[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_2409)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(n6189[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_2408)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(n6189[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_2407)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(n6189[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_2406)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(n6189[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_2405)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(n6189[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_2404)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(n6189[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_2403)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(n6189[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_2402)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(n6189[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_2401)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(n6189[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_2400)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n6189_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_2421)
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata_valid_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys2x_rst),
    .Q(rddata_valid[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sys (
    .C(sys_clk),
    .D(phase_sys2x_257),
    .R(sys_rst),
    .Q(phase_sys_1037)
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_valid (
    .C(sys_clk),
    .D(half_rate_phy_rddata_sr[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata_valid_1135)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready1 (
    .C(sys_clk),
    .D(new_master_wdata_ready0),
    .R(sys_rst),
    .Q(new_master_wdata_ready1_1214)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2399),
    .D(xilinxmultiregimpl0_regs1_871),
    .R(sys_rst),
    .Q(opsis_i2c_scl_i_1489)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[0]),
    .R(sys_rst),
    .Q(suart_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[1]),
    .R(sys_rst),
    .Q(suart_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[2]),
    .R(sys_rst),
    .Q(suart_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[3]),
    .R(sys_rst),
    .Q(suart_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[4]),
    .R(sys_rst),
    .Q(suart_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[5]),
    .R(sys_rst),
    .Q(suart_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[6]),
    .R(sys_rst),
    .Q(suart_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_747_o),
    .D(suart_rx_reg[7]),
    .R(sys_rst),
    .Q(suart_source_payload_data[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_postamble (
    .C(sdram_half_clk),
    .D(half_rate_phy_r_dfi_wrdata_en[5]),
    .Q(half_rate_phy_postamble_234)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed45[0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed45[1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed45[2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed45[3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed45[4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed45[5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed45[6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed45[7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[0]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed44[3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed44[4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed44[12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed44[13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_r (
    .C(sys_clk),
    .D(opsis_i2c_scl_i_1489),
    .R(sys_rst),
    .Q(opsis_i2c_scl_r_937)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0013_MUX_737_o),
    .R(sys_rst),
    .Q(suart_uart_clk_txen_970)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> ),
    .R(sys_rst),
    .Q(suart_phase_accumulator_rx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_valid (
    .C(sys_clk),
    .D(rddata_valid[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata_valid_1070)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_2421),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FD   memadr_2_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_2[0])
  );
  FD   memadr_2_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_2[1])
  );
  FD   memadr_2_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_2[2])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(_n6372[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n10314_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_2182)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_2183)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_2184)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_2185)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_2186)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_2189)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_2187)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_2188)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_2190)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_2191)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_2192)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_2193)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_2196)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_2194)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_2195)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_2197)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_2198)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_2199)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_2200)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(front_panel_leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_slave_addr_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_2231)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_13_2230)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_2232)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_2233)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_2234)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_2235)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_13_2245)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_2248)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_2246)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_2247)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_2249)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_2250)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_13_2260)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_12_2261)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_11_2262)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_8_2265)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_10_2263)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full_9_2264)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_13_2275)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_10_2278)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_12_2276)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_11_2277)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_9_2279)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full_8_2280)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_baddress_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_baddress_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(suart_eventmanager_storage_full[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_2293)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_2294)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_2295)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_2298)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_2296)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_2297)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_2299)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_2300)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_2301)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_2302)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_2305)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_2303)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_2304)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_master_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(opsis_i2c_master_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_master_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_master_w0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(opsis_i2c_master_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2437)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2436)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2435)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2434)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2433)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2432)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2431)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2430)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2445)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2444)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2443)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2442)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2441)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2440)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2439)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2438)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2453)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2452)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2451)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2450)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2449)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2448)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2447)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2446)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2485)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2484)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2483)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2482)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2481)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2480)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2479)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2478)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2477)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2476)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2475)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2474)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2473)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2472)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2471)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2470)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2493)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2492)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2491)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2490)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2489)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2488)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2487)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2486)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2517)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2516)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2515)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2514)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2513)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2512)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2511)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2510)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2525)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2524)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2523)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2522)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2521)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2520)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2519)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2518)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2533)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2532)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2531)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2530)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2529)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2528)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2527)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2526)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2565)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2563)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2562)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2561)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_24_2589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_25_2588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_26_2587)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_27_2586)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_28_2585)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_29_2584)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_30_2583)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_31_2582)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2573)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2572)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2571)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2570)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2569)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2568)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2567)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2566)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_16_2597)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_17_2596)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_18_2595)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_19_2594)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_20_2593)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_21_2592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_22_2591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_23_2590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_8_2605)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_9_2604)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_10_2603)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_11_2602)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_12_2601)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_13_2600)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_14_2599)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full_15_2598)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_24_2621)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_25_2620)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_26_2619)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_27_2618)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_28_2617)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_29_2616)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_30_2615)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_31_2614)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_16_2629)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_17_2628)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_18_2627)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_19_2626)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_20_2625)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_21_2624)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_22_2623)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_23_2622)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_8_2637)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_9_2636)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_10_2635)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_11_2634)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_12_2633)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_13_2632)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_14_2631)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_reload_storage_full_15_2630)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_256)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4 (
    .C(sys_clk),
    .D(new_master_rdata_valid3),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_1216)
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(_n6371[7]),
    .Q(memdat_1[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_status_storage_full_0 (
    .C(sys_clk),
    .CE(_n11003_inv_4022),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_status_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  opsis_i2c_status_storage_full_1 (
    .C(sys_clk),
    .CE(_n11003_inv_4022),
    .D(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> ),
    .S(sys_rst),
    .Q(opsis_i2c_status_storage_full[1])
  );
  FD   ddram_cke_724 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_cke),
    .Q(ddram_cke_OBUF_228)
  );
  FD   ddram_reset_n_725 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_reset_n),
    .Q(ddram_reset_n_OBUF_232)
  );
  FD   ddram_odt_726 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_odt),
    .Q(ddram_odt_OBUF_233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_mask_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata_mask[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0015_MUX_748_o),
    .R(sys_rst),
    .Q(suart_uart_clk_rxen_1002)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_rddata_en (
    .C(sys_clk),
    .D(array_muxed13),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_rddata_en_1189)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_rddata_en (
    .C(sys_clk),
    .D(array_muxed20),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_rddata_en_1207)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_wrdata_en (
    .C(sys_clk),
    .D(array_muxed21),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_wrdata_en_1208)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record3_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p1_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_0 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_1 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_2 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_3 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_4 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_5 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_6 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_7 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_8 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_9 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_10 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_11 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_12 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_13 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_14 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_15 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_16 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_17 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_18 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_19 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_20 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_21 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_22 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_23 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_24 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_25 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_26 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_27 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_28 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_29 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_30 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_value_31 (
    .C(sys_clk),
    .D(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0 (
    .C(sys_clk),
    .D(N1414),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl1_regs0_1281)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_0 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> ),
    .R(sys_rst),
    .Q(suart_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_1 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> ),
    .R(sys_rst),
    .Q(suart_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_2 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> ),
    .R(sys_rst),
    .Q(suart_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_3 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> ),
    .R(sys_rst),
    .Q(suart_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_4 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> ),
    .R(sys_rst),
    .Q(suart_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_5 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> ),
    .R(sys_rst),
    .Q(suart_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_6 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> ),
    .R(sys_rst),
    .Q(suart_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_reg_7 (
    .C(sys_clk),
    .CE(_n10336_inv),
    .D(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> ),
    .R(sys_rst),
    .Q(suart_tx_reg[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_0 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1412),
    .R(sys_rst),
    .Q(spiflash_dqi[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_1 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1411),
    .R(sys_rst),
    .Q(spiflash_dqi[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_2 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1410),
    .R(sys_rst),
    .Q(spiflash_dqi[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_dqi_3 (
    .C(sys_clk),
    .CE(Mcount_spiflash_i1_cy[0]),
    .D(N1409),
    .R(sys_rst),
    .Q(spiflash_dqi[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0_1281),
    .Q(xilinxmultiregimpl1_regs1_872)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[0]),
    .R(sys_rst),
    .Q(basesoc_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[1]),
    .R(sys_rst),
    .Q(basesoc_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[2]),
    .R(sys_rst),
    .Q(basesoc_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[3]),
    .R(sys_rst),
    .Q(basesoc_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[4]),
    .R(sys_rst),
    .Q(basesoc_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[5]),
    .R(sys_rst),
    .Q(basesoc_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[6]),
    .R(sys_rst),
    .Q(basesoc_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[7]),
    .R(sys_rst),
    .Q(basesoc_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[8]),
    .R(sys_rst),
    .Q(basesoc_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[9]),
    .R(sys_rst),
    .Q(basesoc_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[10]),
    .R(sys_rst),
    .Q(basesoc_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[11]),
    .R(sys_rst),
    .Q(basesoc_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[12]),
    .R(sys_rst),
    .Q(basesoc_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[13]),
    .R(sys_rst),
    .Q(basesoc_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[14]),
    .R(sys_rst),
    .Q(basesoc_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[15]),
    .R(sys_rst),
    .Q(basesoc_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[16]),
    .R(sys_rst),
    .Q(basesoc_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[17]),
    .R(sys_rst),
    .Q(basesoc_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[18]),
    .R(sys_rst),
    .Q(basesoc_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[19]),
    .R(sys_rst),
    .Q(basesoc_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[20]),
    .R(sys_rst),
    .Q(basesoc_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[21]),
    .R(sys_rst),
    .Q(basesoc_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[22]),
    .R(sys_rst),
    .Q(basesoc_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[23]),
    .R(sys_rst),
    .Q(basesoc_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[24]),
    .R(sys_rst),
    .Q(basesoc_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[25]),
    .R(sys_rst),
    .Q(basesoc_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[26]),
    .R(sys_rst),
    .Q(basesoc_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[27]),
    .R(sys_rst),
    .Q(basesoc_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[28]),
    .R(sys_rst),
    .Q(basesoc_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[29]),
    .R(sys_rst),
    .Q(basesoc_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[30]),
    .R(sys_rst),
    .Q(basesoc_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_update_value_re),
    .D(basesoc_value[31]),
    .R(sys_rst),
    .Q(basesoc_value_status[31])
  );
  FD   ddram_ras_n_860 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_229)
  );
  FD   ddram_cas_n_861 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_230)
  );
  FD   ddram_we_n_862 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_231)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_747_o),
    .R(sys_rst),
    .Q(suart_source_valid_971)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_i (
    .C(sys_clk),
    .CE(opsis_i2c_samp_count_2_2399),
    .D(xilinxmultiregimpl1_regs1_872),
    .R(sys_rst),
    .Q(opsis_i2c_sda_i_1490)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_r (
    .C(sys_clk),
    .D(opsis_i2c_sda_i_1490),
    .R(sys_rst),
    .Q(opsis_i2c_sda_r_938)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_0 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_sda_i_1490),
    .R(sys_rst),
    .Q(opsis_i2c_din[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_1 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_din[0]),
    .R(sys_rst),
    .Q(opsis_i2c_din[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_2 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_din[1]),
    .R(sys_rst),
    .Q(opsis_i2c_din[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_3 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_din[2]),
    .R(sys_rst),
    .Q(opsis_i2c_din[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_4 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_din[3]),
    .R(sys_rst),
    .Q(opsis_i2c_din[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_5 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_din[4]),
    .R(sys_rst),
    .Q(opsis_i2c_din[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_6 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_din[5]),
    .R(sys_rst),
    .Q(opsis_i2c_din[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_din_7 (
    .C(sys_clk),
    .CE(_n10324_inv),
    .D(opsis_i2c_din[6]),
    .R(sys_rst),
    .Q(opsis_i2c_din[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1686)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1732)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1778)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1824)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1870)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1916)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1962)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_2008)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata0[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata0[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata0[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata0[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata0[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata0[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata0[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata0[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata0[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata0[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata0[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata0[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata0[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata0[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata0[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata0[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata0[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata0[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata0[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata0[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata0[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata0[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata0[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata0[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata0[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata0[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata0_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata0[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys2x_rst),
    .Q(rddata1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys2x_rst),
    .Q(rddata1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys2x_rst),
    .Q(rddata1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys2x_rst),
    .Q(rddata1[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys2x_rst),
    .Q(rddata1[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys2x_rst),
    .Q(rddata1[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys2x_rst),
    .Q(rddata1[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys2x_rst),
    .Q(rddata1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys2x_rst),
    .Q(rddata1[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys2x_rst),
    .Q(rddata1[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys2x_rst),
    .Q(rddata1[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys2x_rst),
    .Q(rddata1[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys2x_rst),
    .Q(rddata1[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys2x_rst),
    .Q(rddata1[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys2x_rst),
    .Q(rddata1[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys2x_rst),
    .Q(rddata1[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys2x_rst),
    .Q(rddata1[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys2x_rst),
    .Q(rddata1[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys2x_rst),
    .Q(rddata1[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys2x_rst),
    .Q(rddata1[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys2x_rst),
    .Q(rddata1[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys2x_rst),
    .Q(rddata1[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys2x_rst),
    .Q(rddata1[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys2x_rst),
    .Q(rddata1[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys2x_rst),
    .Q(rddata1[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys2x_rst),
    .Q(rddata1[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys2x_rst),
    .Q(rddata1[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys2x_rst),
    .Q(rddata1[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys2x_rst),
    .Q(rddata1[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys2x_rst),
    .Q(rddata1[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys2x_rst),
    .Q(rddata1[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  rddata1_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys2x_rst),
    .Q(rddata1[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_789_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_788_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p2_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record0_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p2_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_0 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_1 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_2 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_3 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_4 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_5 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_6 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_7 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_8 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_9 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_10 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_11 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_12 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_13 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_14 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_15 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_16 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_17 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_18 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_19 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_20 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_21 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_22 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_23 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_24 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_25 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_26 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_27 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_28 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_29 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_30 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p3_rddata_31 (
    .C(sys_clk),
    .D(half_rate_phy_record1_rddata[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p3_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_row_open),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_row_open),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_row_open),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_row_open),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_row_open),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_row_open),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_row_open),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_row_open),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_0 (
    .C(sys_clk),
    .D(rddata0[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_1 (
    .C(sys_clk),
    .D(rddata0[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_2 (
    .C(sys_clk),
    .D(rddata0[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_3 (
    .C(sys_clk),
    .D(rddata0[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_4 (
    .C(sys_clk),
    .D(rddata0[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_5 (
    .C(sys_clk),
    .D(rddata0[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_6 (
    .C(sys_clk),
    .D(rddata0[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_7 (
    .C(sys_clk),
    .D(rddata0[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_8 (
    .C(sys_clk),
    .D(rddata0[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_9 (
    .C(sys_clk),
    .D(rddata0[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_10 (
    .C(sys_clk),
    .D(rddata0[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_11 (
    .C(sys_clk),
    .D(rddata0[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_12 (
    .C(sys_clk),
    .D(rddata0[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_13 (
    .C(sys_clk),
    .D(rddata0[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_14 (
    .C(sys_clk),
    .D(rddata0[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_15 (
    .C(sys_clk),
    .D(rddata0[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_16 (
    .C(sys_clk),
    .D(rddata0[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_17 (
    .C(sys_clk),
    .D(rddata0[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_18 (
    .C(sys_clk),
    .D(rddata0[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_19 (
    .C(sys_clk),
    .D(rddata0[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_20 (
    .C(sys_clk),
    .D(rddata0[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_21 (
    .C(sys_clk),
    .D(rddata0[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_22 (
    .C(sys_clk),
    .D(rddata0[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_23 (
    .C(sys_clk),
    .D(rddata0[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_24 (
    .C(sys_clk),
    .D(rddata0[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_25 (
    .C(sys_clk),
    .D(rddata0[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_26 (
    .C(sys_clk),
    .D(rddata0[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_27 (
    .C(sys_clk),
    .D(rddata0[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_28 (
    .C(sys_clk),
    .D(rddata0[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_29 (
    .C(sys_clk),
    .D(rddata0[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_30 (
    .C(sys_clk),
    .D(rddata0[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p0_rddata_31 (
    .C(sys_clk),
    .D(rddata0[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p0_rddata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_0 (
    .C(sys_clk),
    .D(rddata1[0]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_1 (
    .C(sys_clk),
    .D(rddata1[1]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_2 (
    .C(sys_clk),
    .D(rddata1[2]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_3 (
    .C(sys_clk),
    .D(rddata1[3]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_4 (
    .C(sys_clk),
    .D(rddata1[4]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_5 (
    .C(sys_clk),
    .D(rddata1[5]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_6 (
    .C(sys_clk),
    .D(rddata1[6]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_7 (
    .C(sys_clk),
    .D(rddata1[7]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_8 (
    .C(sys_clk),
    .D(rddata1[8]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_9 (
    .C(sys_clk),
    .D(rddata1[9]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_10 (
    .C(sys_clk),
    .D(rddata1[10]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_11 (
    .C(sys_clk),
    .D(rddata1[11]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_12 (
    .C(sys_clk),
    .D(rddata1[12]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_13 (
    .C(sys_clk),
    .D(rddata1[13]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_14 (
    .C(sys_clk),
    .D(rddata1[14]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_15 (
    .C(sys_clk),
    .D(rddata1[15]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_16 (
    .C(sys_clk),
    .D(rddata1[16]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_17 (
    .C(sys_clk),
    .D(rddata1[17]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_18 (
    .C(sys_clk),
    .D(rddata1[18]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_19 (
    .C(sys_clk),
    .D(rddata1[19]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_20 (
    .C(sys_clk),
    .D(rddata1[20]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_21 (
    .C(sys_clk),
    .D(rddata1[21]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_22 (
    .C(sys_clk),
    .D(rddata1[22]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_23 (
    .C(sys_clk),
    .D(rddata1[23]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_24 (
    .C(sys_clk),
    .D(rddata1[24]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_25 (
    .C(sys_clk),
    .D(rddata1[25]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_26 (
    .C(sys_clk),
    .D(rddata1[26]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_27 (
    .C(sys_clk),
    .D(rddata1[27]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_28 (
    .C(sys_clk),
    .D(rddata1[28]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_29 (
    .C(sys_clk),
    .D(rddata1[29]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_30 (
    .C(sys_clk),
    .D(rddata1[30]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  dfi_dfi_p1_rddata_31 (
    .C(sys_clk),
    .D(rddata1[31]),
    .R(sys_rst),
    .Q(dfi_dfi_p1_rddata[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector2_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p2_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector2_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector3_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p2_rddata_valid),
    .D(basesoc_sdram_inti_p3_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector3_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_0 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_1 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_2 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_3 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_4 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_5 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_6 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  opsis_i2c_shift_reg_storage_full_7 (
    .C(sys_clk),
    .CE(_n10593_inv),
    .D(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> ),
    .R(sys_rst),
    .Q(opsis_i2c_shift_reg_storage_full[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_scl_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_pause_drv),
    .R(sys_rst),
    .Q(opsis_i2c_scl_drv_reg_936)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(N1413),
    .R(opsisi2c_storage_full_inv),
    .Q(xilinxmultiregimpl0_regs0_1280)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_1280),
    .Q(xilinxmultiregimpl0_regs1_871)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_0 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[0]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_1 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[1]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_2 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[2]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_3 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[3]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_4 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[4]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_5 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[5]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_6 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[6]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_7 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[7]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_8 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[8]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_9 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[9]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_10 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[10]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_11 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[11]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_12 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[12]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_13 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[13]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_14 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[14]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_15 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[15]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_16 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[16]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_17 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[17]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_18 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[18]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_19 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[19]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_20 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[20]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_21 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[21]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_22 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[22]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_23 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[23]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_24 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[24]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_25 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[25]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_26 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[26]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_27 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[27]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_28 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[28]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_29 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[29]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_30 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[30]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_record2_wrdata_31 (
    .C(sys2x_clk),
    .D(half_rate_phy_dfi_p0_wrdata[31]),
    .R(sys2x_rst),
    .Q(half_rate_phy_record2_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed8[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed8[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_2 (
    .C(sys_clk),
    .D(array_muxed8[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed15[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed15[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_2 (
    .C(sys_clk),
    .D(array_muxed15[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_1209)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_1211)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_1212)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed9[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed9[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed9[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed9[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed9[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed9[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed9[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed9[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed9[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed9[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed9[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed9[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed9[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_13 (
    .C(sys_clk),
    .D(array_muxed9[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed16[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed16[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed16[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed16[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed16[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed16[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed16[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed16[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed16[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed16[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed16[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed16[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed16[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_13 (
    .C(sys_clk),
    .D(array_muxed16[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[0]),
    .Q(half_rate_phy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[1]),
    .Q(half_rate_phy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[2]),
    .Q(half_rate_phy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[3]),
    .Q(half_rate_phy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[4]),
    .Q(half_rate_phy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[5]),
    .Q(half_rate_phy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[6]),
    .Q(half_rate_phy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[7]),
    .Q(half_rate_phy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[8]),
    .Q(half_rate_phy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[9]),
    .Q(half_rate_phy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[10]),
    .Q(half_rate_phy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[11]),
    .Q(half_rate_phy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[12]),
    .Q(half_rate_phy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p0_address[13]),
    .Q(half_rate_phy_record0_address[13])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[0]),
    .Q(half_rate_phy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[1]),
    .Q(half_rate_phy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[2]),
    .Q(half_rate_phy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_3 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[3]),
    .Q(half_rate_phy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_4 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[4]),
    .Q(half_rate_phy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_5 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[5]),
    .Q(half_rate_phy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_6 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[6]),
    .Q(half_rate_phy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_7 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[7]),
    .Q(half_rate_phy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_8 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[8]),
    .Q(half_rate_phy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_9 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[9]),
    .Q(half_rate_phy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_10 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[10]),
    .Q(half_rate_phy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_11 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[11]),
    .Q(half_rate_phy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_12 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[12]),
    .Q(half_rate_phy_record1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_address_13 (
    .C(sdram_half_clk),
    .D(half_rate_phy_dfi_p1_address[13]),
    .Q(half_rate_phy_record1_address[13])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_227)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_226)
  );
  FD   ddram_ba_2 (
    .C(sdram_half_clk),
    .D(array_muxed1[2]),
    .Q(ddram_ba_2_225)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_224)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_223)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_222)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_221)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_220)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_219)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_218)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_217)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_216)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_215)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_214)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_213)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_212)
  );
  FD   ddram_a_13 (
    .C(sdram_half_clk),
    .D(array_muxed0[13]),
    .Q(ddram_a_13_211)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_7 (
    .C(base50_clk_BUFG_7),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl3_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(NLW_FDPE_7_Q_UNCONNECTED)
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_9 (
    .C(encoder_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(xilinxasyncresetsynchronizerimpl4_rst_meta),
    .PRE(sys_rst),
    .Q(NLW_FDPE_9_Q_UNCONNECTED)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<0>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[0])
  );
  MUXCY   \Mcount_front_panel_count_cy<0>  (
    .CI(front_panel_switches_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count_cy[0])
  );
  XORCY   \Mcount_front_panel_count_xor<0>  (
    .CI(front_panel_switches_inv),
    .LI(Mcount_front_panel_count_lut[0]),
    .O(Mcount_front_panel_count)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<1>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[1])
  );
  MUXCY   \Mcount_front_panel_count_cy<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count_cy[1])
  );
  XORCY   \Mcount_front_panel_count_xor<1>  (
    .CI(Mcount_front_panel_count_cy[0]),
    .LI(Mcount_front_panel_count_lut[1]),
    .O(Mcount_front_panel_count1)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<2>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[2])
  );
  MUXCY   \Mcount_front_panel_count_cy<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count_cy[2])
  );
  XORCY   \Mcount_front_panel_count_xor<2>  (
    .CI(Mcount_front_panel_count_cy[1]),
    .LI(Mcount_front_panel_count_lut[2]),
    .O(Mcount_front_panel_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<3>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[3])
  );
  MUXCY   \Mcount_front_panel_count_cy<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count_cy[3])
  );
  XORCY   \Mcount_front_panel_count_xor<3>  (
    .CI(Mcount_front_panel_count_cy[2]),
    .LI(Mcount_front_panel_count_lut[3]),
    .O(Mcount_front_panel_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<4>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[4])
  );
  MUXCY   \Mcount_front_panel_count_cy<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count_cy[4])
  );
  XORCY   \Mcount_front_panel_count_xor<4>  (
    .CI(Mcount_front_panel_count_cy[3]),
    .LI(Mcount_front_panel_count_lut[4]),
    .O(Mcount_front_panel_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<5>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[5])
  );
  MUXCY   \Mcount_front_panel_count_cy<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count_cy[5])
  );
  XORCY   \Mcount_front_panel_count_xor<5>  (
    .CI(Mcount_front_panel_count_cy[4]),
    .LI(Mcount_front_panel_count_lut[5]),
    .O(Mcount_front_panel_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<6>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[6])
  );
  MUXCY   \Mcount_front_panel_count_cy<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count_cy[6])
  );
  XORCY   \Mcount_front_panel_count_xor<6>  (
    .CI(Mcount_front_panel_count_cy[5]),
    .LI(Mcount_front_panel_count_lut[6]),
    .O(Mcount_front_panel_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<7>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[7])
  );
  MUXCY   \Mcount_front_panel_count_cy<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count_cy[7])
  );
  XORCY   \Mcount_front_panel_count_xor<7>  (
    .CI(Mcount_front_panel_count_cy[6]),
    .LI(Mcount_front_panel_count_lut[7]),
    .O(Mcount_front_panel_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<8>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[8])
  );
  MUXCY   \Mcount_front_panel_count_cy<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count_cy[8])
  );
  XORCY   \Mcount_front_panel_count_xor<8>  (
    .CI(Mcount_front_panel_count_cy[7]),
    .LI(Mcount_front_panel_count_lut[8]),
    .O(Mcount_front_panel_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<9>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[9])
  );
  MUXCY   \Mcount_front_panel_count_cy<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count_cy[9])
  );
  XORCY   \Mcount_front_panel_count_xor<9>  (
    .CI(Mcount_front_panel_count_cy[8]),
    .LI(Mcount_front_panel_count_lut[9]),
    .O(Mcount_front_panel_count9)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<10>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[10])
  );
  MUXCY   \Mcount_front_panel_count_cy<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count_cy[10])
  );
  XORCY   \Mcount_front_panel_count_xor<10>  (
    .CI(Mcount_front_panel_count_cy[9]),
    .LI(Mcount_front_panel_count_lut[10]),
    .O(Mcount_front_panel_count10)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<11>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[11])
  );
  MUXCY   \Mcount_front_panel_count_cy<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count_cy[11])
  );
  XORCY   \Mcount_front_panel_count_xor<11>  (
    .CI(Mcount_front_panel_count_cy[10]),
    .LI(Mcount_front_panel_count_lut[11]),
    .O(Mcount_front_panel_count11)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<12>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[12]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[12])
  );
  MUXCY   \Mcount_front_panel_count_cy<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count_cy[12])
  );
  XORCY   \Mcount_front_panel_count_xor<12>  (
    .CI(Mcount_front_panel_count_cy[11]),
    .LI(Mcount_front_panel_count_lut[12]),
    .O(Mcount_front_panel_count12)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<13>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[13]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[13])
  );
  MUXCY   \Mcount_front_panel_count_cy<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count_cy[13])
  );
  XORCY   \Mcount_front_panel_count_xor<13>  (
    .CI(Mcount_front_panel_count_cy[12]),
    .LI(Mcount_front_panel_count_lut[13]),
    .O(Mcount_front_panel_count13)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<14>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[14]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[14])
  );
  MUXCY   \Mcount_front_panel_count_cy<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count_cy[14])
  );
  XORCY   \Mcount_front_panel_count_xor<14>  (
    .CI(Mcount_front_panel_count_cy[13]),
    .LI(Mcount_front_panel_count_lut[14]),
    .O(Mcount_front_panel_count14)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<15>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[15]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[15])
  );
  MUXCY   \Mcount_front_panel_count_cy<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count_cy[15])
  );
  XORCY   \Mcount_front_panel_count_xor<15>  (
    .CI(Mcount_front_panel_count_cy[14]),
    .LI(Mcount_front_panel_count_lut[15]),
    .O(Mcount_front_panel_count15)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<16>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[16])
  );
  MUXCY   \Mcount_front_panel_count_cy<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count_cy[16])
  );
  XORCY   \Mcount_front_panel_count_xor<16>  (
    .CI(Mcount_front_panel_count_cy[15]),
    .LI(Mcount_front_panel_count_lut[16]),
    .O(Mcount_front_panel_count16)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<17>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[17]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[17])
  );
  MUXCY   \Mcount_front_panel_count_cy<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count_cy[17])
  );
  XORCY   \Mcount_front_panel_count_xor<17>  (
    .CI(Mcount_front_panel_count_cy[16]),
    .LI(Mcount_front_panel_count_lut[17]),
    .O(Mcount_front_panel_count17)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<18>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[18])
  );
  MUXCY   \Mcount_front_panel_count_cy<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count_cy[18])
  );
  XORCY   \Mcount_front_panel_count_xor<18>  (
    .CI(Mcount_front_panel_count_cy[17]),
    .LI(Mcount_front_panel_count_lut[18]),
    .O(Mcount_front_panel_count18)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<19>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[19]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[19])
  );
  MUXCY   \Mcount_front_panel_count_cy<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count_cy[19])
  );
  XORCY   \Mcount_front_panel_count_xor<19>  (
    .CI(Mcount_front_panel_count_cy[18]),
    .LI(Mcount_front_panel_count_lut[19]),
    .O(Mcount_front_panel_count19)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<20>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[20]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[20])
  );
  MUXCY   \Mcount_front_panel_count_cy<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count_cy[20])
  );
  XORCY   \Mcount_front_panel_count_xor<20>  (
    .CI(Mcount_front_panel_count_cy[19]),
    .LI(Mcount_front_panel_count_lut[20]),
    .O(Mcount_front_panel_count20)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<21>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[21]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[21])
  );
  MUXCY   \Mcount_front_panel_count_cy<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count_cy[21])
  );
  XORCY   \Mcount_front_panel_count_xor<21>  (
    .CI(Mcount_front_panel_count_cy[20]),
    .LI(Mcount_front_panel_count_lut[21]),
    .O(Mcount_front_panel_count21)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<22>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[22]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[22])
  );
  MUXCY   \Mcount_front_panel_count_cy<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count_cy[22])
  );
  XORCY   \Mcount_front_panel_count_xor<22>  (
    .CI(Mcount_front_panel_count_cy[21]),
    .LI(Mcount_front_panel_count_lut[22]),
    .O(Mcount_front_panel_count22)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<23>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[23]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[23])
  );
  MUXCY   \Mcount_front_panel_count_cy<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count_cy[23])
  );
  XORCY   \Mcount_front_panel_count_xor<23>  (
    .CI(Mcount_front_panel_count_cy[22]),
    .LI(Mcount_front_panel_count_lut[23]),
    .O(Mcount_front_panel_count23)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<24>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[24]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_front_panel_count_lut[24])
  );
  MUXCY   \Mcount_front_panel_count_cy<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count_cy[24])
  );
  XORCY   \Mcount_front_panel_count_xor<24>  (
    .CI(Mcount_front_panel_count_cy[23]),
    .LI(Mcount_front_panel_count_lut[24]),
    .O(Mcount_front_panel_count24)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_front_panel_count_lut<25>  (
    .I0(front_panel_switches_inv),
    .I1(front_panel_count[25]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_front_panel_count_lut[25])
  );
  XORCY   \Mcount_front_panel_count_xor<25>  (
    .CI(Mcount_front_panel_count_cy[24]),
    .LI(Mcount_front_panel_count_lut[25]),
    .O(Mcount_front_panel_count25)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_tfawcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_2421),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n6371[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n6371[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n6371[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n6371[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n6371[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n6371[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n6371[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(suart_tx_fifo_produce[0]),
    .A1(suart_tx_fifo_produce[1]),
    .A2(suart_tx_fifo_produce[2]),
    .A3(suart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(suart_tx_fifo_consume[0]),
    .DPRA1(suart_tx_fifo_consume[1]),
    .DPRA2(suart_tx_fifo_consume[2]),
    .DPRA3(suart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n6371[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[0]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n6372[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[1]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n6372[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[2]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n6372[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[3]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n6372[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[4]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n6372[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[5]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n6372[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[6]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n6372[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(suart_rx_fifo_produce[0]),
    .A1(suart_rx_fifo_produce[1]),
    .A2(suart_rx_fifo_produce[2]),
    .A3(suart_rx_fifo_produce[3]),
    .D(suart_source_payload_data[7]),
    .DPRA0(suart_rx_fifo_consume[0]),
    .DPRA1(suart_rx_fifo_consume[1]),
    .DPRA2(suart_rx_fifo_consume[2]),
    .DPRA3(suart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(suart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n6372[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_port_cmd_ready3_6160),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_81 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_81_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_82 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_82_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_83 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_83_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_84 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_84_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_85 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_85_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_86 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_86_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_87 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_87_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_88 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_88_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_89 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_89_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_810 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_810_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_811 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_811_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_812 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_812_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_813 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_813_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_816 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_816_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_814 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_814_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_815 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_815_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_817 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_817_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_818 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_818_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_819 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_819_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_820 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_820_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_821 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_821_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_822 (
    .A0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_822_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_61 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_61_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_62 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_62_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_63 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_63_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_64 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_64_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_65 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_65_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_66 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_66_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_67 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_67_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_68 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_68_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_69 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_69_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_610 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_610_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_611 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_611_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_612 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_612_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_613 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_613_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_614 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_614_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_615 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_615_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_616 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_616_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_617 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_617_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_618 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_618_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_619 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_619_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_620 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_620_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_621 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_621_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_622 (
    .A0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_622_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_71 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_71_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_72 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_72_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_73 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_73_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_74 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_74_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_75 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_75_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_76 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_76_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_77 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_77_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_78 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_78_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_79 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_79_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_710 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_710_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_711 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_711_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_712 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_712_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_713 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_713_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_714 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_714_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_715 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_715_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_716 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_716_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_717 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_717_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_718 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_718_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_719 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_719_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_720 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_720_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_721 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_721_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_722 (
    .A0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_722_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_91 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_91_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_92 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_92_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_93 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_93_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_96 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_96_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_94 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_94_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_95 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_95_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_97 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_97_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_98 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_98_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_99 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_99_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_910 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_910_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_911 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_911_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_912 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_912_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_913 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_913_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_914 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_914_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_915 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_915_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_916 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_916_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_917 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_917_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_918 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_918_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_919 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_919_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_920 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_920_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_921 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_921_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_922 (
    .A0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(\basesoc_port_cmd_payload_addr[23] ),
    .DPRA0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_922_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd4-In1 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd4_1304)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd1-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd1_1301)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd3-In3 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd3_1303)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\opsisi2c_state_FSM_FFd2-In5 ),
    .R(opsis_i2c_slave_addr_re_0),
    .Q(opsisi2c_state_FSM_FFd2_1302)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_4039 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_1346)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_1348)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_1347)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_3082)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_4044)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_3083)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_1 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count1),
    .R(sys_rst),
    .Q(front_panel_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_1350)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_0 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count),
    .R(sys_rst),
    .Q(front_panel_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_2 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count2),
    .R(sys_rst),
    .Q(front_panel_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_3 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count3),
    .R(sys_rst),
    .Q(front_panel_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_6 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count6),
    .R(sys_rst),
    .Q(front_panel_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_4 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count4),
    .R(sys_rst),
    .Q(front_panel_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_5 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count5),
    .R(sys_rst),
    .Q(front_panel_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_9 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count9),
    .R(sys_rst),
    .Q(front_panel_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_7 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count7),
    .S(sys_rst),
    .Q(front_panel_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_8 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count8),
    .R(sys_rst),
    .Q(front_panel_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_12 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count12),
    .S(sys_rst),
    .Q(front_panel_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_10 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count10),
    .R(sys_rst),
    .Q(front_panel_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_11 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count11),
    .R(sys_rst),
    .Q(front_panel_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_13 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count13),
    .S(sys_rst),
    .Q(front_panel_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_14 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count14),
    .S(sys_rst),
    .Q(front_panel_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_17 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count17),
    .S(sys_rst),
    .Q(front_panel_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_15 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count15),
    .S(sys_rst),
    .Q(front_panel_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_16 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count16),
    .R(sys_rst),
    .Q(front_panel_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_20 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count20),
    .S(sys_rst),
    .Q(front_panel_count[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_18 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count18),
    .R(sys_rst),
    .Q(front_panel_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_19 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count19),
    .S(sys_rst),
    .Q(front_panel_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_23 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count23),
    .S(sys_rst),
    .Q(front_panel_count[23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_21 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count21),
    .S(sys_rst),
    .Q(front_panel_count[21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_22 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count22),
    .S(sys_rst),
    .Q(front_panel_count[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  front_panel_count_24 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count24),
    .R(sys_rst),
    .Q(front_panel_count[24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  front_panel_count_25 (
    .C(sys_clk),
    .CE(_n10995_inv),
    .D(Mcount_front_panel_count25),
    .S(sys_rst),
    .Q(front_panel_count[25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n2006_inv_4124),
    .D(Result_11[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(half_rate_phy_phase_half_182)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n10308_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n10308_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<6>2 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n10302_inv),
    .D(Result_11[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_wrport_we),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10339_inv),
    .D(Mcount_suart_tx_bitcount),
    .R(sys_rst),
    .Q(suart_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10339_inv),
    .D(Mcount_suart_tx_bitcount1),
    .R(sys_rst),
    .Q(suart_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10339_inv),
    .D(Mcount_suart_tx_bitcount2),
    .R(sys_rst),
    .Q(suart_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10339_inv),
    .D(Mcount_suart_tx_bitcount3),
    .R(sys_rst),
    .Q(suart_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n10344_inv),
    .D(Mcount_suart_rx_bitcount),
    .R(sys_rst),
    .Q(suart_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n10344_inv),
    .D(Mcount_suart_rx_bitcount1),
    .R(sys_rst),
    .Q(suart_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n10344_inv),
    .D(Mcount_suart_rx_bitcount2),
    .R(sys_rst),
    .Q(suart_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n10344_inv),
    .D(Mcount_suart_rx_bitcount3),
    .R(sys_rst),
    .Q(suart_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_tx_fifo_do_read),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_wrport_we),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10372_inv),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10372_inv),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10372_inv),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10372_inv),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10372_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(suart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n10379_inv),
    .D(\Result<0>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n10379_inv),
    .D(\Result<1>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n10379_inv),
    .D(\Result<2>10 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n10379_inv),
    .D(\Result<3>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n10379_inv),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<0>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<1>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<2>9 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(suart_rx_fifo_do_read),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(suart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10423_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10423_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10416_inv),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10416_inv),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10416_inv),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10416_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10421_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10421_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10421_inv),
    .D(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10434_inv),
    .D(\Result<0>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10434_inv),
    .D(\Result<1>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10434_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10434_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6160),
    .D(\Result<0>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6160),
    .D(\Result<1>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_port_cmd_ready3_6160),
    .D(\Result<2>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<0>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10457_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10457_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10457_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10439_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10439_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10439_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10441_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10441_inv),
    .D(Mcount_basesoc_sdram_bankmachine1_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<0>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<1>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read),
    .D(\Result<2>19 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<0>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<1>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<2>18 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10452_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10459_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10459_inv),
    .D(Mcount_basesoc_sdram_bankmachine2_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10470_inv),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10470_inv),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10470_inv),
    .D(\Result<2>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10470_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10477_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10477_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10475_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10475_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10475_inv),
    .D(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>23 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\Result<0>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\Result<1>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\Result<2>22 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10488_inv),
    .D(\Result<3>14 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<0>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<1>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read),
    .D(\Result<2>24 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10495_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10495_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>25 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10493_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10493_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10493_inv),
    .D(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<0>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<1>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read),
    .D(\Result<2>26 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10511_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10511_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10511_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10506_inv),
    .D(\Result<0>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10506_inv),
    .D(\Result<1>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10506_inv),
    .D(\Result<2>27 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10506_inv),
    .D(\Result<3>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10524_inv),
    .D(\Result<0>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10524_inv),
    .D(\Result<1>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10524_inv),
    .D(\Result<2>28 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10524_inv),
    .D(\Result<3>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10513_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10513_inv),
    .D(Mcount_basesoc_sdram_bankmachine5_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>29 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<0>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<1>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read),
    .D(\Result<2>30 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10531_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10531_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>31 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10529_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10529_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10529_inv),
    .D(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<0>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<1>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read),
    .D(\Result<2>32 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_0 (
    .C(sys_clk),
    .CE(_n10547_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_1 (
    .C(sys_clk),
    .CE(_n10547_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_twtpcon_count_2 (
    .C(sys_clk),
    .CE(_n10547_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n10559_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n10542_inv),
    .D(\Result<0>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n10542_inv),
    .D(\Result<1>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n10542_inv),
    .D(\Result<2>33 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n10542_inv),
    .D(\Result<3>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_0 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trascon_count_1 (
    .C(sys_clk),
    .CE(_n10549_inv),
    .D(Mcount_basesoc_sdram_bankmachine7_trascon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0 (
    .C(sys_clk),
    .CE(_n10551_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1 (
    .C(sys_clk),
    .CE(_n10551_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_2 (
    .C(sys_clk),
    .CE(_n10551_inv),
    .D(Mcount_basesoc_sdram_twtrcon_count2),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n10565_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1306)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(_n10999_inv),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1307)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_5192)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_5197)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_5193)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_1349)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_5202)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_5198)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_1312)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_5207)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_5203)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_1308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd3_5212)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_5208)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_1310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_5217)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd2_5213)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine5_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine5_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine5_state_FSM_FFd1_1318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd3_5222)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_5218)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_1314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd2_5223)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine4_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine4_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine4_state_FSM_FFd1_1316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd1_1320)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd3_5227)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine6_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine6_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine6_state_FSM_FFd2_5228)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd1_1322)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd3_5232)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine7_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine7_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine7_state_FSM_FFd2_5233)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd6 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd6-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd6_1341)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_choose_req_grant_FSM_FFd8 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd8-In ),
    .S(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd8_1335)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd7 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd7-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd7_1342)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd3 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd3_1338)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd5 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd5-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd5_1340)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd4 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd4-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd4_1339)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_1337)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_1336)
  );
  FD   inst_LPM_FF_3 (
    .C(sys_clk),
    .D(rhs_array_muxed44[9]),
    .Q(inst_LPM_FF_3_5185)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[10]),
    .Q(inst_LPM_FF_2_5186)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[11]),
    .Q(inst_LPM_FF_1_5187)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed44[12]),
    .Q(inst_LPM_FF_0_5188)
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9750 ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5280 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9750 ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<0> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5280 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5282 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<1>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_5280 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<1> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5282 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5284 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<2>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<1>_5282 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<2> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5284 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5286 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<3>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<2>_5284 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<3> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5286 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5288 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<4>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<3>_5286 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<4> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5288 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5290 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<5>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<4>_5288 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<5> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5290 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5292 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<6>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<5>_5290 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<6> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5292 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5294 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<7>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<6>_5292 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<7> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5294 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5296 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<8>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<7>_5294 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<8> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5296 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5298 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<9>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<8>_5296 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<9> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5298 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5300 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<10>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<9>_5298 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<10> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5300 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5302 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<11>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<10>_5300 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<11> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5302 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5304 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<12>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<11>_5302 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<12> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5304 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5306 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<13>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<12>_5304 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<13> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5306 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5308 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<14>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<13>_5306 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<14> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5308 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5310 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<15>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<14>_5308 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<15> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5310 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5312 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<16>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<15>_5310 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<16> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5312 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5314 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<17>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<16>_5312 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<17> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5314 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5316 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<18>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<17>_5314 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<18> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5316 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5318 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<19>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<18>_5316 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<19> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5318 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5320 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<20>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<19>_5318 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<20> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5320 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5322 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<21>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<20>_5320 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<21> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5322 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5324 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<22>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<21>_5322 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<22> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5324 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5326 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<23>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<22>_5324 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<23> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5326 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5328 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<24>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<23>_5326 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<24> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5328 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5330 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<25>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<24>_5328 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<25> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5330 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5332 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<26>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<25>_5330 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<26> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5332 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5334 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<27>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<26>_5332 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<27> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5334 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5336 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<28>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<27>_5334 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<28> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5336 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5338 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<29>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<28>_5336 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<29> )
  );
  MUXCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5338 ),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5340 )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<30>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<29>_5338 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<30> )
  );
  XORCY   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_xor<31>  (
    .CI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<30>_5340 ),
    .LI(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> ),
    .O(\basesoc_value[31]_GND_1_o_sub_1631_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[13]),
    .I1(basesoc_sdram_bankmachine0_row[12]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[13]),
    .I1(basesoc_sdram_bankmachine1_row[12]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[13]),
    .I1(basesoc_sdram_bankmachine2_row[12]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[13]),
    .I1(basesoc_sdram_bankmachine3_row[12]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_row[2]),
    .I1(basesoc_sdram_bankmachine4_row[1]),
    .I2(basesoc_sdram_bankmachine4_row[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_row[5]),
    .I1(basesoc_sdram_bankmachine4_row[4]),
    .I2(basesoc_sdram_bankmachine4_row[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_row[8]),
    .I1(basesoc_sdram_bankmachine4_row[7]),
    .I2(basesoc_sdram_bankmachine4_row[6]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_row[11]),
    .I1(basesoc_sdram_bankmachine4_row[10]),
    .I2(basesoc_sdram_bankmachine4_row[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine4_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_row[13]),
    .I1(basesoc_sdram_bankmachine4_row[12]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine4_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine4_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine4_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine4_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_row[2]),
    .I1(basesoc_sdram_bankmachine5_row[1]),
    .I2(basesoc_sdram_bankmachine5_row[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_row[5]),
    .I1(basesoc_sdram_bankmachine5_row[4]),
    .I2(basesoc_sdram_bankmachine5_row[3]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_row[8]),
    .I1(basesoc_sdram_bankmachine5_row[7]),
    .I2(basesoc_sdram_bankmachine5_row[6]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_row[11]),
    .I1(basesoc_sdram_bankmachine5_row[10]),
    .I2(basesoc_sdram_bankmachine5_row[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine5_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_row[13]),
    .I1(basesoc_sdram_bankmachine5_row[12]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine5_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine5_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine5_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine5_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_row[2]),
    .I1(basesoc_sdram_bankmachine6_row[1]),
    .I2(basesoc_sdram_bankmachine6_row[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_row[5]),
    .I1(basesoc_sdram_bankmachine6_row[4]),
    .I2(basesoc_sdram_bankmachine6_row[3]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_row[8]),
    .I1(basesoc_sdram_bankmachine6_row[7]),
    .I2(basesoc_sdram_bankmachine6_row[6]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_row[11]),
    .I1(basesoc_sdram_bankmachine6_row[10]),
    .I2(basesoc_sdram_bankmachine6_row[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine6_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_row[13]),
    .I1(basesoc_sdram_bankmachine6_row[12]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine6_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine6_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine6_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine6_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_row[2]),
    .I1(basesoc_sdram_bankmachine7_row[1]),
    .I2(basesoc_sdram_bankmachine7_row[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_row[5]),
    .I1(basesoc_sdram_bankmachine7_row[4]),
    .I2(basesoc_sdram_bankmachine7_row[3]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_row[8]),
    .I1(basesoc_sdram_bankmachine7_row[7]),
    .I2(basesoc_sdram_bankmachine7_row[6]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_row[11]),
    .I1(basesoc_sdram_bankmachine7_row[10]),
    .I2(basesoc_sdram_bankmachine7_row[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3])
  );
  LUT4 #(
    .INIT ( 16'h8421 ))
  \Mcompar_basesoc_sdram_bankmachine7_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_row[13]),
    .I1(basesoc_sdram_bankmachine7_row[12]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .O(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine7_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine7_row_hit_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcompar_basesoc_sdram_bankmachine7_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine7_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5442 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<0>_5442 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5443 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5444 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<0>_5443 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<1>_5444 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5445 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5446 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<1>_5445 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<2>_5446 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5447 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5448 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<2>_5447 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<3>_5448 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5449 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5450 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_cy<3>_5449 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o_lut<4>_5450 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5451 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<0>_5451 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5452 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5453 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<0>_5452 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<1>_5453 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5454 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5455 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<1>_5454 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<2>_5455 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5456 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5457 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<2>_5456 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<3>_5457 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5458 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5459 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_cy<3>_5458 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o_lut<4>_5459 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5460 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<0>_5460 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5461 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5462 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<0>_5461 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<1>_5462 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5463 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5464 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<1>_5463 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<2>_5464 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5465 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5466 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<2>_5465 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<3>_5466 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5467 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5468 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_cy<3>_5467 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o_lut<4>_5468 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[8]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[9]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[10]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5469 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<0>_5469 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5470 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[11]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[12]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[13]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5471 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<0>_5470 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<1>_5471 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5472 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[14]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[15]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[16]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5473 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<1>_5472 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<2>_5473 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5474 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[17]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[18]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[19]),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5475 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<2>_5474 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<3>_5475 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5476 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[20]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout[21]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5477 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_cy<3>_5476 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o_lut<4>_5477 )
,
    .O
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5478 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<0>_5478 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5479 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5480 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<0>_5479 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<1>_5480 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5481 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5482 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<1>_5481 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<2>_5482 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5483 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5484 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<2>_5483 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<3>_5484 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5485 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5486 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_cy<3>_5485 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o_lut<4>_5486 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[8]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[10]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5487 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<0>_5487 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5488 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[11]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[12]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[13]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5489 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<0>_5488 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<1>_5489 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5490 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[14]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[15]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[16]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5491 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<1>_5490 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<2>_5491 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5492 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[17]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[18]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[19]),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5493 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<2>_5492 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<3>_5493 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5494 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[20]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout[21]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5495 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_cy<3>_5494 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o_lut<4>_5495 )
,
    .O
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[8]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[9]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[10]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5496 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<0>_5496 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5497 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[11]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[12]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[13]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5498 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<0>_5497 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<1>_5498 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5499 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[14]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[15]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[16]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5500 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<1>_5499 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<2>_5500 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5501 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[17]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[18]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[19]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5502 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<2>_5501 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<3>_5502 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5503 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[20]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout[21]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5504 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_cy<3>_5503 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o_lut<4>_5504 )
,
    .O
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[8]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[9]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[10]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5505 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<0>_5505 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5506 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[11]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[12]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[13]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5507 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<0>_5506 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<1>_5507 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5508 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[14]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[15]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[16]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5509 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<1>_5508 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<2>_5509 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5510 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[17]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[18]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[19]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5511 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<2>_5510 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<3>_5511 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5512 )

  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[20]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout[21]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5513 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_cy<3>_5512 )
,
    .DI(basesoc_sdram_tfawcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o_lut<4>_5513 )
,
    .O
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )

  );
  MUXCY   \Madd_n6113_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[2] ),
    .O(Madd_n6113_cy[2])
  );
  XORCY   \Madd_n6113_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6113_lut[2] ),
    .O(n6113[2])
  );
  MUXCY   \Madd_n6113_cy<3>  (
    .CI(Madd_n6113_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<3>_rt_9751 ),
    .O(Madd_n6113_cy[3])
  );
  XORCY   \Madd_n6113_xor<3>  (
    .CI(Madd_n6113_cy[2]),
    .LI(\Madd_n6113_cy<3>_rt_9751 ),
    .O(n6113[3])
  );
  MUXCY   \Madd_n6113_cy<4>  (
    .CI(Madd_n6113_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[4] ),
    .O(Madd_n6113_cy[4])
  );
  XORCY   \Madd_n6113_xor<4>  (
    .CI(Madd_n6113_cy[3]),
    .LI(\Madd_n6113_lut[4] ),
    .O(n6113[4])
  );
  MUXCY   \Madd_n6113_cy<5>  (
    .CI(Madd_n6113_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[5] ),
    .O(Madd_n6113_cy[5])
  );
  XORCY   \Madd_n6113_xor<5>  (
    .CI(Madd_n6113_cy[4]),
    .LI(\Madd_n6113_lut[5] ),
    .O(n6113[5])
  );
  MUXCY   \Madd_n6113_cy<6>  (
    .CI(Madd_n6113_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<6>_rt_9752 ),
    .O(Madd_n6113_cy[6])
  );
  XORCY   \Madd_n6113_xor<6>  (
    .CI(Madd_n6113_cy[5]),
    .LI(\Madd_n6113_cy<6>_rt_9752 ),
    .O(n6113[6])
  );
  MUXCY   \Madd_n6113_cy<7>  (
    .CI(Madd_n6113_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[7] ),
    .O(Madd_n6113_cy[7])
  );
  XORCY   \Madd_n6113_xor<7>  (
    .CI(Madd_n6113_cy[6]),
    .LI(\Madd_n6113_lut[7] ),
    .O(n6113[7])
  );
  MUXCY   \Madd_n6113_cy<8>  (
    .CI(Madd_n6113_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<8>_rt_9753 ),
    .O(Madd_n6113_cy[8])
  );
  XORCY   \Madd_n6113_xor<8>  (
    .CI(Madd_n6113_cy[7]),
    .LI(\Madd_n6113_cy<8>_rt_9753 ),
    .O(n6113[8])
  );
  MUXCY   \Madd_n6113_cy<9>  (
    .CI(Madd_n6113_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[9] ),
    .O(Madd_n6113_cy[9])
  );
  XORCY   \Madd_n6113_xor<9>  (
    .CI(Madd_n6113_cy[8]),
    .LI(\Madd_n6113_lut[9] ),
    .O(n6113[9])
  );
  MUXCY   \Madd_n6113_cy<10>  (
    .CI(Madd_n6113_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[10] ),
    .O(Madd_n6113_cy[10])
  );
  XORCY   \Madd_n6113_xor<10>  (
    .CI(Madd_n6113_cy[9]),
    .LI(\Madd_n6113_lut[10] ),
    .O(n6113[10])
  );
  MUXCY   \Madd_n6113_cy<11>  (
    .CI(Madd_n6113_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[11] ),
    .O(Madd_n6113_cy[11])
  );
  XORCY   \Madd_n6113_xor<11>  (
    .CI(Madd_n6113_cy[10]),
    .LI(\Madd_n6113_lut[11] ),
    .O(n6113[11])
  );
  MUXCY   \Madd_n6113_cy<12>  (
    .CI(Madd_n6113_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[12] ),
    .O(Madd_n6113_cy[12])
  );
  XORCY   \Madd_n6113_xor<12>  (
    .CI(Madd_n6113_cy[11]),
    .LI(\Madd_n6113_lut[12] ),
    .O(n6113[12])
  );
  MUXCY   \Madd_n6113_cy<13>  (
    .CI(Madd_n6113_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[13] ),
    .O(Madd_n6113_cy[13])
  );
  XORCY   \Madd_n6113_xor<13>  (
    .CI(Madd_n6113_cy[12]),
    .LI(\Madd_n6113_lut[13] ),
    .O(n6113[13])
  );
  MUXCY   \Madd_n6113_cy<14>  (
    .CI(Madd_n6113_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[14] ),
    .O(Madd_n6113_cy[14])
  );
  XORCY   \Madd_n6113_xor<14>  (
    .CI(Madd_n6113_cy[13]),
    .LI(\Madd_n6113_lut[14] ),
    .O(n6113[14])
  );
  MUXCY   \Madd_n6113_cy<15>  (
    .CI(Madd_n6113_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[15] ),
    .O(Madd_n6113_cy[15])
  );
  XORCY   \Madd_n6113_xor<15>  (
    .CI(Madd_n6113_cy[14]),
    .LI(\Madd_n6113_lut[15] ),
    .O(n6113[15])
  );
  MUXCY   \Madd_n6113_cy<16>  (
    .CI(Madd_n6113_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<16>_rt_9754 ),
    .O(Madd_n6113_cy[16])
  );
  XORCY   \Madd_n6113_xor<16>  (
    .CI(Madd_n6113_cy[15]),
    .LI(\Madd_n6113_cy<16>_rt_9754 ),
    .O(n6113[16])
  );
  MUXCY   \Madd_n6113_cy<17>  (
    .CI(Madd_n6113_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[17] ),
    .O(Madd_n6113_cy[17])
  );
  XORCY   \Madd_n6113_xor<17>  (
    .CI(Madd_n6113_cy[16]),
    .LI(\Madd_n6113_lut[17] ),
    .O(n6113[17])
  );
  MUXCY   \Madd_n6113_cy<18>  (
    .CI(Madd_n6113_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[18] ),
    .O(Madd_n6113_cy[18])
  );
  XORCY   \Madd_n6113_xor<18>  (
    .CI(Madd_n6113_cy[17]),
    .LI(\Madd_n6113_lut[18] ),
    .O(n6113[18])
  );
  MUXCY   \Madd_n6113_cy<19>  (
    .CI(Madd_n6113_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<19>_rt_9755 ),
    .O(Madd_n6113_cy[19])
  );
  XORCY   \Madd_n6113_xor<19>  (
    .CI(Madd_n6113_cy[18]),
    .LI(\Madd_n6113_cy<19>_rt_9755 ),
    .O(n6113[19])
  );
  MUXCY   \Madd_n6113_cy<20>  (
    .CI(Madd_n6113_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[20] ),
    .O(Madd_n6113_cy[20])
  );
  XORCY   \Madd_n6113_xor<20>  (
    .CI(Madd_n6113_cy[19]),
    .LI(\Madd_n6113_lut[20] ),
    .O(n6113[20])
  );
  MUXCY   \Madd_n6113_cy<21>  (
    .CI(Madd_n6113_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<21>_rt_9756 ),
    .O(Madd_n6113_cy[21])
  );
  XORCY   \Madd_n6113_xor<21>  (
    .CI(Madd_n6113_cy[20]),
    .LI(\Madd_n6113_cy<21>_rt_9756 ),
    .O(n6113[21])
  );
  MUXCY   \Madd_n6113_cy<22>  (
    .CI(Madd_n6113_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<22>_rt_9757 ),
    .O(Madd_n6113_cy[22])
  );
  XORCY   \Madd_n6113_xor<22>  (
    .CI(Madd_n6113_cy[21]),
    .LI(\Madd_n6113_cy<22>_rt_9757 ),
    .O(n6113[22])
  );
  MUXCY   \Madd_n6113_cy<23>  (
    .CI(Madd_n6113_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6113_lut[23] ),
    .O(Madd_n6113_cy[23])
  );
  XORCY   \Madd_n6113_xor<23>  (
    .CI(Madd_n6113_cy[22]),
    .LI(\Madd_n6113_lut[23] ),
    .O(n6113[23])
  );
  MUXCY   \Madd_n6113_cy<24>  (
    .CI(Madd_n6113_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<24>_rt_9758 ),
    .O(Madd_n6113_cy[24])
  );
  XORCY   \Madd_n6113_xor<24>  (
    .CI(Madd_n6113_cy[23]),
    .LI(\Madd_n6113_cy<24>_rt_9758 ),
    .O(n6113[24])
  );
  MUXCY   \Madd_n6113_cy<25>  (
    .CI(Madd_n6113_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<25>_rt_9759 ),
    .O(Madd_n6113_cy[25])
  );
  XORCY   \Madd_n6113_xor<25>  (
    .CI(Madd_n6113_cy[24]),
    .LI(\Madd_n6113_cy<25>_rt_9759 ),
    .O(n6113[25])
  );
  MUXCY   \Madd_n6113_cy<26>  (
    .CI(Madd_n6113_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<26>_rt_9760 ),
    .O(Madd_n6113_cy[26])
  );
  XORCY   \Madd_n6113_xor<26>  (
    .CI(Madd_n6113_cy[25]),
    .LI(\Madd_n6113_cy<26>_rt_9760 ),
    .O(n6113[26])
  );
  MUXCY   \Madd_n6113_cy<27>  (
    .CI(Madd_n6113_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<27>_rt_9761 ),
    .O(Madd_n6113_cy[27])
  );
  XORCY   \Madd_n6113_xor<27>  (
    .CI(Madd_n6113_cy[26]),
    .LI(\Madd_n6113_cy<27>_rt_9761 ),
    .O(n6113[27])
  );
  MUXCY   \Madd_n6113_cy<28>  (
    .CI(Madd_n6113_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<28>_rt_9762 ),
    .O(Madd_n6113_cy[28])
  );
  XORCY   \Madd_n6113_xor<28>  (
    .CI(Madd_n6113_cy[27]),
    .LI(\Madd_n6113_cy<28>_rt_9762 ),
    .O(n6113[28])
  );
  MUXCY   \Madd_n6113_cy<29>  (
    .CI(Madd_n6113_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<29>_rt_9763 ),
    .O(Madd_n6113_cy[29])
  );
  XORCY   \Madd_n6113_xor<29>  (
    .CI(Madd_n6113_cy[28]),
    .LI(\Madd_n6113_cy<29>_rt_9763 ),
    .O(n6113[29])
  );
  MUXCY   \Madd_n6113_cy<30>  (
    .CI(Madd_n6113_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<30>_rt_9764 ),
    .O(Madd_n6113_cy[30])
  );
  XORCY   \Madd_n6113_xor<30>  (
    .CI(Madd_n6113_cy[29]),
    .LI(\Madd_n6113_cy<30>_rt_9764 ),
    .O(n6113[30])
  );
  MUXCY   \Madd_n6113_cy<31>  (
    .CI(Madd_n6113_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6113_cy<31>_rt_9765 ),
    .O(Madd_n6113_cy[31])
  );
  XORCY   \Madd_n6113_xor<31>  (
    .CI(Madd_n6113_cy[30]),
    .LI(\Madd_n6113_cy<31>_rt_9765 ),
    .O(n6113[31])
  );
  MUXCY   \Madd_n6117_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[2] ),
    .O(Madd_n6117_cy[2])
  );
  XORCY   \Madd_n6117_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\Madd_n6117_lut[2] ),
    .O(n6117[2])
  );
  MUXCY   \Madd_n6117_cy<3>  (
    .CI(Madd_n6117_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<3>_rt_9766 ),
    .O(Madd_n6117_cy[3])
  );
  XORCY   \Madd_n6117_xor<3>  (
    .CI(Madd_n6117_cy[2]),
    .LI(\Madd_n6117_cy<3>_rt_9766 ),
    .O(n6117[3])
  );
  MUXCY   \Madd_n6117_cy<4>  (
    .CI(Madd_n6117_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[4] ),
    .O(Madd_n6117_cy[4])
  );
  XORCY   \Madd_n6117_xor<4>  (
    .CI(Madd_n6117_cy[3]),
    .LI(\Madd_n6117_lut[4] ),
    .O(n6117[4])
  );
  MUXCY   \Madd_n6117_cy<5>  (
    .CI(Madd_n6117_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[5] ),
    .O(Madd_n6117_cy[5])
  );
  XORCY   \Madd_n6117_xor<5>  (
    .CI(Madd_n6117_cy[4]),
    .LI(\Madd_n6117_lut[5] ),
    .O(n6117[5])
  );
  MUXCY   \Madd_n6117_cy<6>  (
    .CI(Madd_n6117_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<6>_rt_9767 ),
    .O(Madd_n6117_cy[6])
  );
  XORCY   \Madd_n6117_xor<6>  (
    .CI(Madd_n6117_cy[5]),
    .LI(\Madd_n6117_cy<6>_rt_9767 ),
    .O(n6117[6])
  );
  MUXCY   \Madd_n6117_cy<7>  (
    .CI(Madd_n6117_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[7] ),
    .O(Madd_n6117_cy[7])
  );
  XORCY   \Madd_n6117_xor<7>  (
    .CI(Madd_n6117_cy[6]),
    .LI(\Madd_n6117_lut[7] ),
    .O(n6117[7])
  );
  MUXCY   \Madd_n6117_cy<8>  (
    .CI(Madd_n6117_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<8>_rt_9768 ),
    .O(Madd_n6117_cy[8])
  );
  XORCY   \Madd_n6117_xor<8>  (
    .CI(Madd_n6117_cy[7]),
    .LI(\Madd_n6117_cy<8>_rt_9768 ),
    .O(n6117[8])
  );
  MUXCY   \Madd_n6117_cy<9>  (
    .CI(Madd_n6117_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[9] ),
    .O(Madd_n6117_cy[9])
  );
  XORCY   \Madd_n6117_xor<9>  (
    .CI(Madd_n6117_cy[8]),
    .LI(\Madd_n6117_lut[9] ),
    .O(n6117[9])
  );
  MUXCY   \Madd_n6117_cy<10>  (
    .CI(Madd_n6117_cy[9]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[10] ),
    .O(Madd_n6117_cy[10])
  );
  XORCY   \Madd_n6117_xor<10>  (
    .CI(Madd_n6117_cy[9]),
    .LI(\Madd_n6117_lut[10] ),
    .O(n6117[10])
  );
  MUXCY   \Madd_n6117_cy<11>  (
    .CI(Madd_n6117_cy[10]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[11] ),
    .O(Madd_n6117_cy[11])
  );
  XORCY   \Madd_n6117_xor<11>  (
    .CI(Madd_n6117_cy[10]),
    .LI(\Madd_n6117_lut[11] ),
    .O(n6117[11])
  );
  MUXCY   \Madd_n6117_cy<12>  (
    .CI(Madd_n6117_cy[11]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[12] ),
    .O(Madd_n6117_cy[12])
  );
  XORCY   \Madd_n6117_xor<12>  (
    .CI(Madd_n6117_cy[11]),
    .LI(\Madd_n6117_lut[12] ),
    .O(n6117[12])
  );
  MUXCY   \Madd_n6117_cy<13>  (
    .CI(Madd_n6117_cy[12]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[13] ),
    .O(Madd_n6117_cy[13])
  );
  XORCY   \Madd_n6117_xor<13>  (
    .CI(Madd_n6117_cy[12]),
    .LI(\Madd_n6117_lut[13] ),
    .O(n6117[13])
  );
  MUXCY   \Madd_n6117_cy<14>  (
    .CI(Madd_n6117_cy[13]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[14] ),
    .O(Madd_n6117_cy[14])
  );
  XORCY   \Madd_n6117_xor<14>  (
    .CI(Madd_n6117_cy[13]),
    .LI(\Madd_n6117_lut[14] ),
    .O(n6117[14])
  );
  MUXCY   \Madd_n6117_cy<15>  (
    .CI(Madd_n6117_cy[14]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[15] ),
    .O(Madd_n6117_cy[15])
  );
  XORCY   \Madd_n6117_xor<15>  (
    .CI(Madd_n6117_cy[14]),
    .LI(\Madd_n6117_lut[15] ),
    .O(n6117[15])
  );
  MUXCY   \Madd_n6117_cy<16>  (
    .CI(Madd_n6117_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<16>_rt_9769 ),
    .O(Madd_n6117_cy[16])
  );
  XORCY   \Madd_n6117_xor<16>  (
    .CI(Madd_n6117_cy[15]),
    .LI(\Madd_n6117_cy<16>_rt_9769 ),
    .O(n6117[16])
  );
  MUXCY   \Madd_n6117_cy<17>  (
    .CI(Madd_n6117_cy[16]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[17] ),
    .O(Madd_n6117_cy[17])
  );
  XORCY   \Madd_n6117_xor<17>  (
    .CI(Madd_n6117_cy[16]),
    .LI(\Madd_n6117_lut[17] ),
    .O(n6117[17])
  );
  MUXCY   \Madd_n6117_cy<18>  (
    .CI(Madd_n6117_cy[17]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[18] ),
    .O(Madd_n6117_cy[18])
  );
  XORCY   \Madd_n6117_xor<18>  (
    .CI(Madd_n6117_cy[17]),
    .LI(\Madd_n6117_lut[18] ),
    .O(n6117[18])
  );
  MUXCY   \Madd_n6117_cy<19>  (
    .CI(Madd_n6117_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<19>_rt_9770 ),
    .O(Madd_n6117_cy[19])
  );
  XORCY   \Madd_n6117_xor<19>  (
    .CI(Madd_n6117_cy[18]),
    .LI(\Madd_n6117_cy<19>_rt_9770 ),
    .O(n6117[19])
  );
  MUXCY   \Madd_n6117_cy<20>  (
    .CI(Madd_n6117_cy[19]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[20] ),
    .O(Madd_n6117_cy[20])
  );
  XORCY   \Madd_n6117_xor<20>  (
    .CI(Madd_n6117_cy[19]),
    .LI(\Madd_n6117_lut[20] ),
    .O(n6117[20])
  );
  MUXCY   \Madd_n6117_cy<21>  (
    .CI(Madd_n6117_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<21>_rt_9771 ),
    .O(Madd_n6117_cy[21])
  );
  XORCY   \Madd_n6117_xor<21>  (
    .CI(Madd_n6117_cy[20]),
    .LI(\Madd_n6117_cy<21>_rt_9771 ),
    .O(n6117[21])
  );
  MUXCY   \Madd_n6117_cy<22>  (
    .CI(Madd_n6117_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<22>_rt_9772 ),
    .O(Madd_n6117_cy[22])
  );
  XORCY   \Madd_n6117_xor<22>  (
    .CI(Madd_n6117_cy[21]),
    .LI(\Madd_n6117_cy<22>_rt_9772 ),
    .O(n6117[22])
  );
  MUXCY   \Madd_n6117_cy<23>  (
    .CI(Madd_n6117_cy[22]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\Madd_n6117_lut[23] ),
    .O(Madd_n6117_cy[23])
  );
  XORCY   \Madd_n6117_xor<23>  (
    .CI(Madd_n6117_cy[22]),
    .LI(\Madd_n6117_lut[23] ),
    .O(n6117[23])
  );
  MUXCY   \Madd_n6117_cy<24>  (
    .CI(Madd_n6117_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<24>_rt_9773 ),
    .O(Madd_n6117_cy[24])
  );
  XORCY   \Madd_n6117_xor<24>  (
    .CI(Madd_n6117_cy[23]),
    .LI(\Madd_n6117_cy<24>_rt_9773 ),
    .O(n6117[24])
  );
  MUXCY   \Madd_n6117_cy<25>  (
    .CI(Madd_n6117_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<25>_rt_9774 ),
    .O(Madd_n6117_cy[25])
  );
  XORCY   \Madd_n6117_xor<25>  (
    .CI(Madd_n6117_cy[24]),
    .LI(\Madd_n6117_cy<25>_rt_9774 ),
    .O(n6117[25])
  );
  MUXCY   \Madd_n6117_cy<26>  (
    .CI(Madd_n6117_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<26>_rt_9775 ),
    .O(Madd_n6117_cy[26])
  );
  XORCY   \Madd_n6117_xor<26>  (
    .CI(Madd_n6117_cy[25]),
    .LI(\Madd_n6117_cy<26>_rt_9775 ),
    .O(n6117[26])
  );
  MUXCY   \Madd_n6117_cy<27>  (
    .CI(Madd_n6117_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<27>_rt_9776 ),
    .O(Madd_n6117_cy[27])
  );
  XORCY   \Madd_n6117_xor<27>  (
    .CI(Madd_n6117_cy[26]),
    .LI(\Madd_n6117_cy<27>_rt_9776 ),
    .O(n6117[27])
  );
  MUXCY   \Madd_n6117_cy<28>  (
    .CI(Madd_n6117_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<28>_rt_9777 ),
    .O(Madd_n6117_cy[28])
  );
  XORCY   \Madd_n6117_xor<28>  (
    .CI(Madd_n6117_cy[27]),
    .LI(\Madd_n6117_cy<28>_rt_9777 ),
    .O(n6117[28])
  );
  MUXCY   \Madd_n6117_cy<29>  (
    .CI(Madd_n6117_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<29>_rt_9778 ),
    .O(Madd_n6117_cy[29])
  );
  XORCY   \Madd_n6117_xor<29>  (
    .CI(Madd_n6117_cy[28]),
    .LI(\Madd_n6117_cy<29>_rt_9778 ),
    .O(n6117[29])
  );
  MUXCY   \Madd_n6117_cy<30>  (
    .CI(Madd_n6117_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<30>_rt_9779 ),
    .O(Madd_n6117_cy[30])
  );
  XORCY   \Madd_n6117_xor<30>  (
    .CI(Madd_n6117_cy[29]),
    .LI(\Madd_n6117_cy<30>_rt_9779 ),
    .O(n6117[30])
  );
  MUXCY   \Madd_n6117_cy<31>  (
    .CI(Madd_n6117_cy[30]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6117_cy<31>_rt_9780 ),
    .O(Madd_n6117_cy[31])
  );
  XORCY   \Madd_n6117_xor<31>  (
    .CI(Madd_n6117_cy[30]),
    .LI(\Madd_n6117_cy<31>_rt_9780 ),
    .O(n6117[31])
  );
  MUXF7   Mmux__n10145_2_f7 (
    .I0(Mmux__n10145_4_5604),
    .I1(Mmux__n10145_3_5605),
    .S(opsis_i2c_counter[2]),
    .O(_n10145)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10145_4 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[5]),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_shift_reg_storage_full[6]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(Mmux__n10145_4_5604)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux__n10145_3 (
    .I0(opsis_i2c_counter[1]),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_shift_reg_storage_full[1]),
    .I3(opsis_i2c_shift_reg_storage_full[0]),
    .I4(opsis_i2c_shift_reg_storage_full[2]),
    .I5(opsis_i2c_shift_reg_storage_full[3]),
    .O(Mmux__n10145_3_5605)
  );
  MUXCY   \Madd_n6189_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Madd_n6189_lut[0]),
    .O(Madd_n6189_cy[0])
  );
  MUXCY   \Madd_n6189_cy<1>  (
    .CI(Madd_n6189_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<1>_rt_9781 ),
    .O(Madd_n6189_cy[1])
  );
  MUXCY   \Madd_n6189_cy<2>  (
    .CI(Madd_n6189_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<2>_rt_9782 ),
    .O(Madd_n6189_cy[2])
  );
  MUXCY   \Madd_n6189_cy<3>  (
    .CI(Madd_n6189_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<3>_rt_9783 ),
    .O(Madd_n6189_cy[3])
  );
  XORCY   \Madd_n6189_xor<3>  (
    .CI(Madd_n6189_cy[2]),
    .LI(\Madd_n6189_cy<3>_rt_9783 ),
    .O(n6189[3])
  );
  MUXCY   \Madd_n6189_cy<4>  (
    .CI(Madd_n6189_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<4>_rt_9784 ),
    .O(Madd_n6189_cy[4])
  );
  XORCY   \Madd_n6189_xor<4>  (
    .CI(Madd_n6189_cy[3]),
    .LI(\Madd_n6189_cy<4>_rt_9784 ),
    .O(n6189[4])
  );
  MUXCY   \Madd_n6189_cy<5>  (
    .CI(Madd_n6189_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<5>_rt_9785 ),
    .O(Madd_n6189_cy[5])
  );
  XORCY   \Madd_n6189_xor<5>  (
    .CI(Madd_n6189_cy[4]),
    .LI(\Madd_n6189_cy<5>_rt_9785 ),
    .O(n6189[5])
  );
  MUXCY   \Madd_n6189_cy<6>  (
    .CI(Madd_n6189_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<6>_rt_9786 ),
    .O(Madd_n6189_cy[6])
  );
  XORCY   \Madd_n6189_xor<6>  (
    .CI(Madd_n6189_cy[5]),
    .LI(\Madd_n6189_cy<6>_rt_9786 ),
    .O(n6189[6])
  );
  MUXCY   \Madd_n6189_cy<7>  (
    .CI(Madd_n6189_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<7>_rt_9787 ),
    .O(Madd_n6189_cy[7])
  );
  XORCY   \Madd_n6189_xor<7>  (
    .CI(Madd_n6189_cy[6]),
    .LI(\Madd_n6189_cy<7>_rt_9787 ),
    .O(n6189[7])
  );
  MUXCY   \Madd_n6189_cy<8>  (
    .CI(Madd_n6189_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<8>_rt_9788 ),
    .O(Madd_n6189_cy[8])
  );
  XORCY   \Madd_n6189_xor<8>  (
    .CI(Madd_n6189_cy[7]),
    .LI(\Madd_n6189_cy<8>_rt_9788 ),
    .O(n6189[8])
  );
  MUXCY   \Madd_n6189_cy<9>  (
    .CI(Madd_n6189_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<9>_rt_9789 ),
    .O(Madd_n6189_cy[9])
  );
  XORCY   \Madd_n6189_xor<9>  (
    .CI(Madd_n6189_cy[8]),
    .LI(\Madd_n6189_cy<9>_rt_9789 ),
    .O(n6189[9])
  );
  MUXCY   \Madd_n6189_cy<10>  (
    .CI(Madd_n6189_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<10>_rt_9790 ),
    .O(Madd_n6189_cy[10])
  );
  XORCY   \Madd_n6189_xor<10>  (
    .CI(Madd_n6189_cy[9]),
    .LI(\Madd_n6189_cy<10>_rt_9790 ),
    .O(n6189[10])
  );
  MUXCY   \Madd_n6189_cy<11>  (
    .CI(Madd_n6189_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<11>_rt_9791 ),
    .O(Madd_n6189_cy[11])
  );
  XORCY   \Madd_n6189_xor<11>  (
    .CI(Madd_n6189_cy[10]),
    .LI(\Madd_n6189_cy<11>_rt_9791 ),
    .O(n6189[11])
  );
  MUXCY   \Madd_n6189_cy<12>  (
    .CI(Madd_n6189_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<12>_rt_9792 ),
    .O(Madd_n6189_cy[12])
  );
  XORCY   \Madd_n6189_xor<12>  (
    .CI(Madd_n6189_cy[11]),
    .LI(\Madd_n6189_cy<12>_rt_9792 ),
    .O(n6189[12])
  );
  MUXCY   \Madd_n6189_cy<13>  (
    .CI(Madd_n6189_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<13>_rt_9793 ),
    .O(Madd_n6189_cy[13])
  );
  XORCY   \Madd_n6189_xor<13>  (
    .CI(Madd_n6189_cy[12]),
    .LI(\Madd_n6189_cy<13>_rt_9793 ),
    .O(n6189[13])
  );
  MUXCY   \Madd_n6189_cy<14>  (
    .CI(Madd_n6189_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<14>_rt_9794 ),
    .O(Madd_n6189_cy[14])
  );
  XORCY   \Madd_n6189_xor<14>  (
    .CI(Madd_n6189_cy[13]),
    .LI(\Madd_n6189_cy<14>_rt_9794 ),
    .O(n6189[14])
  );
  MUXCY   \Madd_n6189_cy<15>  (
    .CI(Madd_n6189_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<15>_rt_9795 ),
    .O(Madd_n6189_cy[15])
  );
  XORCY   \Madd_n6189_xor<15>  (
    .CI(Madd_n6189_cy[14]),
    .LI(\Madd_n6189_cy<15>_rt_9795 ),
    .O(n6189[15])
  );
  MUXCY   \Madd_n6189_cy<16>  (
    .CI(Madd_n6189_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<16>_rt_9796 ),
    .O(Madd_n6189_cy[16])
  );
  XORCY   \Madd_n6189_xor<16>  (
    .CI(Madd_n6189_cy[15]),
    .LI(\Madd_n6189_cy<16>_rt_9796 ),
    .O(n6189[16])
  );
  MUXCY   \Madd_n6189_cy<17>  (
    .CI(Madd_n6189_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<17>_rt_9797 ),
    .O(Madd_n6189_cy[17])
  );
  XORCY   \Madd_n6189_xor<17>  (
    .CI(Madd_n6189_cy[16]),
    .LI(\Madd_n6189_cy<17>_rt_9797 ),
    .O(n6189[17])
  );
  MUXCY   \Madd_n6189_cy<18>  (
    .CI(Madd_n6189_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<18>_rt_9798 ),
    .O(Madd_n6189_cy[18])
  );
  XORCY   \Madd_n6189_xor<18>  (
    .CI(Madd_n6189_cy[17]),
    .LI(\Madd_n6189_cy<18>_rt_9798 ),
    .O(n6189[18])
  );
  MUXCY   \Madd_n6189_cy<19>  (
    .CI(Madd_n6189_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<19>_rt_9799 ),
    .O(Madd_n6189_cy[19])
  );
  XORCY   \Madd_n6189_xor<19>  (
    .CI(Madd_n6189_cy[18]),
    .LI(\Madd_n6189_cy<19>_rt_9799 ),
    .O(n6189[19])
  );
  MUXCY   \Madd_n6189_cy<20>  (
    .CI(Madd_n6189_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<20>_rt_9800 ),
    .O(Madd_n6189_cy[20])
  );
  XORCY   \Madd_n6189_xor<20>  (
    .CI(Madd_n6189_cy[19]),
    .LI(\Madd_n6189_cy<20>_rt_9800 ),
    .O(n6189[20])
  );
  MUXCY   \Madd_n6189_cy<21>  (
    .CI(Madd_n6189_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<21>_rt_9801 ),
    .O(Madd_n6189_cy[21])
  );
  XORCY   \Madd_n6189_xor<21>  (
    .CI(Madd_n6189_cy[20]),
    .LI(\Madd_n6189_cy<21>_rt_9801 ),
    .O(n6189[21])
  );
  MUXCY   \Madd_n6189_cy<22>  (
    .CI(Madd_n6189_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<22>_rt_9802 ),
    .O(Madd_n6189_cy[22])
  );
  XORCY   \Madd_n6189_xor<22>  (
    .CI(Madd_n6189_cy[21]),
    .LI(\Madd_n6189_cy<22>_rt_9802 ),
    .O(n6189[22])
  );
  MUXCY   \Madd_n6189_cy<23>  (
    .CI(Madd_n6189_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Madd_n6189_cy<23>_rt_9803 ),
    .O(Madd_n6189_cy[23])
  );
  XORCY   \Madd_n6189_xor<23>  (
    .CI(Madd_n6189_cy[22]),
    .LI(\Madd_n6189_cy<23>_rt_9803 ),
    .O(n6189[23])
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux100_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux100_133_5636),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux100_132_5637),
    .I4(mux100_125_5638),
    .O(mux100_8_5635)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I5(basesoc_sdram_bandwidth_nreads_status[0]),
    .O(mux100_133_5636)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[0]),
    .I3(basesoc_sdram_bandwidth_nreads_status[16]),
    .I4(basesoc_sdram_bandwidth_nreads_status[8]),
    .O(mux100_132_5637)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[24]),
    .I3(basesoc_sdram_phaseinjector3_status[8]),
    .I4(basesoc_sdram_phaseinjector3_status[16]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(mux100_125_5638)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_124_5641),
    .I3(mux100_131_5640),
    .I4(mux100_123_5642),
    .I5(mux100_113_5643),
    .O(mux100_71_5639)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2557),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2573),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2565),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .O(mux100_131_5640)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_8_2280),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .O(mux100_124_5641)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[16]),
    .I3(basesoc_sdram_phaseinjector2_status[0]),
    .I4(basesoc_sdram_phaseinjector2_status[8]),
    .I5(basesoc_sdram_phaseinjector2_status[24]),
    .O(mux100_123_5642)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2525),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2533),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2517),
    .O(mux100_113_5643)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_122_5646),
    .I3(mux100_13_5645),
    .I4(mux100_121_5647),
    .I5(mux100_112_5648),
    .O(mux100_7_5644)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux100_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_8_2265),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .O(mux100_13_5645)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[8]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector1_status[0]),
    .I5(basesoc_sdram_phaseinjector1_status[16]),
    .O(mux100_122_5646)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2493),
    .I3(basesoc_sdram_phaseinjector1_status[24]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2485),
    .O(mux100_121_5647)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2477),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_8_2250),
    .O(mux100_112_5648)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux100_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux100_111_5651),
    .I3(mux100_12_5650),
    .I4(mux100_11_5652),
    .I5(mux100_10_5653),
    .O(mux100_6_5649)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux100_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_status[8]),
    .O(mux100_12_5650)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_status[16]),
    .I4(basesoc_sdram_phaseinjector0_status[24]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2453),
    .O(mux100_111_5651)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux100_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2445),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2437),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .O(mux100_11_5652)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux100_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_8_2235),
    .O(mux100_10_5653)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux101_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux101_133_5655),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux101_132_5656),
    .I4(mux101_125_5657),
    .O(mux101_8_5654)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I5(basesoc_sdram_bandwidth_nreads_status[1]),
    .O(mux101_133_5655)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[1]),
    .I3(basesoc_sdram_bandwidth_nreads_status[17]),
    .I4(basesoc_sdram_bandwidth_nreads_status[9]),
    .O(mux101_132_5656)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[25]),
    .I3(basesoc_sdram_phaseinjector3_status[9]),
    .I4(basesoc_sdram_phaseinjector3_status[17]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(mux101_125_5657)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_124_5660),
    .I3(mux101_131_5659),
    .I4(mux101_123_5661),
    .I5(mux101_113_5662),
    .O(mux101_71_5658)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2556),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2572),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2564),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .O(mux101_131_5659)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_9_2279),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .O(mux101_124_5660)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[17]),
    .I3(basesoc_sdram_phaseinjector2_status[1]),
    .I4(basesoc_sdram_phaseinjector2_status[9]),
    .I5(basesoc_sdram_phaseinjector2_status[25]),
    .O(mux101_123_5661)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2524),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2532),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2516),
    .O(mux101_113_5662)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_122_5665),
    .I3(mux101_13_5664),
    .I4(mux101_121_5666),
    .I5(mux101_112_5667),
    .O(mux101_7_5663)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux101_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_9_2264),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .O(mux101_13_5664)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[9]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector1_status[1]),
    .I5(basesoc_sdram_phaseinjector1_status[17]),
    .O(mux101_122_5665)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2492),
    .I3(basesoc_sdram_phaseinjector1_status[25]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2484),
    .O(mux101_121_5666)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2476),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_9_2249),
    .O(mux101_112_5667)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux101_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux101_111_5670),
    .I3(mux101_12_5669),
    .I4(mux101_11_5671),
    .I5(mux101_10_5672),
    .O(mux101_6_5668)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux101_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_status[9]),
    .O(mux101_12_5669)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_status[17]),
    .I4(basesoc_sdram_phaseinjector0_status[25]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2452),
    .O(mux101_111_5670)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux101_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2444),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2436),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .O(mux101_11_5671)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux101_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_9_2234),
    .O(mux101_10_5672)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux102_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux102_133_5674),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux102_132_5675),
    .I4(mux102_125_5676),
    .O(mux102_8_5673)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I5(basesoc_sdram_bandwidth_nreads_status[2]),
    .O(mux102_133_5674)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[2]),
    .I3(basesoc_sdram_bandwidth_nreads_status[18]),
    .I4(basesoc_sdram_bandwidth_nreads_status[10]),
    .O(mux102_132_5675)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[26]),
    .I3(basesoc_sdram_phaseinjector3_status[10]),
    .I4(basesoc_sdram_phaseinjector3_status[18]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(mux102_125_5676)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_124_5679),
    .I3(mux102_131_5678),
    .I4(mux102_123_5680),
    .I5(mux102_113_5681),
    .O(mux102_71_5677)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2555),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2571),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2563),
    .I5(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .O(mux102_131_5678)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_10_2278),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .O(mux102_124_5679)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[18]),
    .I3(basesoc_sdram_phaseinjector2_status[2]),
    .I4(basesoc_sdram_phaseinjector2_status[10]),
    .I5(basesoc_sdram_phaseinjector2_status[26]),
    .O(mux102_123_5680)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2523),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2531),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2515),
    .O(mux102_113_5681)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_122_5684),
    .I3(mux102_13_5683),
    .I4(mux102_121_5685),
    .I5(mux102_112_5686),
    .O(mux102_7_5682)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux102_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full_10_2263),
    .I4(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .O(mux102_13_5683)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[10]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector1_status[2]),
    .I5(basesoc_sdram_phaseinjector1_status[18]),
    .O(mux102_122_5684)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2491),
    .I3(basesoc_sdram_phaseinjector1_status[26]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2483),
    .O(mux102_121_5685)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2475),
    .I4(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full_10_2248),
    .O(mux102_112_5686)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux102_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux102_111_5689),
    .I3(mux102_12_5688),
    .I4(mux102_11_5690),
    .I5(mux102_10_5691),
    .O(mux102_6_5687)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux102_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_status[10]),
    .O(mux102_12_5688)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_status[18]),
    .I4(basesoc_sdram_phaseinjector0_status[26]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2451),
    .O(mux102_111_5689)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux102_11 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2443),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2435),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .O(mux102_11_5690)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux102_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_10_2233),
    .O(mux102_10_5691)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux105_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux105_133_5693),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux105_132_5694),
    .I4(mux105_125_5695),
    .O(mux105_8_5692)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[13]),
    .I5(basesoc_sdram_bandwidth_nreads_status[5]),
    .O(mux105_133_5693)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[5]),
    .I3(basesoc_sdram_bandwidth_nreads_status[21]),
    .I4(basesoc_sdram_bandwidth_nreads_status[13]),
    .O(mux105_132_5694)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[29]),
    .I3(basesoc_sdram_phaseinjector3_status[13]),
    .I4(basesoc_sdram_phaseinjector3_status[21]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(mux105_125_5695)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux105_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux105_124_5698),
    .I3(mux105_131_5697),
    .I4(mux105_123_5699),
    .I5(mux105_113_5700),
    .O(mux105_71_5696)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux105_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2560),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2552),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2568),
    .O(mux105_131_5697)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_13_2275),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .O(mux105_124_5698)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[21]),
    .I3(basesoc_sdram_phaseinjector2_status[5]),
    .I4(basesoc_sdram_phaseinjector2_status[13]),
    .I5(basesoc_sdram_phaseinjector2_status[29]),
    .O(mux105_123_5699)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2520),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2528),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2512),
    .O(mux105_113_5700)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux105_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2260),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .O(mux105_13_5701)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[13]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_status[5]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(mux105_122_5702)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2488),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2480),
    .O(mux105_121_5703)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2245),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2472),
    .O(mux105_112_5704)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux105_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I4(basesoc_sdram_phaseinjector0_status[13]),
    .O(mux105_12_5705)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux105_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_status[21]),
    .I4(basesoc_sdram_phaseinjector0_status[29]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2448),
    .O(mux105_111_5706)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux105_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2432),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2440),
    .O(mux105_11_5707)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux105_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_13_2230),
    .O(mux105_10_5708)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux103_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux103_133_5710),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux103_132_5711),
    .I4(mux103_125_5712),
    .O(mux103_8_5709)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I5(basesoc_sdram_bandwidth_nreads_status[3]),
    .O(mux103_133_5710)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[3]),
    .I3(basesoc_sdram_bandwidth_nreads_status[19]),
    .I4(basesoc_sdram_bandwidth_nreads_status[11]),
    .O(mux103_132_5711)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[27]),
    .I3(basesoc_sdram_phaseinjector3_status[11]),
    .I4(basesoc_sdram_phaseinjector3_status[19]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(mux103_125_5712)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_124_5715),
    .I3(mux103_131_5714),
    .I4(mux103_123_5716),
    .I5(mux103_113_5717),
    .O(mux103_71_5713)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux103_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2562),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2554),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2570),
    .O(mux103_131_5714)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_11_2277),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .O(mux103_124_5715)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[19]),
    .I3(basesoc_sdram_phaseinjector2_status[3]),
    .I4(basesoc_sdram_phaseinjector2_status[11]),
    .I5(basesoc_sdram_phaseinjector2_status[27]),
    .O(mux103_123_5716)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2522),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2530),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2514),
    .O(mux103_113_5717)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_122_5720),
    .I3(mux103_13_5719),
    .I4(mux103_121_5721),
    .I5(mux103_112_5722),
    .O(mux103_7_5718)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux103_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2262),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .O(mux103_13_5719)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[11]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_status[3]),
    .I5(basesoc_sdram_phaseinjector1_status[19]),
    .O(mux103_122_5720)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2490),
    .I3(basesoc_sdram_phaseinjector1_status[27]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2482),
    .O(mux103_121_5721)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2247),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2474),
    .O(mux103_112_5722)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux103_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux103_111_5725),
    .I3(mux103_12_5724),
    .I4(mux103_11_5726),
    .I5(mux103_10_5727),
    .O(mux103_6_5723)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux103_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_status[11]),
    .O(mux103_12_5724)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux103_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_status[19]),
    .I4(basesoc_sdram_phaseinjector0_status[27]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2450),
    .O(mux103_111_5725)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2434),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2442),
    .O(mux103_11_5726)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux103_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I4(basesoc_sdram_phaseinjector0_address_storage_full_11_2232),
    .O(mux103_10_5727)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  mux104_8 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux104_133_5729),
    .I2(\basesoc_interface_adr[2] ),
    .I3(mux104_132_5730),
    .I4(mux104_125_5731),
    .O(mux104_8_5728)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I5(basesoc_sdram_bandwidth_nreads_status[4]),
    .O(mux104_133_5729)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[4]),
    .I3(basesoc_sdram_bandwidth_nreads_status[20]),
    .I4(basesoc_sdram_bandwidth_nreads_status[12]),
    .O(mux104_132_5730)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[28]),
    .I3(basesoc_sdram_phaseinjector3_status[12]),
    .I4(basesoc_sdram_phaseinjector3_status[20]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(mux104_125_5731)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_124_5734),
    .I3(mux104_131_5733),
    .I4(mux104_123_5735),
    .I5(mux104_113_5736),
    .O(mux104_71_5732)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux104_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2561),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2553),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2569),
    .O(mux104_131_5733)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_124 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_address_storage_full_12_2276),
    .I4(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .O(mux104_124_5734)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[20]),
    .I3(basesoc_sdram_phaseinjector2_status[4]),
    .I4(basesoc_sdram_phaseinjector2_status[12]),
    .I5(basesoc_sdram_phaseinjector2_status[28]),
    .O(mux104_123_5735)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2521),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2529),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2513),
    .O(mux104_113_5736)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_7 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_122_5739),
    .I3(mux104_13_5738),
    .I4(mux104_121_5740),
    .I5(mux104_112_5741),
    .O(mux104_7_5737)
  );
  LUT4 #(
    .INIT ( 16'hA7F7 ))
  mux104_13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2261),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .O(mux104_13_5738)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_status[12]),
    .I3(basesoc_sdram_phaseinjector2_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_status[4]),
    .I5(basesoc_sdram_phaseinjector1_status[20]),
    .O(mux104_122_5739)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2489),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2481),
    .O(mux104_121_5740)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2246),
    .I3(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2473),
    .O(mux104_112_5741)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux104_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux104_111_5744),
    .I3(mux104_12_5743),
    .I4(mux104_11_5745),
    .I5(mux104_10_5746),
    .O(mux104_6_5742)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux104_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector0_status[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_sdram_phaseinjector0_status[12]),
    .O(mux104_12_5743)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux104_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_status[20]),
    .I4(basesoc_sdram_phaseinjector0_status[28]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2449),
    .O(mux104_111_5744)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux104_11 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2433),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2441),
    .O(mux104_11_5745)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux104_10 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector0_address_storage_full_12_2231),
    .O(mux104_10_5746)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I5(basesoc_sdram_bandwidth_nreads_status[6]),
    .O(mux106_133_5747)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux106_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[6]),
    .I3(basesoc_sdram_bandwidth_nreads_status[22]),
    .I4(basesoc_sdram_bandwidth_nreads_status[14]),
    .O(mux106_132_5748)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[30]),
    .I3(basesoc_sdram_phaseinjector3_status[14]),
    .I4(basesoc_sdram_phaseinjector3_status[22]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(mux106_125_5749)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux106_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux106_124_5752),
    .I3(mux106_131_5751),
    .I4(mux106_123_5753),
    .I5(mux106_112_5754),
    .O(mux106_71_5750)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux106_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2559),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2551),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2567),
    .O(mux106_131_5751)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux106_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux106_124_5752)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[22]),
    .I3(basesoc_sdram_phaseinjector2_status[6]),
    .I4(basesoc_sdram_phaseinjector2_status[14]),
    .I5(basesoc_sdram_phaseinjector2_status[30]),
    .O(mux106_123_5753)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2519),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2527),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2511),
    .O(mux106_112_5754)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux106_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux106_13_5755)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux106_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[6]),
    .I4(basesoc_sdram_phaseinjector1_status[22]),
    .O(mux106_122_5756)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2487),
    .I3(basesoc_sdram_phaseinjector1_status[30]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2479),
    .O(mux106_121_5757)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux106_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2471),
    .O(mux106_111_5758)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux106_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>1 ),
    .I2(mux106_10_f7_5760),
    .O(mux106_6_5759)
  );
  MUXF7   mux106_10_f7 (
    .I0(mux106_12_5761),
    .I1(mux106_11_5762),
    .S(\basesoc_interface_adr[2] ),
    .O(mux106_10_f7_5760)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux106_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector0_status[22]),
    .I4(basesoc_sdram_phaseinjector0_status[30]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2447),
    .O(mux106_12_5761)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux106_11 (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[14]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux106_11_5762)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  mux107_14 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .O(mux107_14_5764)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_133 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I3(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I4(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I5(basesoc_sdram_bandwidth_nreads_status[7]),
    .O(mux107_133_5765)
  );
  LUT5 #(
    .INIT ( 32'h4567CDEF ))
  mux107_132 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector3_status[7]),
    .I3(basesoc_sdram_bandwidth_nreads_status[23]),
    .I4(basesoc_sdram_bandwidth_nreads_status[15]),
    .O(mux107_132_5766)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_125 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector3_status[31]),
    .I3(basesoc_sdram_phaseinjector3_status[15]),
    .I4(basesoc_sdram_phaseinjector3_status[23]),
    .I5(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(mux107_125_5767)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  mux107_71 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(mux107_124_5770),
    .I3(mux107_131_5769),
    .I4(mux107_123_5771),
    .I5(mux107_112_5772),
    .O(mux107_71_5768)
  );
  LUT5 #(
    .INIT ( 32'h151FB5BF ))
  mux107_131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2558),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2550),
    .I4(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2566),
    .O(mux107_131_5769)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  mux107_124 (
    .I0(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(mux107_124_5770)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_status[23]),
    .I3(basesoc_sdram_phaseinjector2_status[7]),
    .I4(basesoc_sdram_phaseinjector2_status[15]),
    .I5(basesoc_sdram_phaseinjector2_status[31]),
    .O(mux107_123_5771)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2518),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .I4(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2526),
    .I5(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2510),
    .O(mux107_112_5772)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  mux107_13 (
    .I0(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(mux107_13_5773)
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  mux107_122 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_status[15]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[7]),
    .I4(basesoc_sdram_phaseinjector1_status[23]),
    .O(mux107_122_5774)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2486),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2478),
    .O(mux107_121_5775)
  );
  LUT4 #(
    .INIT ( 16'h57DF ))
  mux107_111 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2470),
    .O(mux107_111_5776)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  mux107_6 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr<2>11_5781 ),
    .I2(mux107_10_f7_5778),
    .O(mux107_6_5777)
  );
  MUXF7   mux107_10_f7 (
    .I0(mux107_12_5779),
    .I1(mux107_11_5780),
    .S(\basesoc_interface_adr[2] ),
    .O(mux107_10_f7_5778)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  mux107_12 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector0_status[23]),
    .I4(basesoc_sdram_phaseinjector0_status[31]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2446),
    .O(mux107_12_5779)
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  mux107_11 (
    .I0(basesoc_sdram_phaseinjector0_status[7]),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_sdram_phaseinjector0_status[15]),
    .I3(\basesoc_interface_adr[1] ),
    .O(mux107_11_5780)
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_crg_por_cy<0>_rt_9804 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_9804 ),
    .O(Result_11[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_11[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_11[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_11[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_11[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_11[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_11[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_11[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_11[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_11[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_11[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9805 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9805 ),
    .O(\Result<1>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9806 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9806 ),
    .O(\Result<2>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9807 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9807 ),
    .O(\Result<3>3 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9808 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9808 ),
    .O(\Result<4>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9809 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9809 ),
    .O(\Result<5>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9810 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9810 ),
    .O(\Result<6>2 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9811 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9811 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9812 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9812 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9813 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9813 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9814 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9814 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9815 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9815 ),
    .O(Result_11[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9816 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9816 ),
    .O(Result_11[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9817 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9817 ),
    .O(Result_11[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9818 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9818 ),
    .O(Result_11[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9819 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9819 ),
    .O(Result_11[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9820 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9820 ),
    .O(Result_11[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9821 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9821 ),
    .O(Result_11[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9822 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9822 ),
    .O(Result_11[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9823 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9823 ),
    .O(Result_11[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9824 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9824 ),
    .O(Result_11[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9825 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9825 ),
    .O(Result_11[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9826 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9826 ),
    .O(Result_11[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9827 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9827 ),
    .O(Result_11[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9828 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9828 ),
    .O(Result_11[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9829 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9829 ),
    .O(Result_11[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9830 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9830 ),
    .O(Result_11[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9831 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9831 ),
    .O(Result_11[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9832 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9832 ),
    .O(Result_11[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9833 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9833 ),
    .O(Result_11[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9834 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9834 ),
    .O(Result_11[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9919 ),
    .O(Result_11[31])
  );
  MUXF8   inst_LPM_MUX_2_f8 (
    .I0(inst_LPM_MUX_4_f7_5924),
    .I1(inst_LPM_MUX_3_f7_5927),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[0])
  );
  MUXF7   inst_LPM_MUX_4_f7 (
    .I0(inst_LPM_MUX_6_5925),
    .I1(inst_LPM_MUX_51_5926),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX_4_f7_5924)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX_6_5925)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX_51_5926)
  );
  MUXF7   inst_LPM_MUX_3_f7 (
    .I0(inst_LPM_MUX_5_5928),
    .I1(inst_LPM_MUX_4_5929),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX_3_f7_5927)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N658),
    .I3(N722),
    .I4(N594),
    .I5(N530),
    .O(inst_LPM_MUX_5_5928)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N914),
    .I3(N978),
    .I4(N850),
    .I5(N786),
    .O(inst_LPM_MUX_4_5929)
  );
  MUXF8   inst_LPM_MUX1_2_f8 (
    .I0(inst_LPM_MUX1_4_f7_5930),
    .I1(inst_LPM_MUX1_3_f7_5933),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[1])
  );
  MUXF7   inst_LPM_MUX1_4_f7 (
    .I0(inst_LPM_MUX1_6_5931),
    .I1(inst_LPM_MUX1_51_5932),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX1_4_f7_5930)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX1_6_5931)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX1_51_5932)
  );
  MUXF7   inst_LPM_MUX1_3_f7 (
    .I0(inst_LPM_MUX1_5_5934),
    .I1(inst_LPM_MUX1_4_5935),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX1_3_f7_5933)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N659),
    .I3(N723),
    .I4(N595),
    .I5(N531),
    .O(inst_LPM_MUX1_5_5934)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N915),
    .I3(N979),
    .I4(N851),
    .I5(N787),
    .O(inst_LPM_MUX1_4_5935)
  );
  MUXF8   inst_LPM_MUX2_2_f8 (
    .I0(inst_LPM_MUX2_4_f7_5936),
    .I1(inst_LPM_MUX2_3_f7_5939),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[2])
  );
  MUXF7   inst_LPM_MUX2_4_f7 (
    .I0(inst_LPM_MUX2_6_5937),
    .I1(inst_LPM_MUX2_51_5938),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX2_4_f7_5936)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX2_6_5937)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX2_51_5938)
  );
  MUXF7   inst_LPM_MUX2_3_f7 (
    .I0(inst_LPM_MUX2_5_5940),
    .I1(inst_LPM_MUX2_4_5941),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX2_3_f7_5939)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N660),
    .I3(N724),
    .I4(N596),
    .I5(N532),
    .O(inst_LPM_MUX2_5_5940)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N916),
    .I3(N980),
    .I4(N852),
    .I5(N788),
    .O(inst_LPM_MUX2_4_5941)
  );
  MUXF8   inst_LPM_MUX5_2_f8 (
    .I0(inst_LPM_MUX5_4_f7_5942),
    .I1(inst_LPM_MUX5_3_f7_5945),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[5])
  );
  MUXF7   inst_LPM_MUX5_4_f7 (
    .I0(inst_LPM_MUX5_6_5943),
    .I1(inst_LPM_MUX5_51_5944),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX5_4_f7_5942)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX5_6_5943)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX5_51_5944)
  );
  MUXF7   inst_LPM_MUX5_3_f7 (
    .I0(inst_LPM_MUX5_5_5946),
    .I1(inst_LPM_MUX5_4_5947),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX5_3_f7_5945)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N663),
    .I3(N727),
    .I4(N599),
    .I5(N535),
    .O(inst_LPM_MUX5_5_5946)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N919),
    .I3(N983),
    .I4(N855),
    .I5(N791),
    .O(inst_LPM_MUX5_4_5947)
  );
  MUXF8   inst_LPM_MUX3_2_f8 (
    .I0(inst_LPM_MUX3_4_f7_5948),
    .I1(inst_LPM_MUX3_3_f7_5951),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[3])
  );
  MUXF7   inst_LPM_MUX3_4_f7 (
    .I0(inst_LPM_MUX3_6_5949),
    .I1(inst_LPM_MUX3_51_5950),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX3_4_f7_5948)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX3_6_5949)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX3_51_5950)
  );
  MUXF7   inst_LPM_MUX3_3_f7 (
    .I0(inst_LPM_MUX3_5_5952),
    .I1(inst_LPM_MUX3_4_5953),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX3_3_f7_5951)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N661),
    .I3(N725),
    .I4(N597),
    .I5(N533),
    .O(inst_LPM_MUX3_5_5952)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N917),
    .I3(N981),
    .I4(N853),
    .I5(N789),
    .O(inst_LPM_MUX3_4_5953)
  );
  MUXF8   inst_LPM_MUX4_2_f8 (
    .I0(inst_LPM_MUX4_4_f7_5954),
    .I1(inst_LPM_MUX4_3_f7_5957),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[4])
  );
  MUXF7   inst_LPM_MUX4_4_f7 (
    .I0(inst_LPM_MUX4_6_5955),
    .I1(inst_LPM_MUX4_51_5956),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX4_4_f7_5954)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX4_6_5955)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX4_51_5956)
  );
  MUXF7   inst_LPM_MUX4_3_f7 (
    .I0(inst_LPM_MUX4_5_5958),
    .I1(inst_LPM_MUX4_4_5959),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX4_3_f7_5957)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N662),
    .I3(N726),
    .I4(N598),
    .I5(N534),
    .O(inst_LPM_MUX4_5_5958)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N918),
    .I3(N982),
    .I4(N854),
    .I5(N790),
    .O(inst_LPM_MUX4_4_5959)
  );
  MUXF8   inst_LPM_MUX6_2_f8 (
    .I0(inst_LPM_MUX6_4_f7_5960),
    .I1(inst_LPM_MUX6_3_f7_5963),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[6])
  );
  MUXF7   inst_LPM_MUX6_4_f7 (
    .I0(inst_LPM_MUX6_6_5961),
    .I1(inst_LPM_MUX6_51_5962),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX6_4_f7_5960)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX6_6_5961)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX6_51_5962)
  );
  MUXF7   inst_LPM_MUX6_3_f7 (
    .I0(inst_LPM_MUX6_5_5964),
    .I1(inst_LPM_MUX6_4_5965),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX6_3_f7_5963)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N664),
    .I3(N728),
    .I4(N600),
    .I5(N536),
    .O(inst_LPM_MUX6_5_5964)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N920),
    .I3(N984),
    .I4(N856),
    .I5(N792),
    .O(inst_LPM_MUX6_4_5965)
  );
  MUXF8   inst_LPM_MUX7_2_f8 (
    .I0(inst_LPM_MUX7_4_f7_5966),
    .I1(inst_LPM_MUX7_3_f7_5969),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[7])
  );
  MUXF7   inst_LPM_MUX7_4_f7 (
    .I0(inst_LPM_MUX7_6_5967),
    .I1(inst_LPM_MUX7_51_5968),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX7_4_f7_5966)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX7_6_5967)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX7_51_5968)
  );
  MUXF7   inst_LPM_MUX7_3_f7 (
    .I0(inst_LPM_MUX7_5_5970),
    .I1(inst_LPM_MUX7_4_5971),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX7_3_f7_5969)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N665),
    .I3(N729),
    .I4(N601),
    .I5(N537),
    .O(inst_LPM_MUX7_5_5970)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N921),
    .I3(N985),
    .I4(N857),
    .I5(N793),
    .O(inst_LPM_MUX7_4_5971)
  );
  MUXF8   inst_LPM_MUX10_2_f8 (
    .I0(inst_LPM_MUX10_4_f7_5972),
    .I1(inst_LPM_MUX10_3_f7_5975),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[10])
  );
  MUXF7   inst_LPM_MUX10_4_f7 (
    .I0(inst_LPM_MUX10_6_5973),
    .I1(inst_LPM_MUX10_51_5974),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX10_4_f7_5972)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX10_6_5973)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX10_51_5974)
  );
  MUXF7   inst_LPM_MUX10_3_f7 (
    .I0(inst_LPM_MUX10_5_5976),
    .I1(inst_LPM_MUX10_4_5977),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX10_3_f7_5975)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N668),
    .I3(N732),
    .I4(N604),
    .I5(N540),
    .O(inst_LPM_MUX10_5_5976)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N924),
    .I3(N988),
    .I4(N860),
    .I5(N796),
    .O(inst_LPM_MUX10_4_5977)
  );
  MUXF8   inst_LPM_MUX8_2_f8 (
    .I0(inst_LPM_MUX8_4_f7_5978),
    .I1(inst_LPM_MUX8_3_f7_5981),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[8])
  );
  MUXF7   inst_LPM_MUX8_4_f7 (
    .I0(inst_LPM_MUX8_6_5979),
    .I1(inst_LPM_MUX8_51_5980),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX8_4_f7_5978)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX8_6_5979)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX8_51_5980)
  );
  MUXF7   inst_LPM_MUX8_3_f7 (
    .I0(inst_LPM_MUX8_5_5982),
    .I1(inst_LPM_MUX8_4_5983),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX8_3_f7_5981)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N666),
    .I3(N730),
    .I4(N602),
    .I5(N538),
    .O(inst_LPM_MUX8_5_5982)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N922),
    .I3(N986),
    .I4(N858),
    .I5(N794),
    .O(inst_LPM_MUX8_4_5983)
  );
  MUXF8   inst_LPM_MUX9_2_f8 (
    .I0(inst_LPM_MUX9_4_f7_5984),
    .I1(inst_LPM_MUX9_3_f7_5987),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[9])
  );
  MUXF7   inst_LPM_MUX9_4_f7 (
    .I0(inst_LPM_MUX9_6_5985),
    .I1(inst_LPM_MUX9_51_5986),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX9_4_f7_5984)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX9_6_5985)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX9_51_5986)
  );
  MUXF7   inst_LPM_MUX9_3_f7 (
    .I0(inst_LPM_MUX9_5_5988),
    .I1(inst_LPM_MUX9_4_5989),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX9_3_f7_5987)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N667),
    .I3(N731),
    .I4(N603),
    .I5(N539),
    .O(inst_LPM_MUX9_5_5988)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N923),
    .I3(N987),
    .I4(N859),
    .I5(N795),
    .O(inst_LPM_MUX9_4_5989)
  );
  MUXF8   inst_LPM_MUX11_2_f8 (
    .I0(inst_LPM_MUX11_4_f7_5990),
    .I1(inst_LPM_MUX11_3_f7_5993),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[11])
  );
  MUXF7   inst_LPM_MUX11_4_f7 (
    .I0(inst_LPM_MUX11_6_5991),
    .I1(inst_LPM_MUX11_51_5992),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX11_4_f7_5990)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX11_6_5991)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX11_51_5992)
  );
  MUXF7   inst_LPM_MUX11_3_f7 (
    .I0(inst_LPM_MUX11_5_5994),
    .I1(inst_LPM_MUX11_4_5995),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX11_3_f7_5993)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N669),
    .I3(N733),
    .I4(N605),
    .I5(N541),
    .O(inst_LPM_MUX11_5_5994)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N925),
    .I3(N989),
    .I4(N861),
    .I5(N797),
    .O(inst_LPM_MUX11_4_5995)
  );
  MUXF8   inst_LPM_MUX12_2_f8 (
    .I0(inst_LPM_MUX12_4_f7_5996),
    .I1(inst_LPM_MUX12_3_f7_5999),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[12])
  );
  MUXF7   inst_LPM_MUX12_4_f7 (
    .I0(inst_LPM_MUX12_6_5997),
    .I1(inst_LPM_MUX12_51_5998),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX12_4_f7_5996)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX12_6_5997)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX12_51_5998)
  );
  MUXF7   inst_LPM_MUX12_3_f7 (
    .I0(inst_LPM_MUX12_5_6000),
    .I1(inst_LPM_MUX12_4_6001),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX12_3_f7_5999)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N670),
    .I3(N734),
    .I4(N606),
    .I5(N542),
    .O(inst_LPM_MUX12_5_6000)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N926),
    .I3(N990),
    .I4(N862),
    .I5(N798),
    .O(inst_LPM_MUX12_4_6001)
  );
  MUXF8   inst_LPM_MUX15_2_f8 (
    .I0(inst_LPM_MUX15_4_f7_6002),
    .I1(inst_LPM_MUX15_3_f7_6005),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[15])
  );
  MUXF7   inst_LPM_MUX15_4_f7 (
    .I0(inst_LPM_MUX15_6_6003),
    .I1(inst_LPM_MUX15_51_6004),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX15_4_f7_6002)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX15_6_6003)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX15_51_6004)
  );
  MUXF7   inst_LPM_MUX15_3_f7 (
    .I0(inst_LPM_MUX15_5_6006),
    .I1(inst_LPM_MUX15_4_6007),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX15_3_f7_6005)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N673),
    .I3(N737),
    .I4(N609),
    .I5(N545),
    .O(inst_LPM_MUX15_5_6006)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N929),
    .I3(N993),
    .I4(N865),
    .I5(N801),
    .O(inst_LPM_MUX15_4_6007)
  );
  MUXF8   inst_LPM_MUX13_2_f8 (
    .I0(inst_LPM_MUX13_4_f7_6008),
    .I1(inst_LPM_MUX13_3_f7_6011),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[13])
  );
  MUXF7   inst_LPM_MUX13_4_f7 (
    .I0(inst_LPM_MUX13_6_6009),
    .I1(inst_LPM_MUX13_51_6010),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX13_4_f7_6008)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX13_6_6009)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX13_51_6010)
  );
  MUXF7   inst_LPM_MUX13_3_f7 (
    .I0(inst_LPM_MUX13_5_6012),
    .I1(inst_LPM_MUX13_4_6013),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX13_3_f7_6011)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N671),
    .I3(N735),
    .I4(N607),
    .I5(N543),
    .O(inst_LPM_MUX13_5_6012)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N927),
    .I3(N991),
    .I4(N863),
    .I5(N799),
    .O(inst_LPM_MUX13_4_6013)
  );
  MUXF8   inst_LPM_MUX14_2_f8 (
    .I0(inst_LPM_MUX14_4_f7_6014),
    .I1(inst_LPM_MUX14_3_f7_6017),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[14])
  );
  MUXF7   inst_LPM_MUX14_4_f7 (
    .I0(inst_LPM_MUX14_6_6015),
    .I1(inst_LPM_MUX14_51_6016),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX14_4_f7_6014)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX14_6_6015)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX14_51_6016)
  );
  MUXF7   inst_LPM_MUX14_3_f7 (
    .I0(inst_LPM_MUX14_5_6018),
    .I1(inst_LPM_MUX14_4_6019),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX14_3_f7_6017)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N672),
    .I3(N736),
    .I4(N608),
    .I5(N544),
    .O(inst_LPM_MUX14_5_6018)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N928),
    .I3(N992),
    .I4(N864),
    .I5(N800),
    .O(inst_LPM_MUX14_4_6019)
  );
  MUXF8   inst_LPM_MUX16_2_f8 (
    .I0(inst_LPM_MUX16_4_f7_6020),
    .I1(inst_LPM_MUX16_3_f7_6023),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[16])
  );
  MUXF7   inst_LPM_MUX16_4_f7 (
    .I0(inst_LPM_MUX16_6_6021),
    .I1(inst_LPM_MUX16_51_6022),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX16_4_f7_6020)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX16_6_6021)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX16_51_6022)
  );
  MUXF7   inst_LPM_MUX16_3_f7 (
    .I0(inst_LPM_MUX16_5_6024),
    .I1(inst_LPM_MUX16_4_6025),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX16_3_f7_6023)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N674),
    .I3(N738),
    .I4(N610),
    .I5(N546),
    .O(inst_LPM_MUX16_5_6024)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N930),
    .I3(N994),
    .I4(N866),
    .I5(N802),
    .O(inst_LPM_MUX16_4_6025)
  );
  MUXF8   inst_LPM_MUX17_2_f8 (
    .I0(inst_LPM_MUX17_4_f7_6026),
    .I1(inst_LPM_MUX17_3_f7_6029),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[17])
  );
  MUXF7   inst_LPM_MUX17_4_f7 (
    .I0(inst_LPM_MUX17_6_6027),
    .I1(inst_LPM_MUX17_51_6028),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX17_4_f7_6026)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX17_6_6027)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX17_51_6028)
  );
  MUXF7   inst_LPM_MUX17_3_f7 (
    .I0(inst_LPM_MUX17_5_6030),
    .I1(inst_LPM_MUX17_4_6031),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX17_3_f7_6029)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N675),
    .I3(N739),
    .I4(N611),
    .I5(N547),
    .O(inst_LPM_MUX17_5_6030)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N931),
    .I3(N995),
    .I4(N867),
    .I5(N803),
    .O(inst_LPM_MUX17_4_6031)
  );
  MUXF8   inst_LPM_MUX20_2_f8 (
    .I0(inst_LPM_MUX20_4_f7_6032),
    .I1(inst_LPM_MUX20_3_f7_6035),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[20])
  );
  MUXF7   inst_LPM_MUX20_4_f7 (
    .I0(inst_LPM_MUX20_6_6033),
    .I1(inst_LPM_MUX20_51_6034),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX20_4_f7_6032)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX20_6_6033)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX20_51_6034)
  );
  MUXF7   inst_LPM_MUX20_3_f7 (
    .I0(inst_LPM_MUX20_5_6036),
    .I1(inst_LPM_MUX20_4_6037),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX20_3_f7_6035)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N678),
    .I3(N742),
    .I4(N614),
    .I5(N550),
    .O(inst_LPM_MUX20_5_6036)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N934),
    .I3(N998),
    .I4(N870),
    .I5(N806),
    .O(inst_LPM_MUX20_4_6037)
  );
  MUXF8   inst_LPM_MUX18_2_f8 (
    .I0(inst_LPM_MUX18_4_f7_6038),
    .I1(inst_LPM_MUX18_3_f7_6041),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[18])
  );
  MUXF7   inst_LPM_MUX18_4_f7 (
    .I0(inst_LPM_MUX18_6_6039),
    .I1(inst_LPM_MUX18_51_6040),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX18_4_f7_6038)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX18_6_6039)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX18_51_6040)
  );
  MUXF7   inst_LPM_MUX18_3_f7 (
    .I0(inst_LPM_MUX18_5_6042),
    .I1(inst_LPM_MUX18_4_6043),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX18_3_f7_6041)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N676),
    .I3(N740),
    .I4(N612),
    .I5(N548),
    .O(inst_LPM_MUX18_5_6042)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N932),
    .I3(N996),
    .I4(N868),
    .I5(N804),
    .O(inst_LPM_MUX18_4_6043)
  );
  MUXF8   inst_LPM_MUX19_2_f8 (
    .I0(inst_LPM_MUX19_4_f7_6044),
    .I1(inst_LPM_MUX19_3_f7_6047),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[19])
  );
  MUXF7   inst_LPM_MUX19_4_f7 (
    .I0(inst_LPM_MUX19_6_6045),
    .I1(inst_LPM_MUX19_51_6046),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX19_4_f7_6044)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX19_6_6045)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX19_51_6046)
  );
  MUXF7   inst_LPM_MUX19_3_f7 (
    .I0(inst_LPM_MUX19_5_6048),
    .I1(inst_LPM_MUX19_4_6049),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX19_3_f7_6047)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N677),
    .I3(N741),
    .I4(N613),
    .I5(N549),
    .O(inst_LPM_MUX19_5_6048)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N933),
    .I3(N997),
    .I4(N869),
    .I5(N805),
    .O(inst_LPM_MUX19_4_6049)
  );
  MUXF8   inst_LPM_MUX21_2_f8 (
    .I0(inst_LPM_MUX21_4_f7_6050),
    .I1(inst_LPM_MUX21_3_f7_6053),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[21])
  );
  MUXF7   inst_LPM_MUX21_4_f7 (
    .I0(inst_LPM_MUX21_6_6051),
    .I1(inst_LPM_MUX21_51_6052),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX21_4_f7_6050)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX21_6_6051)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX21_51_6052)
  );
  MUXF7   inst_LPM_MUX21_3_f7 (
    .I0(inst_LPM_MUX21_5_6054),
    .I1(inst_LPM_MUX21_4_6055),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX21_3_f7_6053)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N679),
    .I3(N743),
    .I4(N615),
    .I5(N551),
    .O(inst_LPM_MUX21_5_6054)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N935),
    .I3(N999),
    .I4(N871),
    .I5(N807),
    .O(inst_LPM_MUX21_4_6055)
  );
  MUXF8   inst_LPM_MUX22_2_f8 (
    .I0(inst_LPM_MUX22_4_f7_6056),
    .I1(inst_LPM_MUX22_3_f7_6059),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[22])
  );
  MUXF7   inst_LPM_MUX22_4_f7 (
    .I0(inst_LPM_MUX22_6_6057),
    .I1(inst_LPM_MUX22_51_6058),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX22_4_f7_6056)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX22_6_6057)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX22_51_6058)
  );
  MUXF7   inst_LPM_MUX22_3_f7 (
    .I0(inst_LPM_MUX22_5_6060),
    .I1(inst_LPM_MUX22_4_6061),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX22_3_f7_6059)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N680),
    .I3(N744),
    .I4(N616),
    .I5(N552),
    .O(inst_LPM_MUX22_5_6060)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N936),
    .I3(N1000),
    .I4(N872),
    .I5(N808),
    .O(inst_LPM_MUX22_4_6061)
  );
  MUXF8   inst_LPM_MUX25_2_f8 (
    .I0(inst_LPM_MUX25_4_f7_6062),
    .I1(inst_LPM_MUX25_3_f7_6065),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[25])
  );
  MUXF7   inst_LPM_MUX25_4_f7 (
    .I0(inst_LPM_MUX25_6_6063),
    .I1(inst_LPM_MUX25_51_6064),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX25_4_f7_6062)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N171),
    .I3(N235),
    .I4(N107),
    .I5(N43),
    .O(inst_LPM_MUX25_6_6063)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N427),
    .I3(N491),
    .I4(N363),
    .I5(N299),
    .O(inst_LPM_MUX25_51_6064)
  );
  MUXF7   inst_LPM_MUX25_3_f7 (
    .I0(inst_LPM_MUX25_5_6066),
    .I1(inst_LPM_MUX25_4_6067),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX25_3_f7_6065)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N683),
    .I3(N747),
    .I4(N619),
    .I5(N555),
    .O(inst_LPM_MUX25_5_6066)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N939),
    .I3(N1003),
    .I4(N875),
    .I5(N811),
    .O(inst_LPM_MUX25_4_6067)
  );
  MUXF8   inst_LPM_MUX23_2_f8 (
    .I0(inst_LPM_MUX23_4_f7_6068),
    .I1(inst_LPM_MUX23_3_f7_6071),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[23])
  );
  MUXF7   inst_LPM_MUX23_4_f7 (
    .I0(inst_LPM_MUX23_6_6069),
    .I1(inst_LPM_MUX23_51_6070),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX23_4_f7_6068)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX23_6_6069)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX23_51_6070)
  );
  MUXF7   inst_LPM_MUX23_3_f7 (
    .I0(inst_LPM_MUX23_5_6072),
    .I1(inst_LPM_MUX23_4_6073),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX23_3_f7_6071)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N681),
    .I3(N745),
    .I4(N617),
    .I5(N553),
    .O(inst_LPM_MUX23_5_6072)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N937),
    .I3(N1001),
    .I4(N873),
    .I5(N809),
    .O(inst_LPM_MUX23_4_6073)
  );
  MUXF8   inst_LPM_MUX24_2_f8 (
    .I0(inst_LPM_MUX24_4_f7_6074),
    .I1(inst_LPM_MUX24_3_f7_6077),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[24])
  );
  MUXF7   inst_LPM_MUX24_4_f7 (
    .I0(inst_LPM_MUX24_6_6075),
    .I1(inst_LPM_MUX24_51_6076),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX24_4_f7_6074)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N170),
    .I3(N234),
    .I4(N106),
    .I5(N42),
    .O(inst_LPM_MUX24_6_6075)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N426),
    .I3(N490),
    .I4(N362),
    .I5(N298),
    .O(inst_LPM_MUX24_51_6076)
  );
  MUXF7   inst_LPM_MUX24_3_f7 (
    .I0(inst_LPM_MUX24_5_6078),
    .I1(inst_LPM_MUX24_4_6079),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX24_3_f7_6077)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N682),
    .I3(N746),
    .I4(N618),
    .I5(N554),
    .O(inst_LPM_MUX24_5_6078)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N938),
    .I3(N1002),
    .I4(N874),
    .I5(N810),
    .O(inst_LPM_MUX24_4_6079)
  );
  MUXF8   inst_LPM_MUX26_2_f8 (
    .I0(inst_LPM_MUX26_4_f7_6080),
    .I1(inst_LPM_MUX26_3_f7_6083),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[26])
  );
  MUXF7   inst_LPM_MUX26_4_f7 (
    .I0(inst_LPM_MUX26_6_6081),
    .I1(inst_LPM_MUX26_51_6082),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX26_4_f7_6080)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N172),
    .I3(N236),
    .I4(N108),
    .I5(N44),
    .O(inst_LPM_MUX26_6_6081)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N428),
    .I3(N492),
    .I4(N364),
    .I5(N300),
    .O(inst_LPM_MUX26_51_6082)
  );
  MUXF7   inst_LPM_MUX26_3_f7 (
    .I0(inst_LPM_MUX26_5_6084),
    .I1(inst_LPM_MUX26_4_6085),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX26_3_f7_6083)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N684),
    .I3(N748),
    .I4(N620),
    .I5(N556),
    .O(inst_LPM_MUX26_5_6084)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N940),
    .I3(N1004),
    .I4(N876),
    .I5(N812),
    .O(inst_LPM_MUX26_4_6085)
  );
  MUXF8   inst_LPM_MUX27_2_f8 (
    .I0(inst_LPM_MUX27_4_f7_6086),
    .I1(inst_LPM_MUX27_3_f7_6089),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[27])
  );
  MUXF7   inst_LPM_MUX27_4_f7 (
    .I0(inst_LPM_MUX27_6_6087),
    .I1(inst_LPM_MUX27_51_6088),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX27_4_f7_6086)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N173),
    .I3(N237),
    .I4(N109),
    .I5(N45),
    .O(inst_LPM_MUX27_6_6087)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N429),
    .I3(N493),
    .I4(N365),
    .I5(N301),
    .O(inst_LPM_MUX27_51_6088)
  );
  MUXF7   inst_LPM_MUX27_3_f7 (
    .I0(inst_LPM_MUX27_5_6090),
    .I1(inst_LPM_MUX27_4_6091),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX27_3_f7_6089)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N685),
    .I3(N749),
    .I4(N621),
    .I5(N557),
    .O(inst_LPM_MUX27_5_6090)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N941),
    .I3(N1005),
    .I4(N877),
    .I5(N813),
    .O(inst_LPM_MUX27_4_6091)
  );
  MUXF8   inst_LPM_MUX28_2_f8 (
    .I0(inst_LPM_MUX28_4_f7_6092),
    .I1(inst_LPM_MUX28_3_f7_6095),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[28])
  );
  MUXF7   inst_LPM_MUX28_4_f7 (
    .I0(inst_LPM_MUX28_6_6093),
    .I1(inst_LPM_MUX28_51_6094),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX28_4_f7_6092)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N174),
    .I3(N238),
    .I4(N110),
    .I5(N46),
    .O(inst_LPM_MUX28_6_6093)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N430),
    .I3(N494),
    .I4(N366),
    .I5(N302),
    .O(inst_LPM_MUX28_51_6094)
  );
  MUXF7   inst_LPM_MUX28_3_f7 (
    .I0(inst_LPM_MUX28_5_6096),
    .I1(inst_LPM_MUX28_4_6097),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX28_3_f7_6095)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N686),
    .I3(N750),
    .I4(N622),
    .I5(N558),
    .O(inst_LPM_MUX28_5_6096)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N942),
    .I3(N1006),
    .I4(N878),
    .I5(N814),
    .O(inst_LPM_MUX28_4_6097)
  );
  MUXF8   inst_LPM_MUX29_2_f8 (
    .I0(inst_LPM_MUX29_4_f7_6098),
    .I1(inst_LPM_MUX29_3_f7_6101),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[29])
  );
  MUXF7   inst_LPM_MUX29_4_f7 (
    .I0(inst_LPM_MUX29_6_6099),
    .I1(inst_LPM_MUX29_51_6100),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX29_4_f7_6098)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N175),
    .I3(N239),
    .I4(N111),
    .I5(N47),
    .O(inst_LPM_MUX29_6_6099)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N431),
    .I3(N495),
    .I4(N367),
    .I5(N303),
    .O(inst_LPM_MUX29_51_6100)
  );
  MUXF7   inst_LPM_MUX29_3_f7 (
    .I0(inst_LPM_MUX29_5_6102),
    .I1(inst_LPM_MUX29_4_6103),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX29_3_f7_6101)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N687),
    .I3(N751),
    .I4(N623),
    .I5(N559),
    .O(inst_LPM_MUX29_5_6102)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N943),
    .I3(N1007),
    .I4(N879),
    .I5(N815),
    .O(inst_LPM_MUX29_4_6103)
  );
  MUXF8   inst_LPM_MUX30_2_f8 (
    .I0(inst_LPM_MUX30_4_f7_6104),
    .I1(inst_LPM_MUX30_3_f7_6107),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[30])
  );
  MUXF7   inst_LPM_MUX30_4_f7 (
    .I0(inst_LPM_MUX30_6_6105),
    .I1(inst_LPM_MUX30_51_6106),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX30_4_f7_6104)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N176),
    .I3(N240),
    .I4(N112),
    .I5(N48),
    .O(inst_LPM_MUX30_6_6105)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N432),
    .I3(N496),
    .I4(N368),
    .I5(N304),
    .O(inst_LPM_MUX30_51_6106)
  );
  MUXF7   inst_LPM_MUX30_3_f7 (
    .I0(inst_LPM_MUX30_5_6108),
    .I1(inst_LPM_MUX30_4_6109),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX30_3_f7_6107)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N688),
    .I3(N752),
    .I4(N624),
    .I5(N560),
    .O(inst_LPM_MUX30_5_6108)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N944),
    .I3(N1008),
    .I4(N880),
    .I5(N816),
    .O(inst_LPM_MUX30_4_6109)
  );
  MUXF8   inst_LPM_MUX31_2_f8 (
    .I0(inst_LPM_MUX31_4_f7_6110),
    .I1(inst_LPM_MUX31_3_f7_6113),
    .S(inst_LPM_FF_0_5188),
    .O(basesoc_sram_bus_dat_r[31])
  );
  MUXF7   inst_LPM_MUX31_4_f7 (
    .I0(inst_LPM_MUX31_6_6111),
    .I1(inst_LPM_MUX31_51_6112),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX31_4_f7_6110)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_6 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N177),
    .I3(N241),
    .I4(N113),
    .I5(N49),
    .O(inst_LPM_MUX31_6_6111)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_51 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N433),
    .I3(N497),
    .I4(N369),
    .I5(N305),
    .O(inst_LPM_MUX31_51_6112)
  );
  MUXF7   inst_LPM_MUX31_3_f7 (
    .I0(inst_LPM_MUX31_5_6114),
    .I1(inst_LPM_MUX31_4_6115),
    .S(inst_LPM_FF_1_5187),
    .O(inst_LPM_MUX31_3_f7_6113)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_5 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N689),
    .I3(N753),
    .I4(N625),
    .I5(N561),
    .O(inst_LPM_MUX31_5_6114)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_2_5186),
    .I1(inst_LPM_FF_3_5185),
    .I2(N945),
    .I3(N1009),
    .I4(N881),
    .I5(N817),
    .O(inst_LPM_MUX31_4_6115)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>  (
    .I0(_n6512[0]),
    .I1(rhs_array_muxed44[11]),
    .I2(_n6512[1]),
    .I3(rhs_array_muxed44[12]),
    .I4(_n6512[2]),
    .I5(rhs_array_muxed44[13]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_6116 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<0>_6116 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_6117 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>  (
    .I0(_n6512[3]),
    .I1(rhs_array_muxed44[14]),
    .I2(_n6512[4]),
    .I3(rhs_array_muxed44[15]),
    .I4(_n6512[5]),
    .I5(rhs_array_muxed44[16]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_6118 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<0>_6117 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<1>_6118 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_6119 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>  (
    .I0(_n6512[6]),
    .I1(rhs_array_muxed44[17]),
    .I2(_n6512[7]),
    .I3(rhs_array_muxed44[18]),
    .I4(_n6512[8]),
    .I5(rhs_array_muxed44[19]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_6120 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<1>_6119 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<2>_6120 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_6121 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>  (
    .I0(_n6512[9]),
    .I1(rhs_array_muxed44[20]),
    .I2(_n6512[10]),
    .I3(rhs_array_muxed44[21]),
    .I4(_n6512[11]),
    .I5(rhs_array_muxed44[22]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_6122 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<2>_6121 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<3>_6122 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_6123 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>  (
    .I0(_n6512[12]),
    .I1(rhs_array_muxed44[23]),
    .I2(_n6512[13]),
    .I3(rhs_array_muxed44[24]),
    .I4(_n6512[14]),
    .I5(rhs_array_muxed44[25]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_6124 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<3>_6123 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<4>_6124 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_6125 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>  (
    .I0(_n6512[15]),
    .I1(rhs_array_muxed44[26]),
    .I2(_n6512[16]),
    .I3(rhs_array_muxed44[27]),
    .I4(_n6512[17]),
    .I5(rhs_array_muxed44[28]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_6126 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<4>_6125 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<5>_6126 ),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_6127 )
  );
  LUT6 #(
    .INIT ( 64'h0001000000000001 ))
  \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>  (
    .I0(_n6512[19]),
    .I1(_n6512[20]),
    .I2(_n6512[21]),
    .I3(_n6512[22]),
    .I4(_n6512[18]),
    .I5(rhs_array_muxed44[29]),
    .O(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_6128 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_cy<5>_6127 ),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\Mcompar_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o_lut<6>_6128 ),
    .O(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 4 ),
    .CLKOUT0_DIVIDE ( 1 ),
    .CLKOUT1_DIVIDE ( 6 ),
    .CLKOUT2_DIVIDE ( 2 ),
    .CLKOUT3_DIVIDE ( 2 ),
    .CLKOUT4_DIVIDE ( 4 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 1 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 230.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 210.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(crg_unbuf_encoder),
    .DEN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tfawcon_ready),
    .CLKIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DWE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(crg_unbuf_sys2x),
    .REL(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DI({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk8x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys2x_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   encoder_bufg (
    .O(encoder_clk),
    .I(crg_unbuf_encoder)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys2x_bufg (
    .O(sys2x_clk),
    .I(crg_unbuf_sys2x)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[0]),
    .D3(half_rate_phy_record3_wrdata[16]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[0]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[16]),
    .D4(half_rate_phy_record3_wrdata[0]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[1]),
    .D3(half_rate_phy_record3_wrdata[17]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[1]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[17]),
    .D4(half_rate_phy_record3_wrdata[1]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_3384 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[2]),
    .D3(half_rate_phy_record3_wrdata[18]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[2]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[18]),
    .D4(half_rate_phy_record3_wrdata[2]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[3]),
    .D3(half_rate_phy_record3_wrdata[19]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[3]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[19]),
    .D4(half_rate_phy_record3_wrdata[3]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[4]),
    .D3(half_rate_phy_record3_wrdata[20]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[4]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[20]),
    .D4(half_rate_phy_record3_wrdata[4]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[5]),
    .D3(half_rate_phy_record3_wrdata[21]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[5]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[21]),
    .D4(half_rate_phy_record3_wrdata[5]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[6]),
    .D3(half_rate_phy_record3_wrdata[22]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[6]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[22]),
    .D4(half_rate_phy_record3_wrdata[6]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[7]),
    .D3(half_rate_phy_record3_wrdata[23]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[7]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[23]),
    .D4(half_rate_phy_record3_wrdata[7]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[8]),
    .D3(half_rate_phy_record3_wrdata[24]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[8]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[24]),
    .D4(half_rate_phy_record3_wrdata[8]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[9]),
    .D3(half_rate_phy_record3_wrdata[25]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[9]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[25]),
    .D4(half_rate_phy_record3_wrdata[9]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[10]),
    .D3(half_rate_phy_record3_wrdata[26]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[10]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[26]),
    .D4(half_rate_phy_record3_wrdata[10]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[11]),
    .D3(half_rate_phy_record3_wrdata[27]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[11]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[27]),
    .D4(half_rate_phy_record3_wrdata[11]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[12]),
    .D3(half_rate_phy_record3_wrdata[28]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[12]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[28]),
    .D4(half_rate_phy_record3_wrdata[12]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[13]),
    .D3(half_rate_phy_record3_wrdata[29]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[13]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[29]),
    .D4(half_rate_phy_record3_wrdata[13]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[14]),
    .D3(half_rate_phy_record3_wrdata[30]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[14]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[30]),
    .D4(half_rate_phy_record3_wrdata[14]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record2_wrdata[15]),
    .D3(half_rate_phy_record3_wrdata[31]),
    .CLKDIV(sys2x_clk),
    .TQ(half_rate_phy_dq_t[15]),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(half_rate_phy_drive_dq_n1),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(half_rate_phy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(half_rate_phy_drive_dq_n1),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record2_wrdata[31]),
    .D4(half_rate_phy_record3_wrdata[15]),
    .TCE(basesoc_sdram_tfawcon_ready),
    .T3(half_rate_phy_drive_dq_n1),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(half_rate_phy_drive_dq_n1)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record3_wrdata_mask[0]),
    .D3(half_rate_phy_record3_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_110),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record3_wrdata_mask[0]),
    .D4(half_rate_phy_record3_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(half_rate_phy_record3_wrdata_mask[0]),
    .D3(half_rate_phy_record3_wrdata_mask[0]),
    .CLKDIV(sys2x_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tfawcon_ready),
    .SHIFTIN4(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTIN3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_111),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(half_rate_phy_record3_wrdata_mask[0]),
    .D4(half_rate_phy_record3_wrdata_mask[0]),
    .TCE(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .RST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[0]),
    .Q2(half_rate_phy_record0_rddata[0]),
    .Q1(half_rate_phy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[0]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[1]),
    .Q2(half_rate_phy_record0_rddata[1]),
    .Q1(half_rate_phy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[1]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[2]),
    .Q2(half_rate_phy_record0_rddata[2]),
    .Q1(half_rate_phy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[2]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_3403 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[3]),
    .Q2(half_rate_phy_record0_rddata[3]),
    .Q1(half_rate_phy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[3]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[4]),
    .Q2(half_rate_phy_record0_rddata[4]),
    .Q1(half_rate_phy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[4]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[5]),
    .Q2(half_rate_phy_record0_rddata[5]),
    .Q1(half_rate_phy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[5]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[6]),
    .Q2(half_rate_phy_record0_rddata[6]),
    .Q1(half_rate_phy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[6]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[7]),
    .Q2(half_rate_phy_record0_rddata[7]),
    .Q1(half_rate_phy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[7]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[8]),
    .Q2(half_rate_phy_record0_rddata[8]),
    .Q1(half_rate_phy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[8]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[9]),
    .Q2(half_rate_phy_record0_rddata[9]),
    .Q1(half_rate_phy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[9]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[10]),
    .Q2(half_rate_phy_record0_rddata[10]),
    .Q1(half_rate_phy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[10]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[11]),
    .Q2(half_rate_phy_record0_rddata[11]),
    .Q1(half_rate_phy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[11]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[12]),
    .Q2(half_rate_phy_record0_rddata[12]),
    .Q1(half_rate_phy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[12]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[13]),
    .Q2(half_rate_phy_record0_rddata[13]),
    .Q1(half_rate_phy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[13]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[14]),
    .Q2(half_rate_phy_record0_rddata[14]),
    .Q1(half_rate_phy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[14]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys2x_clk),
    .Q3(half_rate_phy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tfawcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk8x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(half_rate_phy_record1_rddata[15]),
    .Q2(half_rate_phy_record0_rddata[15]),
    .Q1(half_rate_phy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D(half_rate_phy_dq_i[15]),
    .RST(sys2x_rst),
    .BITSLIP(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .D1(basesoc_sdram_tfawcon_ready),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C0" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(half_rate_phy_dqs_t_d0),
    .D1(half_rate_phy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(half_rate_phy_sdram_half_clk_n),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(half_rate_phy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_3420 (
    .D0(basesoc_sdram_tfawcon_ready),
    .D1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_1054_o),
    .CE(basesoc_sdram_tfawcon_ready),
    .R(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .Q(crg_output_clk)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(half_rate_phy_dq_o[0]),
    .T(half_rate_phy_dq_t[0]),
    .O(half_rate_phy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(half_rate_phy_dq_o[1]),
    .T(half_rate_phy_dq_t[1]),
    .O(half_rate_phy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(half_rate_phy_dq_o[2]),
    .T(half_rate_phy_dq_t[2]),
    .O(half_rate_phy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(half_rate_phy_dq_o[3]),
    .T(half_rate_phy_dq_t[3]),
    .O(half_rate_phy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(half_rate_phy_dq_o[4]),
    .T(half_rate_phy_dq_t[4]),
    .O(half_rate_phy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_3426 (
    .I(half_rate_phy_dq_o[5]),
    .T(half_rate_phy_dq_t[5]),
    .O(half_rate_phy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(half_rate_phy_dq_o[6]),
    .T(half_rate_phy_dq_t[6]),
    .O(half_rate_phy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(half_rate_phy_dq_o[7]),
    .T(half_rate_phy_dq_t[7]),
    .O(half_rate_phy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(half_rate_phy_dq_o[8]),
    .T(half_rate_phy_dq_t[8]),
    .O(half_rate_phy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(half_rate_phy_dq_o[9]),
    .T(half_rate_phy_dq_t[9]),
    .O(half_rate_phy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(half_rate_phy_dq_o[10]),
    .T(half_rate_phy_dq_t[10]),
    .O(half_rate_phy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(half_rate_phy_dq_o[11]),
    .T(half_rate_phy_dq_t[11]),
    .O(half_rate_phy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(half_rate_phy_dq_o[12]),
    .T(half_rate_phy_dq_t[12]),
    .O(half_rate_phy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(half_rate_phy_dq_o[13]),
    .T(half_rate_phy_dq_t[13]),
    .O(half_rate_phy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(half_rate_phy_dq_o[14]),
    .T(half_rate_phy_dq_t[14]),
    .O(half_rate_phy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(half_rate_phy_dq_o[15]),
    .T(half_rate_phy_dq_t[15]),
    .O(half_rate_phy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_6 (
    .I(half_rate_phy_dqs_o[0]),
    .T(half_rate_phy_dqs_t[0]),
    .O(ddram_dqs[0]),
    .OB(ddram_dqs_n[0])
  );
  OBUFTDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFTDS_1 (
    .I(half_rate_phy_dqs_o[1]),
    .T(half_rate_phy_dqs_t[1]),
    .O(ddram_dqs[1]),
    .OB(ddram_dqs_n[1])
  );
  OBUFDS #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ))
  OBUFDS_7 (
    .I(crg_output_clk),
    .O(ddram_clock_p),
    .OB(ddram_clock_n)
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_8 (
    .SHIFT(basesoc_sdram_tfawcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_2578_o ),
    .DOUT(dna_do)
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<31>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<30>_6227 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<31>_6226 ),
    .O(\minerva_cpu/predict_d_branch_target [31])
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<30>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<29>_6229 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<30>_6228 ),
    .O(\minerva_cpu/predict_d_branch_target [30])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<30>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<29>_6229 ),
    .DI(\minerva_cpu/payload__pc$37 [28]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<30>_6228 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<30>_6227 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<29>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<28>_6231 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<29>_6230 ),
    .O(\minerva_cpu/predict_d_branch_target [29])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<29>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<28>_6231 ),
    .DI(\minerva_cpu/payload__pc$37 [27]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<29>_6230 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<29>_6229 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<28>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<27>_6233 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<28>_6232 ),
    .O(\minerva_cpu/predict_d_branch_target [28])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<28>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<27>_6233 ),
    .DI(\minerva_cpu/payload__pc$37 [26]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<28>_6232 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<28>_6231 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<27>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<26>_6235 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<27>_6234 ),
    .O(\minerva_cpu/predict_d_branch_target [27])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<27>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<26>_6235 ),
    .DI(\minerva_cpu/payload__pc$37 [25]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<27>_6234 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<27>_6233 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<26>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<25>_6237 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<26>_6236 ),
    .O(\minerva_cpu/predict_d_branch_target [26])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<26>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<25>_6237 ),
    .DI(\minerva_cpu/payload__pc$37 [24]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<26>_6236 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<26>_6235 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<25>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<24>_6239 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<25>_6238 ),
    .O(\minerva_cpu/predict_d_branch_target [25])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<25>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<24>_6239 ),
    .DI(\minerva_cpu/payload__pc$37 [23]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<25>_6238 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<25>_6237 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<24>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<23>_6241 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<24>_6240 ),
    .O(\minerva_cpu/predict_d_branch_target [24])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<24>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<23>_6241 ),
    .DI(\minerva_cpu/payload__pc$37 [22]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<24>_6240 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<24>_6239 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<23>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<22>_6243 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<23>_6242 ),
    .O(\minerva_cpu/predict_d_branch_target [23])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<23>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<22>_6243 ),
    .DI(\minerva_cpu/payload__pc$37 [21]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<23>_6242 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<23>_6241 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<22>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<21>_6245 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<22>_6244 ),
    .O(\minerva_cpu/predict_d_branch_target [22])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<22>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<21>_6245 ),
    .DI(\minerva_cpu/payload__pc$37 [20]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<22>_6244 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<22>_6243 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<21>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<20>_6247 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<21>_6246 ),
    .O(\minerva_cpu/predict_d_branch_target [21])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<21>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<20>_6247 ),
    .DI(\minerva_cpu/payload__pc$37 [19]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<21>_6246 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<21>_6245 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<20>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<19>_6249 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<20>_6248 ),
    .O(\minerva_cpu/predict_d_branch_target [20])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<20>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<19>_6249 ),
    .DI(\minerva_cpu/payload__pc$37 [18]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<20>_6248 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<20>_6247 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<19>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<18>_6251 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<19>_6250 ),
    .O(\minerva_cpu/predict_d_branch_target [19])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<19>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<18>_6251 ),
    .DI(\minerva_cpu/payload__pc$37 [17]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<19>_6250 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<19>_6249 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<19>  (
    .I0(\minerva_cpu/payload__pc$37 [17]),
    .I1(\minerva_cpu/decoder_immediate [19]),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<19>_6250 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<18>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<17>_6253 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<18>_6252 ),
    .O(\minerva_cpu/predict_d_branch_target [18])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<18>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<17>_6253 ),
    .DI(\minerva_cpu/payload__pc$37 [16]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<18>_6252 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<18>_6251 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<17>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<16>_6255 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<17>_6254 ),
    .O(\minerva_cpu/predict_d_branch_target [17])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<17>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<16>_6255 ),
    .DI(\minerva_cpu/payload__pc$37 [15]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<17>_6254 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<17>_6253 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<16>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<15>_6257 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<16>_6256 ),
    .O(\minerva_cpu/predict_d_branch_target [16])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<16>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<15>_6257 ),
    .DI(\minerva_cpu/payload__pc$37 [14]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<16>_6256 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<16>_6255 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<15>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<14>_6259 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<15>_6258 ),
    .O(\minerva_cpu/predict_d_branch_target [15])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<15>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<14>_6259 ),
    .DI(\minerva_cpu/payload__pc$37 [13]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<15>_6258 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<15>_6257 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<14>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<13>_6261 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<14>_6260 ),
    .O(\minerva_cpu/predict_d_branch_target [14])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<14>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<13>_6261 ),
    .DI(\minerva_cpu/payload__pc$37 [12]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<14>_6260 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<14>_6259 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<13>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<12>_6263 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<13>_6262 ),
    .O(\minerva_cpu/predict_d_branch_target [13])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<13>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<12>_6263 ),
    .DI(\minerva_cpu/payload__pc$37 [11]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<13>_6262 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<13>_6261 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<12>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<11>_6265 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<12>_6264 ),
    .O(\minerva_cpu/predict_d_branch_target [12])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<12>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<11>_6265 ),
    .DI(\minerva_cpu/payload__pc$37 [10]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<12>_6264 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<12>_6263 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<11>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<10>_6267 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<11>_6266 ),
    .O(\minerva_cpu/predict_d_branch_target [11])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<11>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<10>_6267 ),
    .DI(\minerva_cpu/payload__pc$37 [9]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<11>_6266 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<11>_6265 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<11>  (
    .I0(\minerva_cpu/payload__pc$37 [9]),
    .I1(\minerva_cpu/decoder_immediate [11]),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<11>_6266 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<10>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<9>_6269 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<10>_6268 ),
    .O(\minerva_cpu/predict_d_branch_target [10])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<10>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<9>_6269 ),
    .DI(\minerva_cpu/payload__pc$37 [8]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<10>_6268 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<10>_6267 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<9>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<8>_6271 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<9>_6270 ),
    .O(\minerva_cpu/predict_d_branch_target [9])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<9>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<8>_6271 ),
    .DI(\minerva_cpu/payload__pc$37 [7]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<9>_6270 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<9>_6269 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<8>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<7>_6273 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<8>_6272 ),
    .O(\minerva_cpu/predict_d_branch_target [8])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<8>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<7>_6273 ),
    .DI(\minerva_cpu/payload__pc$37 [6]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<8>_6272 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<8>_6271 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<7>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<6>_6275 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<7>_6274 ),
    .O(\minerva_cpu/predict_d_branch_target [7])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<7>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<6>_6275 ),
    .DI(\minerva_cpu/payload__pc$37 [5]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<7>_6274 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<7>_6273 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<6>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<5>_6277 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<6>_6276 ),
    .O(\minerva_cpu/predict_d_branch_target [6])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<6>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<5>_6277 ),
    .DI(\minerva_cpu/payload__pc$37 [4]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<6>_6276 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<6>_6275 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<5>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<4>_6279 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<5>_6278 ),
    .O(\minerva_cpu/predict_d_branch_target [5])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<5>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<4>_6279 ),
    .DI(\minerva_cpu/payload__pc$37 [3]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<5>_6278 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<5>_6277 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<4>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<3>_6281 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<4>_6280 ),
    .O(\minerva_cpu/predict_d_branch_target [4])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<4>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<3>_6281 ),
    .DI(\minerva_cpu/payload__pc$37 [2]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<4>_6280 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<4>_6279 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<4>  (
    .I0(\minerva_cpu/payload__pc$37 [2]),
    .I1(\minerva_cpu/decoder_immediate [4]),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<4>_6280 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<3>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<2>_6283 ),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<3>_6282 ),
    .O(\minerva_cpu/predict_d_branch_target [3])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<3>  (
    .CI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<2>_6283 ),
    .DI(\minerva_cpu/payload__pc$37 [1]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<3>_6282 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<3>_6281 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<3>  (
    .I0(\minerva_cpu/payload__pc$37 [1]),
    .I1(\minerva_cpu/decoder_immediate [3]),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<3>_6282 )
  );
  XORCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_xor<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<2>_6284 ),
    .O(\minerva_cpu/predict_d_branch_target [2])
  );
  MUXCY   \minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<2>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\minerva_cpu/payload__pc$37 [0]),
    .S(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<2>_6284 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_cy<2>_6283 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<2>  (
    .I0(\minerva_cpu/payload__pc$37 [0]),
    .I1(\minerva_cpu/decoder_immediate [2]),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<2>_6284 )
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<7>  (
    .CI(\minerva_cpu/Mcompar_$209_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [7]),
    .O(\minerva_cpu/$209 )
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<6>  (
    .CI(\minerva_cpu/Mcompar_$209_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [6]),
    .O(\minerva_cpu/Mcompar_$209_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \minerva_cpu/Mcompar_$209_lut<6>  (
    .I0(\minerva_cpu/decoder_immediate [24]),
    .I1(\minerva_cpu/decoder_immediate [25]),
    .I2(\minerva_cpu/decoder_immediate [26]),
    .I3(\minerva_cpu/decoder_immediate [27]),
    .I4(\minerva_cpu/decoder_immediate [28]),
    .I5(\minerva_cpu/decoder_immediate [29]),
    .O(\minerva_cpu/Mcompar_$209_lut [6])
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<5>  (
    .CI(\minerva_cpu/Mcompar_$209_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [5]),
    .O(\minerva_cpu/Mcompar_$209_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \minerva_cpu/Mcompar_$209_lut<5>  (
    .I0(\minerva_cpu/decoder_immediate [18]),
    .I1(\minerva_cpu/decoder_immediate [19]),
    .I2(\minerva_cpu/decoder_immediate [20]),
    .I3(\minerva_cpu/decoder_immediate [21]),
    .I4(\minerva_cpu/decoder_immediate [22]),
    .I5(\minerva_cpu/decoder_immediate [23]),
    .O(\minerva_cpu/Mcompar_$209_lut [5])
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<4>  (
    .CI(\minerva_cpu/Mcompar_$209_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [4]),
    .O(\minerva_cpu/Mcompar_$209_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \minerva_cpu/Mcompar_$209_lut<4>  (
    .I0(\minerva_cpu/decoder_immediate [12]),
    .I1(\minerva_cpu/decoder_immediate [13]),
    .I2(\minerva_cpu/decoder_immediate [14]),
    .I3(\minerva_cpu/decoder_immediate [15]),
    .I4(\minerva_cpu/decoder_immediate [16]),
    .I5(\minerva_cpu/decoder_immediate [17]),
    .O(\minerva_cpu/Mcompar_$209_lut [4])
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<3>  (
    .CI(\minerva_cpu/Mcompar_$209_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [3]),
    .O(\minerva_cpu/Mcompar_$209_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$209_lut<3>  (
    .I0(\minerva_cpu/payload__immediate$52 [9]),
    .I1(\minerva_cpu/decoder_immediate [9]),
    .I2(\minerva_cpu/payload__immediate$52 [10]),
    .I3(\minerva_cpu/decoder_immediate [10]),
    .I4(\minerva_cpu/payload__csr_adr$71[11] ),
    .I5(\minerva_cpu/decoder_immediate [11]),
    .O(\minerva_cpu/Mcompar_$209_lut [3])
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<2>  (
    .CI(\minerva_cpu/Mcompar_$209_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [2]),
    .O(\minerva_cpu/Mcompar_$209_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$209_lut<2>  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/decoder_immediate [6]),
    .I2(\minerva_cpu/payload__csr_adr$71[7] ),
    .I3(\minerva_cpu/decoder_immediate [7]),
    .I4(\minerva_cpu/payload__immediate$52 [8]),
    .I5(\minerva_cpu/decoder_immediate [8]),
    .O(\minerva_cpu/Mcompar_$209_lut [2])
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<1>  (
    .CI(\minerva_cpu/Mcompar_$209_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [1]),
    .O(\minerva_cpu/Mcompar_$209_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$209_lut<1>  (
    .I0(\minerva_cpu/payload__csr_adr$71[3] ),
    .I1(\minerva_cpu/decoder_immediate [3]),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/decoder_immediate [4]),
    .I4(\minerva_cpu/payload__csr_adr$71[5] ),
    .I5(\minerva_cpu/decoder_immediate [5]),
    .O(\minerva_cpu/Mcompar_$209_lut [1])
  );
  MUXCY   \minerva_cpu/Mcompar_$209_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$209_lut [0]),
    .O(\minerva_cpu/Mcompar_$209_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$209_lut<0>  (
    .I0(\minerva_cpu/payload__csr_adr$71[0] ),
    .I1(\minerva_cpu/decoder_immediate [0]),
    .I2(\minerva_cpu/payload__csr_adr$71[1] ),
    .I3(\minerva_cpu/decoder_immediate [1]),
    .I4(\minerva_cpu/payload__csr_adr$71[2] ),
    .I5(\minerva_cpu/decoder_immediate [2]),
    .O(\minerva_cpu/Mcompar_$209_lut [0])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<29>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [28]),
    .LI(\minerva_cpu/Madd_n1099_Madd_xor<29>_rt_9920 ),
    .O(\minerva_cpu/n1099 [29])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<28>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [27]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<28>_rt_9835 ),
    .O(\minerva_cpu/n1099 [28])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<28>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<28>_rt_9835 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [28])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<27>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [26]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<27>_rt_9836 ),
    .O(\minerva_cpu/n1099 [27])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<27>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<27>_rt_9836 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [27])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<26>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [25]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<26>_rt_9837 ),
    .O(\minerva_cpu/n1099 [26])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<26>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<26>_rt_9837 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [26])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<25>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [24]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<25>_rt_9838 ),
    .O(\minerva_cpu/n1099 [25])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<25>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<25>_rt_9838 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [25])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<24>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [23]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<24>_rt_9839 ),
    .O(\minerva_cpu/n1099 [24])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<24>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<24>_rt_9839 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [24])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<23>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [22]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<23>_rt_9840 ),
    .O(\minerva_cpu/n1099 [23])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<23>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<23>_rt_9840 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [23])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<22>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [21]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<22>_rt_9841 ),
    .O(\minerva_cpu/n1099 [22])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<22>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<22>_rt_9841 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [22])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<21>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [20]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<21>_rt_9842 ),
    .O(\minerva_cpu/n1099 [21])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<21>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<21>_rt_9842 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [21])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<20>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [19]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<20>_rt_9843 ),
    .O(\minerva_cpu/n1099 [20])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<20>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<20>_rt_9843 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [20])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<19>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [18]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<19>_rt_9844 ),
    .O(\minerva_cpu/n1099 [19])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<19>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<19>_rt_9844 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [19])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<18>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [17]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<18>_rt_9845 ),
    .O(\minerva_cpu/n1099 [18])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<18>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<18>_rt_9845 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [18])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<17>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [16]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<17>_rt_9846 ),
    .O(\minerva_cpu/n1099 [17])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<17>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<17>_rt_9846 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [17])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<16>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [15]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<16>_rt_9847 ),
    .O(\minerva_cpu/n1099 [16])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<16>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<16>_rt_9847 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [16])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<15>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [14]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<15>_rt_9848 ),
    .O(\minerva_cpu/n1099 [15])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<15>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<15>_rt_9848 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [15])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<14>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [13]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<14>_rt_9849 ),
    .O(\minerva_cpu/n1099 [14])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<14>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<14>_rt_9849 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [14])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<13>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [12]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<13>_rt_9850 ),
    .O(\minerva_cpu/n1099 [13])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<13>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<13>_rt_9850 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [13])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<12>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [11]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<12>_rt_9851 ),
    .O(\minerva_cpu/n1099 [12])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<12>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<12>_rt_9851 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [12])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<11>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [10]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<11>_rt_9852 ),
    .O(\minerva_cpu/n1099 [11])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<11>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<11>_rt_9852 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [11])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<10>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [9]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<10>_rt_9853 ),
    .O(\minerva_cpu/n1099 [10])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<10>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<10>_rt_9853 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [10])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<9>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [8]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<9>_rt_9854 ),
    .O(\minerva_cpu/n1099 [9])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<9>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<9>_rt_9854 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [9])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<8>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [7]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<8>_rt_9855 ),
    .O(\minerva_cpu/n1099 [8])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<8>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<8>_rt_9855 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [8])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<7>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [6]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<7>_rt_9856 ),
    .O(\minerva_cpu/n1099 [7])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<7>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<7>_rt_9856 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [7])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<6>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [5]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<6>_rt_9857 ),
    .O(\minerva_cpu/n1099 [6])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<6>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<6>_rt_9857 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [6])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<5>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [4]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<5>_rt_9858 ),
    .O(\minerva_cpu/n1099 [5])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<5>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<5>_rt_9858 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [5])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<4>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [3]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<4>_rt_9859 ),
    .O(\minerva_cpu/n1099 [4])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<4>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<4>_rt_9859 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [4])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<3>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [2]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<3>_rt_9860 ),
    .O(\minerva_cpu/n1099 [3])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<3>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<3>_rt_9860 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [3])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<2>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [1]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<2>_rt_9861 ),
    .O(\minerva_cpu/n1099 [2])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<2>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<2>_rt_9861 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [2])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<1>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [0]),
    .LI(\minerva_cpu/Madd_n1099_Madd_cy<1>_rt_9862 ),
    .O(\minerva_cpu/n1099 [1])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<1>  (
    .CI(\minerva_cpu/Madd_n1099_Madd_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Madd_n1099_Madd_cy<1>_rt_9862 ),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [1])
  );
  XORCY   \minerva_cpu/Madd_n1099_Madd_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\minerva_cpu/Madd_n1099_Madd_lut [0]),
    .O(\minerva_cpu/n1099 [0])
  );
  MUXCY   \minerva_cpu/Madd_n1099_Madd_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\minerva_cpu/Madd_n1099_Madd_lut [0]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy [0])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<10>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [10]),
    .O(\minerva_cpu/$175 )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \minerva_cpu/Mcompar_$175_lut<10>  (
    .I0(\minerva_cpu/payload__src1$50 [30]),
    .I1(\minerva_cpu/payload__src2$51 [30]),
    .I2(\minerva_cpu/payload__src1$50 [31]),
    .I3(\minerva_cpu/payload__src2$51 [31]),
    .O(\minerva_cpu/Mcompar_$175_lut [10])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<9>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [9]),
    .O(\minerva_cpu/Mcompar_$175_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<9>  (
    .I0(\minerva_cpu/payload__src1$50 [27]),
    .I1(\minerva_cpu/payload__src2$51 [27]),
    .I2(\minerva_cpu/payload__src1$50 [28]),
    .I3(\minerva_cpu/payload__src2$51 [28]),
    .I4(\minerva_cpu/payload__src1$50 [29]),
    .I5(\minerva_cpu/payload__src2$51 [29]),
    .O(\minerva_cpu/Mcompar_$175_lut [9])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<8>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [8]),
    .O(\minerva_cpu/Mcompar_$175_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<8>  (
    .I0(\minerva_cpu/payload__src1$50 [24]),
    .I1(\minerva_cpu/payload__src2$51 [24]),
    .I2(\minerva_cpu/payload__src1$50 [25]),
    .I3(\minerva_cpu/payload__src2$51 [25]),
    .I4(\minerva_cpu/payload__src1$50 [26]),
    .I5(\minerva_cpu/payload__src2$51 [26]),
    .O(\minerva_cpu/Mcompar_$175_lut [8])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<7>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [7]),
    .O(\minerva_cpu/Mcompar_$175_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<7>  (
    .I0(\minerva_cpu/payload__src1$50 [21]),
    .I1(\minerva_cpu/payload__src2$51 [21]),
    .I2(\minerva_cpu/payload__src1$50 [22]),
    .I3(\minerva_cpu/payload__src2$51 [22]),
    .I4(\minerva_cpu/payload__src1$50 [23]),
    .I5(\minerva_cpu/payload__src2$51 [23]),
    .O(\minerva_cpu/Mcompar_$175_lut [7])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<6>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [6]),
    .O(\minerva_cpu/Mcompar_$175_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<6>  (
    .I0(\minerva_cpu/payload__src1$50 [18]),
    .I1(\minerva_cpu/payload__src2$51 [18]),
    .I2(\minerva_cpu/payload__src1$50 [19]),
    .I3(\minerva_cpu/payload__src2$51 [19]),
    .I4(\minerva_cpu/payload__src1$50 [20]),
    .I5(\minerva_cpu/payload__src2$51 [20]),
    .O(\minerva_cpu/Mcompar_$175_lut [6])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<5>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [5]),
    .O(\minerva_cpu/Mcompar_$175_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<5>  (
    .I0(\minerva_cpu/payload__src1$50 [15]),
    .I1(\minerva_cpu/payload__src2$51 [15]),
    .I2(\minerva_cpu/payload__src1$50 [16]),
    .I3(\minerva_cpu/payload__src2$51 [16]),
    .I4(\minerva_cpu/payload__src1$50 [17]),
    .I5(\minerva_cpu/payload__src2$51 [17]),
    .O(\minerva_cpu/Mcompar_$175_lut [5])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<4>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [4]),
    .O(\minerva_cpu/Mcompar_$175_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<4>  (
    .I0(\minerva_cpu/payload__src1$50 [12]),
    .I1(\minerva_cpu/payload__src2$51 [12]),
    .I2(\minerva_cpu/payload__src1$50 [13]),
    .I3(\minerva_cpu/payload__src2$51 [13]),
    .I4(\minerva_cpu/payload__src1$50 [14]),
    .I5(\minerva_cpu/payload__src2$51 [14]),
    .O(\minerva_cpu/Mcompar_$175_lut [4])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<3>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [3]),
    .O(\minerva_cpu/Mcompar_$175_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<3>  (
    .I0(\minerva_cpu/payload__src1$50 [9]),
    .I1(\minerva_cpu/payload__src2$51 [9]),
    .I2(\minerva_cpu/payload__src1$50 [10]),
    .I3(\minerva_cpu/payload__src2$51 [10]),
    .I4(\minerva_cpu/payload__src1$50 [11]),
    .I5(\minerva_cpu/payload__src2$51 [11]),
    .O(\minerva_cpu/Mcompar_$175_lut [3])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<2>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [2]),
    .O(\minerva_cpu/Mcompar_$175_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<2>  (
    .I0(\minerva_cpu/payload__src1$50 [6]),
    .I1(\minerva_cpu/payload__src2$51 [6]),
    .I2(\minerva_cpu/payload__src1$50 [7]),
    .I3(\minerva_cpu/payload__src2$51 [7]),
    .I4(\minerva_cpu/payload__src1$50 [8]),
    .I5(\minerva_cpu/payload__src2$51 [8]),
    .O(\minerva_cpu/Mcompar_$175_lut [2])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<1>  (
    .CI(\minerva_cpu/Mcompar_$175_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [1]),
    .O(\minerva_cpu/Mcompar_$175_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<1>  (
    .I0(\minerva_cpu/payload__src1$50 [3]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/payload__src1$50 [4]),
    .I3(\minerva_cpu/payload__src2$51 [4]),
    .I4(\minerva_cpu/payload__src1$50 [5]),
    .I5(\minerva_cpu/payload__src2$51 [5]),
    .O(\minerva_cpu/Mcompar_$175_lut [1])
  );
  MUXCY   \minerva_cpu/Mcompar_$175_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/Mcompar_$175_lut [0]),
    .O(\minerva_cpu/Mcompar_$175_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/Mcompar_$175_lut<0>  (
    .I0(\minerva_cpu/payload__src1$50 [0]),
    .I1(\minerva_cpu/payload__src2$51 [0]),
    .I2(\minerva_cpu/payload__src1$50 [1]),
    .I3(\minerva_cpu/payload__src2$51 [1]),
    .I4(\minerva_cpu/payload__src1$50 [2]),
    .I5(\minerva_cpu/payload__src2$51 [2]),
    .O(\minerva_cpu/Mcompar_$175_lut [0])
  );
  FDRE   \minerva_cpu/payload__pc$43_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [28])
  );
  FDRE   \minerva_cpu/payload__pc$43_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [27])
  );
  FDRE   \minerva_cpu/payload__pc$43_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$43_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$37 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$43 [0])
  );
  FDRE   \minerva_cpu/payload__pc$37_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [28])
  );
  FDRE   \minerva_cpu/payload__pc$37_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [27])
  );
  FDRE   \minerva_cpu/payload__pc$37_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__pc$37_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__pc$34 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__pc$37 [0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [29]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [29])
  );
  FDSE   \minerva_cpu/payload__pc$34_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [28]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [28])
  );
  FDSE   \minerva_cpu/payload__pc$34_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [27]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [27])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [26]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [26])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [25]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [25])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [24]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [24])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [23]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [23])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [22]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [22])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [21]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [21])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [20]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [20])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [19]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [18]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [17]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [16]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [15]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [14]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [13]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [12]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [11]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [10]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [10])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [9]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [8]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [7]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [6]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [5]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [4]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [3]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [2]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [1]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__pc$34_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_a_pc [0]),
    .S(sys_rst),
    .Q(\minerva_cpu/payload__pc$34 [0])
  );
  FDRE   \minerva_cpu/payload__branch_target$105_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [31])
  );
  FDRE   \minerva_cpu/payload__branch_target$105_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [30])
  );
  FDRE   \minerva_cpu/payload__branch_target$105_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [29])
  );
  FDRE   \minerva_cpu/payload__branch_target$105_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$105_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$411 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$105 [0])
  );
  FDRE   \minerva_cpu/payload__branch_target$68_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [31])
  );
  FDRE   \minerva_cpu/payload__branch_target$68_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [30])
  );
  FDRE   \minerva_cpu/payload__branch_target$68_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [29])
  );
  FDRE   \minerva_cpu/payload__branch_target$68_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__branch_target$68_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/predict_d_branch_target [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__branch_target$68 [2])
  );
  FDRE   \minerva_cpu/payload__src1$50_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [31])
  );
  FDRE   \minerva_cpu/payload__src1$50_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [30])
  );
  FDRE   \minerva_cpu/payload__src1$50_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [29])
  );
  FDRE   \minerva_cpu/payload__src1$50_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src1$50_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src1 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src1$50 [0])
  );
  FDRE   \minerva_cpu/payload__result$118_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [31])
  );
  FDRE   \minerva_cpu/payload__result$118_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [30])
  );
  FDRE   \minerva_cpu/payload__result$118_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [29])
  );
  FDRE   \minerva_cpu/payload__result$118_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$118_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\m_result [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$118 [0])
  );
  FDRE   \minerva_cpu/payload__result$87_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [31])
  );
  FDRE   \minerva_cpu/payload__result$87_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [30])
  );
  FDRE   \minerva_cpu/payload__result$87_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [29])
  );
  FDRE   \minerva_cpu/payload__result$87_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__result$87_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/$next\x_result [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__result$87 [0])
  );
  FDRE   \minerva_cpu/payload__src2$51_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [31])
  );
  FDRE   \minerva_cpu/payload__src2$51_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [30])
  );
  FDRE   \minerva_cpu/payload__src2$51_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [29])
  );
  FDRE   \minerva_cpu/payload__src2$51_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__src2$51_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/$next\d_src2 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__src2$51 [0])
  );
  FDRE   \minerva_cpu/payload__rd$114_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$82 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$114 [4])
  );
  FDRE   \minerva_cpu/payload__rd$114_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$82 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$114 [3])
  );
  FDRE   \minerva_cpu/payload__rd$114_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$82 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$114 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rd$114_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$82 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$114 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rd$114_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$82 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$114 [0])
  );
  FDRE   \minerva_cpu/payload__load_mask$122_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__load_mask$92 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_mask$122 [2])
  );
  FDRE   \minerva_cpu/payload__load_mask$122_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__load_mask$92 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_mask$122 [1])
  );
  FDRE   \minerva_cpu/payload__load_mask$122_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__load_mask$92 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_mask$122 [0])
  );
  FDRE   \minerva_cpu/payload__rd$82_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$46 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$82 [4])
  );
  FDRE   \minerva_cpu/payload__rd$82_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$46 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$82 [3])
  );
  FDRE   \minerva_cpu/payload__rd$82_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$46 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$82 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rd$82_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$46 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$82 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rd$82_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__rd$46 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$82 [0])
  );
  FDRE   \minerva_cpu/payload__load_mask$92_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__funct3$55 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_mask$92 [2])
  );
  FDRE   \minerva_cpu/payload__load_mask$92_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__funct3$55 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_mask$92 [1])
  );
  FDRE   \minerva_cpu/payload__load_mask$92_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/payload__funct3$55 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_mask$92 [0])
  );
  FDRE   \minerva_cpu/payload__rd$46_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[11] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$46 [4])
  );
  FDRE   \minerva_cpu/payload__rd$46_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[10] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$46 [3])
  );
  FDRE   \minerva_cpu/payload__rd$46_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[9] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$46 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rd$46_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[8] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$46 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rd$46_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[7] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rd$46 [0])
  );
  FDRE   \minerva_cpu/payload__rs1$47_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[19] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rs1$47 [4])
  );
  FDRE   \minerva_cpu/payload__rs1$47_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[18] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rs1$47 [3])
  );
  FDRE   \minerva_cpu/payload__rs1$47_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[17] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rs1$47 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rs1$47_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[16] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rs1$47 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__rs1$47_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[15] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__rs1$47 [0])
  );
  FDRE   \minerva_cpu/payload__immediate$52_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [31])
  );
  FDRE   \minerva_cpu/payload__immediate$52_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [30])
  );
  FDRE   \minerva_cpu/payload__immediate$52_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [29])
  );
  FDRE   \minerva_cpu/payload__immediate$52_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__immediate$52_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__immediate$52 [8])
  );
  FDRE   \minerva_cpu/payload__funct3$55_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[14] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__funct3$55 [2])
  );
  FDRE   \minerva_cpu/payload__funct3$55_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[13] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__funct3$55 [1])
  );
  FDRE   \minerva_cpu/payload__funct3$55_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/payload__instruction$40[12] ),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__funct3$55 [0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[7] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[6] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[5] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[4] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[3] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[2] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[1] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__csr_adr$71_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/decoder_immediate [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__csr_adr$71[0] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/csrf_port__addr_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/csrf_port__addr[8] )
  );
  FDRE   \minerva_cpu/payload__instruction$40_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[31] )
  );
  FDRE   \minerva_cpu/payload__instruction$40_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[30] )
  );
  FDRE   \minerva_cpu/payload__instruction$40_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[29] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[27] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[26] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[25] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[24] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[23] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[22] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[21] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[20] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[19] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[18] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[17] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[16] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[15] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[14] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[13] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[12] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[11] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[10] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[9] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[8] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[7] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[6] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[5] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[4] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[3] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[2] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[1] )
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__instruction$40_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$291 ),
    .D(\minerva_cpu/fetch_f_instruction [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__instruction$40[0] )
  );
  FDRE   \minerva_cpu/payload__load_data$123_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [31])
  );
  FDRE   \minerva_cpu/payload__load_data$123_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [30])
  );
  FDRE   \minerva_cpu/payload__load_data$123_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [29])
  );
  FDRE   \minerva_cpu/payload__load_data$123_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/payload__load_data$123_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/loadstore/m_load_data [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/payload__load_data$123 [0])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<29>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [28]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_xor<29>_rt_9921 ),
    .O(\minerva_cpu/exception/n0343 [29])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<28>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [27]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<28>_rt_9863 ),
    .O(\minerva_cpu/exception/n0343 [28])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<28>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<28>_rt_9863 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [28])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<27>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [26]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<27>_rt_9864 ),
    .O(\minerva_cpu/exception/n0343 [27])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<27>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<27>_rt_9864 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [27])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<26>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [25]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<26>_rt_9865 ),
    .O(\minerva_cpu/exception/n0343 [26])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<26>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<26>_rt_9865 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [26])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<25>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [24]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<25>_rt_9866 ),
    .O(\minerva_cpu/exception/n0343 [25])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<25>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<25>_rt_9866 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [25])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<24>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [23]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<24>_rt_9867 ),
    .O(\minerva_cpu/exception/n0343 [24])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<24>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<24>_rt_9867 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [24])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<23>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [22]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<23>_rt_9868 ),
    .O(\minerva_cpu/exception/n0343 [23])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<23>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<23>_rt_9868 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [23])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<22>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [21]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<22>_rt_9869 ),
    .O(\minerva_cpu/exception/n0343 [22])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<22>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<22>_rt_9869 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [22])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<21>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [20]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<21>_rt_9870 ),
    .O(\minerva_cpu/exception/n0343 [21])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<21>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<21>_rt_9870 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [21])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<20>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [19]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<20>_rt_9871 ),
    .O(\minerva_cpu/exception/n0343 [20])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<20>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<20>_rt_9871 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [20])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<19>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [18]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<19>_rt_9872 ),
    .O(\minerva_cpu/exception/n0343 [19])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<19>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<19>_rt_9872 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [19])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<18>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [17]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<18>_rt_9873 ),
    .O(\minerva_cpu/exception/n0343 [18])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<18>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<18>_rt_9873 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [18])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<17>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [16]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<17>_rt_9874 ),
    .O(\minerva_cpu/exception/n0343 [17])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<17>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<17>_rt_9874 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [17])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<16>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [15]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<16>_rt_9875 ),
    .O(\minerva_cpu/exception/n0343 [16])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<16>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<16>_rt_9875 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [16])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<15>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [14]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<15>_rt_9876 ),
    .O(\minerva_cpu/exception/n0343 [15])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<15>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<15>_rt_9876 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [15])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<14>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [13]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<14>_rt_9877 ),
    .O(\minerva_cpu/exception/n0343 [14])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<14>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<14>_rt_9877 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [14])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<13>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [12]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<13>_rt_9878 ),
    .O(\minerva_cpu/exception/n0343 [13])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<13>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<13>_rt_9878 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [13])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<12>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [11]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<12>_rt_9879 ),
    .O(\minerva_cpu/exception/n0343 [12])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<12>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<12>_rt_9879 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [12])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<11>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [10]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<11>_rt_9880 ),
    .O(\minerva_cpu/exception/n0343 [11])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<11>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<11>_rt_9880 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [11])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<10>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [9]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<10>_rt_9881 ),
    .O(\minerva_cpu/exception/n0343 [10])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<10>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<10>_rt_9881 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [10])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<9>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [8]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<9>_rt_9882 ),
    .O(\minerva_cpu/exception/n0343 [9])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<9>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<9>_rt_9882 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [9])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<8>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [7]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<8>_rt_9883 ),
    .O(\minerva_cpu/exception/n0343 [8])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<8>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<8>_rt_9883 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [8])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<7>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [6]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<7>_rt_9884 ),
    .O(\minerva_cpu/exception/n0343 [7])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<7>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<7>_rt_9884 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [7])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<6>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [5]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<6>_rt_9885 ),
    .O(\minerva_cpu/exception/n0343 [6])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<6>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<6>_rt_9885 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [6])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<5>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [4]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<5>_rt_9886 ),
    .O(\minerva_cpu/exception/n0343 [5])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<5>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<5>_rt_9886 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [5])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<4>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [3]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<4>_rt_9887 ),
    .O(\minerva_cpu/exception/n0343 [4])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<4>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<4>_rt_9887 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [4])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<3>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [2]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<3>_rt_9888 ),
    .O(\minerva_cpu/exception/n0343 [3])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<3>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<3>_rt_9888 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [3])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<2>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [1]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<2>_rt_9889 ),
    .O(\minerva_cpu/exception/n0343 [2])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<2>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<2>_rt_9889 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [2])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<1>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [0]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_cy<1>_rt_9890 ),
    .O(\minerva_cpu/exception/n0343 [1])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<1>  (
    .CI(\minerva_cpu/exception/Madd_n0343_Madd_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_cy<1>_rt_9890 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [1])
  );
  XORCY   \minerva_cpu/exception/Madd_n0343_Madd_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\minerva_cpu/exception/Madd_n0343_Madd_lut [0]),
    .O(\minerva_cpu/exception/n0343 [0])
  );
  MUXCY   \minerva_cpu/exception/Madd_n0343_Madd_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\minerva_cpu/payload__pc$43 [0]),
    .S(\minerva_cpu/exception/Madd_n0343_Madd_lut [0]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy [0])
  );
  FDRE   \minerva_cpu/exception/mepc_r__value_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [31])
  );
  FDRE   \minerva_cpu/exception/mepc_r__value_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [30])
  );
  FDRE   \minerva_cpu/exception/mepc_r__value_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [29])
  );
  FDRE   \minerva_cpu/exception/mepc_r__value_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mepc_r__value_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0410_inv ),
    .D(\minerva_cpu/exception/_n0362 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mepc_r__value [0])
  );
  FDRE   \minerva_cpu/exception/mcause_r__ecode_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [30])
  );
  FDRE   \minerva_cpu/exception/mcause_r__ecode_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [28])
  );
  FDRE   \minerva_cpu/exception/mcause_r__ecode_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mcause_r__ecode_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/exception/_n0393_inv ),
    .D(\minerva_cpu/exception/_n0351 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mcause_r__ecode [0])
  );
  FDR   \minerva_cpu/exception/irq_pending_r__value_31  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [31])
  );
  FDR   \minerva_cpu/exception/irq_pending_r__value_30  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [30])
  );
  FDR   \minerva_cpu/exception/irq_pending_r__value_29  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [29])
  );
  FDR   \minerva_cpu/exception/irq_pending_r__value_28  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_27  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_26  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_25  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_24  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_23  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_22  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_21  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_20  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_19  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_18  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_17  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_16  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_15  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_14  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_13  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_12  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_11  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_10  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_9  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_8  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_7  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_6  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_5  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_4  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_3  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_2  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_1  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_pending_r__value_0  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/_n0355 [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_pending_r__value [0])
  );
  FDRE   \minerva_cpu/exception/irq_mask_r__value_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [31])
  );
  FDRE   \minerva_cpu/exception/irq_mask_r__value_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [30])
  );
  FDRE   \minerva_cpu/exception/irq_mask_r__value_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [29])
  );
  FDRE   \minerva_cpu/exception/irq_mask_r__value_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/irq_mask_r__value_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_irq_mask_we ),
    .D(\minerva_cpu/csrf_irq_mask_w__value [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/irq_mask_r__value [0])
  );
  FDRE   \minerva_cpu/exception/mscratch_r__value_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [31]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [31])
  );
  FDRE   \minerva_cpu/exception/mscratch_r__value_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [30]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [30])
  );
  FDRE   \minerva_cpu/exception/mscratch_r__value_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [29])
  );
  FDRE   \minerva_cpu/exception/mscratch_r__value_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mscratch_r__value_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mscratch_we ),
    .D(\minerva_cpu/csrf_mscratch_w__value [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mscratch_r__value [0])
  );
  FDRE   \minerva_cpu/exception/mtvec_r__base_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [29]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [28]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [28])
  );
  FDRE   \minerva_cpu/exception/mtvec_r__base_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [27]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [27])
  );
  FDRE   \minerva_cpu/exception/mtvec_r__base_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [26]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/mtvec_r__base_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__base [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__base [0])
  );
  FDRE   \minerva_cpu/exception/mtvec_r__mode_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__mode [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__mode [1])
  );
  FDRE   \minerva_cpu/exception/mtvec_r__mode_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mtvec_we ),
    .D(\minerva_cpu/csrf_mtvec_w__mode [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mtvec_r__mode [0])
  );
  FDRE   \minerva_cpu/exception/misa_r__extensions_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [25]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [25])
  );
  FDRE   \minerva_cpu/exception/misa_r__extensions_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [24]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [24])
  );
  FDRE   \minerva_cpu/exception/misa_r__extensions_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [23]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [23])
  );
  FDRE   \minerva_cpu/exception/misa_r__extensions_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [22]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [21]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [20]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [19]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [18]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [17]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [16]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [15]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [14]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [13]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [12]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [11]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [10]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [9]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [8]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [7]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [6]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [5]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [4]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [3]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [2]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/exception/misa_r__extensions_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__extensions [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__extensions [0])
  );
  FDRE   \minerva_cpu/exception/misa_r__mxl_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__mxl [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__mxl [1])
  );
  FDRE   \minerva_cpu/exception/misa_r__mxl_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_misa_we ),
    .D(\minerva_cpu/csrf_misa_w__mxl [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/misa_r__mxl [0])
  );
  FDRE   \minerva_cpu/exception/mstatus_r__xs_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mstatus_we ),
    .D(\minerva_cpu/csrf_mstatus_w__xs [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mstatus_r__xs [1])
  );
  FDRE   \minerva_cpu/exception/mstatus_r__xs_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mstatus_we ),
    .D(\minerva_cpu/csrf_mstatus_w__xs [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mstatus_r__xs [0])
  );
  FDRE   \minerva_cpu/exception/mstatus_r__mpp_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mstatus_we ),
    .D(\minerva_cpu/csrf_mstatus_w__mpp [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mstatus_r__mpp [1])
  );
  FDRE   \minerva_cpu/exception/mstatus_r__mpp_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mstatus_we ),
    .D(\minerva_cpu/csrf_mstatus_w__mpp [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mstatus_r__mpp [0])
  );
  FDRE   \minerva_cpu/exception/mstatus_r__fs_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mstatus_we ),
    .D(\minerva_cpu/csrf_mstatus_w__fs [1]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mstatus_r__fs [1])
  );
  FDRE   \minerva_cpu/exception/mstatus_r__fs_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/csrf_mstatus_we ),
    .D(\minerva_cpu/csrf_mstatus_w__fs [0]),
    .R(sys_rst),
    .Q(\minerva_cpu/exception/mstatus_r__fs [0])
  );
  FDR   \minerva_cpu/fetch/ibus__adr_29  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<29> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_28  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<28> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [28])
  );
  FDR   \minerva_cpu/fetch/ibus__adr_27  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<27> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [27])
  );
  FDR   \minerva_cpu/fetch/ibus__adr_26  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<26> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_25  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<25> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_24  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<24> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_23  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<23> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_22  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<22> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_21  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<21> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_20  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<20> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_19  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<19> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_18  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<18> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_17  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<17> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_16  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<16> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_15  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<15> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_14  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<14> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_13  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<13> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_12  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<12> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_11  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<11> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_10  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<10> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_9  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<9> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_8  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<8> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_7  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<7> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_6  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<6> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_5  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<5> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_4  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<4> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_3  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<3> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_2  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<2> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_1  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<1> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/ibus__adr_0  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<0> ),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/ibus__adr [0])
  );
  FDRE   \minerva_cpu/fetch/f_instruction$2_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [31])
  );
  FDRE   \minerva_cpu/fetch/f_instruction$2_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [30])
  );
  FDRE   \minerva_cpu/fetch/f_instruction$2_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [29])
  );
  FDRE   \minerva_cpu/fetch/f_instruction$2_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/fetch/f_instruction$2_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/fetch/_n0080_inv ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst),
    .Q(\minerva_cpu/fetch/f_instruction$2 [0])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<29>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [28]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<29>_rt_9922 ),
    .O(\minerva_cpu/fetch/$1/n0042 [29])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<28>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [27]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<28>_rt_9891 ),
    .O(\minerva_cpu/fetch/$1/n0042 [28])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<28>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [27]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<28>_rt_9891 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [28])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<27>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [26]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<27>_rt_9892 ),
    .O(\minerva_cpu/fetch/$1/n0042 [27])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<27>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [26]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<27>_rt_9892 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [27])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<26>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [25]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<26>_rt_9893 ),
    .O(\minerva_cpu/fetch/$1/n0042 [26])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<26>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [25]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<26>_rt_9893 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [26])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<25>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [24]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<25>_rt_9894 ),
    .O(\minerva_cpu/fetch/$1/n0042 [25])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<25>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [24]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<25>_rt_9894 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [25])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<24>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [23]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<24>_rt_9895 ),
    .O(\minerva_cpu/fetch/$1/n0042 [24])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<24>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [23]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<24>_rt_9895 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [24])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<23>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [22]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<23>_rt_9896 ),
    .O(\minerva_cpu/fetch/$1/n0042 [23])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<23>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [22]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<23>_rt_9896 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [23])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<22>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [21]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<22>_rt_9897 ),
    .O(\minerva_cpu/fetch/$1/n0042 [22])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<22>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [21]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<22>_rt_9897 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [22])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<21>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [20]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<21>_rt_9898 ),
    .O(\minerva_cpu/fetch/$1/n0042 [21])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<21>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [20]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<21>_rt_9898 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [21])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<20>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [19]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<20>_rt_9899 ),
    .O(\minerva_cpu/fetch/$1/n0042 [20])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<20>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [19]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<20>_rt_9899 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [20])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<19>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [18]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<19>_rt_9900 ),
    .O(\minerva_cpu/fetch/$1/n0042 [19])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<19>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [18]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<19>_rt_9900 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [19])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<18>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [17]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<18>_rt_9901 ),
    .O(\minerva_cpu/fetch/$1/n0042 [18])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<18>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [17]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<18>_rt_9901 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [18])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<17>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [16]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<17>_rt_9902 ),
    .O(\minerva_cpu/fetch/$1/n0042 [17])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<17>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [16]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<17>_rt_9902 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [17])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<16>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [15]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<16>_rt_9903 ),
    .O(\minerva_cpu/fetch/$1/n0042 [16])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<16>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [15]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<16>_rt_9903 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [16])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<15>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [14]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<15>_rt_9904 ),
    .O(\minerva_cpu/fetch/$1/n0042 [15])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<15>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [14]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<15>_rt_9904 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [15])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<14>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [13]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<14>_rt_9905 ),
    .O(\minerva_cpu/fetch/$1/n0042 [14])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<14>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [13]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<14>_rt_9905 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [14])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<13>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [12]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<13>_rt_9906 ),
    .O(\minerva_cpu/fetch/$1/n0042 [13])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<13>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [12]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<13>_rt_9906 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [13])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<12>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [11]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<12>_rt_9907 ),
    .O(\minerva_cpu/fetch/$1/n0042 [12])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<12>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [11]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<12>_rt_9907 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [12])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<11>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [10]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<11>_rt_9908 ),
    .O(\minerva_cpu/fetch/$1/n0042 [11])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<11>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [10]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<11>_rt_9908 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [11])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<10>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [9]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<10>_rt_9909 ),
    .O(\minerva_cpu/fetch/$1/n0042 [10])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<10>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [9]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<10>_rt_9909 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [10])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<9>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [8]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<9>_rt_9910 ),
    .O(\minerva_cpu/fetch/$1/n0042 [9])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<9>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [8]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<9>_rt_9910 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [9])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<8>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [7]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<8>_rt_9911 ),
    .O(\minerva_cpu/fetch/$1/n0042 [8])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<8>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [7]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<8>_rt_9911 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [8])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<7>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [6]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<7>_rt_9912 ),
    .O(\minerva_cpu/fetch/$1/n0042 [7])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<7>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [6]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<7>_rt_9912 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [7])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<6>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [5]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<6>_rt_9913 ),
    .O(\minerva_cpu/fetch/$1/n0042 [6])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<6>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [5]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<6>_rt_9913 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [6])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<5>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [4]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<5>_rt_9914 ),
    .O(\minerva_cpu/fetch/$1/n0042 [5])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<5>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [4]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<5>_rt_9914 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [5])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<4>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [3]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<4>_rt_9915 ),
    .O(\minerva_cpu/fetch/$1/n0042 [4])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<4>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [3]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<4>_rt_9915 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [4])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<3>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [2]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<3>_rt_9916 ),
    .O(\minerva_cpu/fetch/$1/n0042 [3])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<3>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [2]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<3>_rt_9916 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [3])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<2>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [1]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<2>_rt_9917 ),
    .O(\minerva_cpu/fetch/$1/n0042 [2])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<2>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [1]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<2>_rt_9917 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [2])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<1>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [0]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<1>_rt_9918 ),
    .O(\minerva_cpu/fetch/$1/n0042 [1])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<1>  (
    .CI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [0]),
    .DI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<1>_rt_9918 ),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [1])
  );
  XORCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\minerva_cpu/fetch/$1/Madd_n0042_Madd_lut [0]),
    .O(\minerva_cpu/fetch/$1/n0042 [0])
  );
  MUXCY   \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(basesoc_sdram_tfawcon_ready),
    .S(\minerva_cpu/fetch/$1/Madd_n0042_Madd_lut [0]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy [0])
  );
  FDR   \minerva_cpu/loadstore/dbus__sel_3  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<3> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__sel [3])
  );
  FDR   \minerva_cpu/loadstore/dbus__sel_2  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<2> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__sel [2])
  );
  FDR   \minerva_cpu/loadstore/dbus__sel_1  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<1> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__sel [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__sel_0  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<0> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__sel [0])
  );
  FDR   \minerva_cpu/loadstore/dbus__adr_29  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<29> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_28  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<28> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [28])
  );
  FDR   \minerva_cpu/loadstore/dbus__adr_27  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<27> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [27])
  );
  FDR   \minerva_cpu/loadstore/dbus__adr_26  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<26> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_25  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<25> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_24  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<24> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_23  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<23> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_22  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<22> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_21  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<21> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_20  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<20> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_19  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<19> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_18  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<18> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_17  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<17> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_16  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<16> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_15  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<15> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_14  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<14> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_13  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<13> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_12  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<12> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_11  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<11> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_10  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<10> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_9  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<9> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_8  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<8> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_7  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<7> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_6  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<6> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_5  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<5> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_4  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<4> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_3  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<3> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_2  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<2> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_1  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<1> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__adr_0  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<0> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__adr [0])
  );
  FDR   \minerva_cpu/loadstore/dbus__dat_w_31  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<31> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [31])
  );
  FDR   \minerva_cpu/loadstore/dbus__dat_w_30  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<30> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [30])
  );
  FDR   \minerva_cpu/loadstore/dbus__dat_w_29  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<29> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [29])
  );
  FDR   \minerva_cpu/loadstore/dbus__dat_w_28  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<28> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_27  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<27> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_26  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<26> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_25  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<25> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_24  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<24> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_23  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<23> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_22  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<22> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_21  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<21> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_20  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<20> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_19  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<19> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_18  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<18> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_17  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<17> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_16  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<16> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_15  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<15> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_14  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<14> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_13  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<13> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_12  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<12> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_11  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<11> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_10  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<10> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_9  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<9> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_8  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<8> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_7  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<7> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_6  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<6> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_5  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<5> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_4  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<4> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_3  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<3> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_2  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<2> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_1  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<1> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/dbus__dat_w_0  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<0> ),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/dbus__dat_w [0])
  );
  FDRE   \minerva_cpu/loadstore/m_load_data_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[31]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [31])
  );
  FDRE   \minerva_cpu/loadstore/m_load_data_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[30]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [30])
  );
  FDRE   \minerva_cpu/loadstore/m_load_data_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[29]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [29])
  );
  FDRE   \minerva_cpu/loadstore/m_load_data_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[28]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[27]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[26]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[25]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[24]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[23]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[22]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[21]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[20]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[19]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[18]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[17]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[16]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[15]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[14]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[13]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[12]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[11]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[10]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[9]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[8]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[7]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[6]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[5]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[4]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[3]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[2]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[1]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/loadstore/m_load_data_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/loadstore/_n0113_inv ),
    .D(basesoc_shared_dat_r[0]),
    .R(sys_rst),
    .Q(\minerva_cpu/loadstore/m_load_data [0])
  );
  FDRE   \minerva_cpu/shifter/m_result$9_31  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh159 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [31])
  );
  FDRE   \minerva_cpu/shifter/m_result$9_30  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh158 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [30])
  );
  FDRE   \minerva_cpu/shifter/m_result$9_29  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh157 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [29])
  );
  FDRE   \minerva_cpu/shifter/m_result$9_28  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh156 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_27  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh155 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_26  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh154 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_25  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh153 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_24  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh152 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_23  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh151 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_22  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh150 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_21  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh149 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_20  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh148 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_19  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh147 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_18  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh146 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_17  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh145 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_16  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh144 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_15  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh143_8178 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_14  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh142_8179 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_13  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh141_8180 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_12  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh140_8181 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_11  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh139_8182 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_10  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh138_8183 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_9  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh137_8184 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_8  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh136 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_7  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh135 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_6  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh134 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_5  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh133 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_4  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh132 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_3  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh131_8190 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_2  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh130_8191 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_1  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh129_8192 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  \minerva_cpu/shifter/m_result$9_0  (
    .C(sys_clk),
    .CE(\minerva_cpu/$421 ),
    .D(\minerva_cpu/shifter/Sh128 ),
    .R(sys_rst),
    .Q(\minerva_cpu/shifter/m_result$9 [0])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<31>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [30]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [31]),
    .O(\minerva_cpu/adder/n0025 [31])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<31>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [30]),
    .DI(\minerva_cpu/payload__src1$50 [31]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [31]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [31])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<30>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [29]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [30]),
    .O(\minerva_cpu/adder/n0025 [30])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<30>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [29]),
    .DI(\minerva_cpu/payload__src1$50 [30]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [30]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [30])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<29>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [28]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [29]),
    .O(\minerva_cpu/adder/n0025 [29])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<29>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [28]),
    .DI(\minerva_cpu/payload__src1$50 [29]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [29]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [29])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<28>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [27]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [28]),
    .O(\minerva_cpu/adder/n0025 [28])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<28>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [27]),
    .DI(\minerva_cpu/payload__src1$50 [28]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [28]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [28])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<27>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [26]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [27]),
    .O(\minerva_cpu/adder/n0025 [27])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<27>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [26]),
    .DI(\minerva_cpu/payload__src1$50 [27]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [27]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [27])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<26>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [25]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [26]),
    .O(\minerva_cpu/adder/n0025 [26])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<26>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [25]),
    .DI(\minerva_cpu/payload__src1$50 [26]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [26]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [26])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<25>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [24]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [25]),
    .O(\minerva_cpu/adder/n0025 [25])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<25>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [24]),
    .DI(\minerva_cpu/payload__src1$50 [25]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [25]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [25])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<24>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [23]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [24]),
    .O(\minerva_cpu/adder/n0025 [24])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<24>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [23]),
    .DI(\minerva_cpu/payload__src1$50 [24]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [24]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [24])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<23>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [22]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [23]),
    .O(\minerva_cpu/adder/n0025 [23])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<23>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [22]),
    .DI(\minerva_cpu/payload__src1$50 [23]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [23]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [23])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<22>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [21]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [22]),
    .O(\minerva_cpu/adder/n0025 [22])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<22>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [21]),
    .DI(\minerva_cpu/payload__src1$50 [22]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [22]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [22])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<21>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [20]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [21]),
    .O(\minerva_cpu/adder/n0025 [21])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<21>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [20]),
    .DI(\minerva_cpu/payload__src1$50 [21]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [21]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [21])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<20>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [19]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [20]),
    .O(\minerva_cpu/adder/n0025 [20])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<20>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [19]),
    .DI(\minerva_cpu/payload__src1$50 [20]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [20]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [20])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<19>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [18]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [19]),
    .O(\minerva_cpu/adder/n0025 [19])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<19>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [18]),
    .DI(\minerva_cpu/payload__src1$50 [19]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [19]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [19])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<18>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [17]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [18]),
    .O(\minerva_cpu/adder/n0025 [18])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<18>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [17]),
    .DI(\minerva_cpu/payload__src1$50 [18]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [18]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [18])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<17>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [16]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [17]),
    .O(\minerva_cpu/adder/n0025 [17])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<17>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [16]),
    .DI(\minerva_cpu/payload__src1$50 [17]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [17]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [17])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<16>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [15]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [16]),
    .O(\minerva_cpu/adder/n0025 [16])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<16>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [15]),
    .DI(\minerva_cpu/payload__src1$50 [16]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [16]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [16])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<15>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [14]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [15]),
    .O(\minerva_cpu/adder/n0025 [15])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<15>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [14]),
    .DI(\minerva_cpu/payload__src1$50 [15]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [15]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [15])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<14>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [13]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [14]),
    .O(\minerva_cpu/adder/n0025 [14])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<14>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [13]),
    .DI(\minerva_cpu/payload__src1$50 [14]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [14]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [14])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<13>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [12]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [13]),
    .O(\minerva_cpu/adder/n0025 [13])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<13>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [12]),
    .DI(\minerva_cpu/payload__src1$50 [13]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [13]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [13])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<12>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [11]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [12]),
    .O(\minerva_cpu/adder/n0025 [12])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<12>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [11]),
    .DI(\minerva_cpu/payload__src1$50 [12]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [12]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [12])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<11>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [10]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [11]),
    .O(\minerva_cpu/adder/n0025 [11])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<11>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [10]),
    .DI(\minerva_cpu/payload__src1$50 [11]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [11]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [11])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<10>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [9]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [10]),
    .O(\minerva_cpu/adder/n0025 [10])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<10>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [9]),
    .DI(\minerva_cpu/payload__src1$50 [10]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [10]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [10])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<9>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [8]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [9]),
    .O(\minerva_cpu/adder/n0025 [9])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<9>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [8]),
    .DI(\minerva_cpu/payload__src1$50 [9]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [9]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [9])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<8>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [7]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [8]),
    .O(\minerva_cpu/adder/n0025 [8])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<8>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [7]),
    .DI(\minerva_cpu/payload__src1$50 [8]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [8]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [8])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<7>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [6]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [7]),
    .O(\minerva_cpu/adder/n0025 [7])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<7>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [6]),
    .DI(\minerva_cpu/payload__src1$50 [7]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [7]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [7])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<6>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [5]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [6]),
    .O(\minerva_cpu/adder/n0025 [6])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<6>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [5]),
    .DI(\minerva_cpu/payload__src1$50 [6]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [6]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [6])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<5>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [4]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [5]),
    .O(\minerva_cpu/adder/n0025 [5])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<5>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [4]),
    .DI(\minerva_cpu/payload__src1$50 [5]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [5]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [5])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<4>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [3]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [4]),
    .O(\minerva_cpu/adder/n0025 [4])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<4>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [3]),
    .DI(\minerva_cpu/payload__src1$50 [4]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [4]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [4])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<3>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [2]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [3]),
    .O(\minerva_cpu/adder/n0025 [3])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<3>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [2]),
    .DI(\minerva_cpu/payload__src1$50 [3]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [3]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [3])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<2>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [1]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [2]),
    .O(\minerva_cpu/adder/n0025 [2])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<2>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [1]),
    .DI(\minerva_cpu/payload__src1$50 [2]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [2]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [2])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<1>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [0]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [1]),
    .O(\minerva_cpu/adder/n0025 [1])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<1>  (
    .CI(\minerva_cpu/adder/Madd_n0025_cy [0]),
    .DI(\minerva_cpu/payload__src1$50 [1]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [1]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [1])
  );
  XORCY   \minerva_cpu/adder/Madd_n0025_xor<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .LI(\minerva_cpu/adder/Madd_n0025_lut [0]),
    .O(\minerva_cpu/adder/n0025 [0])
  );
  MUXCY   \minerva_cpu/adder/Madd_n0025_cy<0>  (
    .CI(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .DI(\minerva_cpu/payload__src1$50 [0]),
    .S(\minerva_cpu/adder/Madd_n0025_lut [0]),
    .O(\minerva_cpu/adder/Madd_n0025_cy [0])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<32>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [31]),
    .LI(basesoc_sdram_tfawcon_ready),
    .O(\minerva_cpu/adder/$1 [32])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<31>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [30]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [31]),
    .O(\minerva_cpu/adder/$1 [31])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<31>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [30]),
    .DI(\minerva_cpu/payload__src1$50 [31]),
    .S(\minerva_cpu/adder/Msub_$1_lut [31]),
    .O(\minerva_cpu/adder/Msub_$1_cy [31])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<30>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [29]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [30]),
    .O(\minerva_cpu/adder/$1 [30])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<30>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [29]),
    .DI(\minerva_cpu/payload__src1$50 [30]),
    .S(\minerva_cpu/adder/Msub_$1_lut [30]),
    .O(\minerva_cpu/adder/Msub_$1_cy [30])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<29>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [28]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [29]),
    .O(\minerva_cpu/adder/$1 [29])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<29>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [28]),
    .DI(\minerva_cpu/payload__src1$50 [29]),
    .S(\minerva_cpu/adder/Msub_$1_lut [29]),
    .O(\minerva_cpu/adder/Msub_$1_cy [29])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<28>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [27]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [28]),
    .O(\minerva_cpu/adder/$1 [28])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<28>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [27]),
    .DI(\minerva_cpu/payload__src1$50 [28]),
    .S(\minerva_cpu/adder/Msub_$1_lut [28]),
    .O(\minerva_cpu/adder/Msub_$1_cy [28])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<27>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [26]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [27]),
    .O(\minerva_cpu/adder/$1 [27])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<27>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [26]),
    .DI(\minerva_cpu/payload__src1$50 [27]),
    .S(\minerva_cpu/adder/Msub_$1_lut [27]),
    .O(\minerva_cpu/adder/Msub_$1_cy [27])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<26>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [25]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [26]),
    .O(\minerva_cpu/adder/$1 [26])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<26>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [25]),
    .DI(\minerva_cpu/payload__src1$50 [26]),
    .S(\minerva_cpu/adder/Msub_$1_lut [26]),
    .O(\minerva_cpu/adder/Msub_$1_cy [26])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<25>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [24]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [25]),
    .O(\minerva_cpu/adder/$1 [25])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<25>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [24]),
    .DI(\minerva_cpu/payload__src1$50 [25]),
    .S(\minerva_cpu/adder/Msub_$1_lut [25]),
    .O(\minerva_cpu/adder/Msub_$1_cy [25])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<24>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [23]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [24]),
    .O(\minerva_cpu/adder/$1 [24])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<24>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [23]),
    .DI(\minerva_cpu/payload__src1$50 [24]),
    .S(\minerva_cpu/adder/Msub_$1_lut [24]),
    .O(\minerva_cpu/adder/Msub_$1_cy [24])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<23>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [22]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [23]),
    .O(\minerva_cpu/adder/$1 [23])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<23>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [22]),
    .DI(\minerva_cpu/payload__src1$50 [23]),
    .S(\minerva_cpu/adder/Msub_$1_lut [23]),
    .O(\minerva_cpu/adder/Msub_$1_cy [23])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<22>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [21]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [22]),
    .O(\minerva_cpu/adder/$1 [22])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<22>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [21]),
    .DI(\minerva_cpu/payload__src1$50 [22]),
    .S(\minerva_cpu/adder/Msub_$1_lut [22]),
    .O(\minerva_cpu/adder/Msub_$1_cy [22])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<21>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [20]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [21]),
    .O(\minerva_cpu/adder/$1 [21])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<21>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [20]),
    .DI(\minerva_cpu/payload__src1$50 [21]),
    .S(\minerva_cpu/adder/Msub_$1_lut [21]),
    .O(\minerva_cpu/adder/Msub_$1_cy [21])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<20>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [19]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [20]),
    .O(\minerva_cpu/adder/$1 [20])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<20>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [19]),
    .DI(\minerva_cpu/payload__src1$50 [20]),
    .S(\minerva_cpu/adder/Msub_$1_lut [20]),
    .O(\minerva_cpu/adder/Msub_$1_cy [20])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<19>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [18]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [19]),
    .O(\minerva_cpu/adder/$1 [19])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<19>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [18]),
    .DI(\minerva_cpu/payload__src1$50 [19]),
    .S(\minerva_cpu/adder/Msub_$1_lut [19]),
    .O(\minerva_cpu/adder/Msub_$1_cy [19])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<18>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [17]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [18]),
    .O(\minerva_cpu/adder/$1 [18])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<18>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [17]),
    .DI(\minerva_cpu/payload__src1$50 [18]),
    .S(\minerva_cpu/adder/Msub_$1_lut [18]),
    .O(\minerva_cpu/adder/Msub_$1_cy [18])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<17>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [16]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [17]),
    .O(\minerva_cpu/adder/$1 [17])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<17>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [16]),
    .DI(\minerva_cpu/payload__src1$50 [17]),
    .S(\minerva_cpu/adder/Msub_$1_lut [17]),
    .O(\minerva_cpu/adder/Msub_$1_cy [17])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<16>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [15]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [16]),
    .O(\minerva_cpu/adder/$1 [16])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<16>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [15]),
    .DI(\minerva_cpu/payload__src1$50 [16]),
    .S(\minerva_cpu/adder/Msub_$1_lut [16]),
    .O(\minerva_cpu/adder/Msub_$1_cy [16])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<15>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [14]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [15]),
    .O(\minerva_cpu/adder/$1 [15])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<15>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [14]),
    .DI(\minerva_cpu/payload__src1$50 [15]),
    .S(\minerva_cpu/adder/Msub_$1_lut [15]),
    .O(\minerva_cpu/adder/Msub_$1_cy [15])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<14>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [13]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [14]),
    .O(\minerva_cpu/adder/$1 [14])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<14>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [13]),
    .DI(\minerva_cpu/payload__src1$50 [14]),
    .S(\minerva_cpu/adder/Msub_$1_lut [14]),
    .O(\minerva_cpu/adder/Msub_$1_cy [14])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<13>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [12]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [13]),
    .O(\minerva_cpu/adder/$1 [13])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<13>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [12]),
    .DI(\minerva_cpu/payload__src1$50 [13]),
    .S(\minerva_cpu/adder/Msub_$1_lut [13]),
    .O(\minerva_cpu/adder/Msub_$1_cy [13])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<12>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [11]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [12]),
    .O(\minerva_cpu/adder/$1 [12])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<12>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [11]),
    .DI(\minerva_cpu/payload__src1$50 [12]),
    .S(\minerva_cpu/adder/Msub_$1_lut [12]),
    .O(\minerva_cpu/adder/Msub_$1_cy [12])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<11>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [10]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [11]),
    .O(\minerva_cpu/adder/$1 [11])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<11>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [10]),
    .DI(\minerva_cpu/payload__src1$50 [11]),
    .S(\minerva_cpu/adder/Msub_$1_lut [11]),
    .O(\minerva_cpu/adder/Msub_$1_cy [11])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<10>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [9]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [10]),
    .O(\minerva_cpu/adder/$1 [10])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<10>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [9]),
    .DI(\minerva_cpu/payload__src1$50 [10]),
    .S(\minerva_cpu/adder/Msub_$1_lut [10]),
    .O(\minerva_cpu/adder/Msub_$1_cy [10])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<9>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [8]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [9]),
    .O(\minerva_cpu/adder/$1 [9])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<9>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [8]),
    .DI(\minerva_cpu/payload__src1$50 [9]),
    .S(\minerva_cpu/adder/Msub_$1_lut [9]),
    .O(\minerva_cpu/adder/Msub_$1_cy [9])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<8>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [7]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [8]),
    .O(\minerva_cpu/adder/$1 [8])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<8>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [7]),
    .DI(\minerva_cpu/payload__src1$50 [8]),
    .S(\minerva_cpu/adder/Msub_$1_lut [8]),
    .O(\minerva_cpu/adder/Msub_$1_cy [8])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<7>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [6]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [7]),
    .O(\minerva_cpu/adder/$1 [7])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<7>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [6]),
    .DI(\minerva_cpu/payload__src1$50 [7]),
    .S(\minerva_cpu/adder/Msub_$1_lut [7]),
    .O(\minerva_cpu/adder/Msub_$1_cy [7])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<6>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [5]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [6]),
    .O(\minerva_cpu/adder/$1 [6])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<6>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [5]),
    .DI(\minerva_cpu/payload__src1$50 [6]),
    .S(\minerva_cpu/adder/Msub_$1_lut [6]),
    .O(\minerva_cpu/adder/Msub_$1_cy [6])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<5>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [4]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [5]),
    .O(\minerva_cpu/adder/$1 [5])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<5>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [4]),
    .DI(\minerva_cpu/payload__src1$50 [5]),
    .S(\minerva_cpu/adder/Msub_$1_lut [5]),
    .O(\minerva_cpu/adder/Msub_$1_cy [5])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<4>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [3]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [4]),
    .O(\minerva_cpu/adder/$1 [4])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<4>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [3]),
    .DI(\minerva_cpu/payload__src1$50 [4]),
    .S(\minerva_cpu/adder/Msub_$1_lut [4]),
    .O(\minerva_cpu/adder/Msub_$1_cy [4])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<3>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [2]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [3]),
    .O(\minerva_cpu/adder/$1 [3])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<3>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [2]),
    .DI(\minerva_cpu/payload__src1$50 [3]),
    .S(\minerva_cpu/adder/Msub_$1_lut [3]),
    .O(\minerva_cpu/adder/Msub_$1_cy [3])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<2>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [1]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [2]),
    .O(\minerva_cpu/adder/$1 [2])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<2>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [1]),
    .DI(\minerva_cpu/payload__src1$50 [2]),
    .S(\minerva_cpu/adder/Msub_$1_lut [2]),
    .O(\minerva_cpu/adder/Msub_$1_cy [2])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<1>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [0]),
    .LI(\minerva_cpu/adder/Msub_$1_lut [1]),
    .O(\minerva_cpu/adder/$1 [1])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<1>  (
    .CI(\minerva_cpu/adder/Msub_$1_cy [0]),
    .DI(\minerva_cpu/payload__src1$50 [1]),
    .S(\minerva_cpu/adder/Msub_$1_lut [1]),
    .O(\minerva_cpu/adder/Msub_$1_cy [1])
  );
  XORCY   \minerva_cpu/adder/Msub_$1_xor<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .LI(\minerva_cpu/adder/Msub_$1_lut [0]),
    .O(\minerva_cpu/adder/$1 [0])
  );
  MUXCY   \minerva_cpu/adder/Msub_$1_cy<0>  (
    .CI(basesoc_sdram_tfawcon_ready),
    .DI(\minerva_cpu/payload__src1$50 [0]),
    .S(\minerva_cpu/adder/Msub_$1_lut [0]),
    .O(\minerva_cpu/adder/Msub_$1_cy [0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  xilinxasyncresetsynchronizerimpl01 (
    .I0(front_panel_done),
    .I1(cpu_reset_IBUF_1),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  xilinxasyncresetsynchronizerimpl31 (
    .I0(sys_rst),
    .I1(crg_dcm_base50_locked),
    .O(xilinxasyncresetsynchronizerimpl3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n101581 (
    .I0(phase_sel_1_10115),
    .I1(basesoc_sdram_storage_full_0_1_10114),
    .O(_n10158)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>1  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[7]),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o)
  );
  LUT3 #(
    .INIT ( 8'hF4 ))
  basesoc_sdram_cmd_valid9 (
    .I0(basesoc_sdram_generator_done_1171),
    .I1(refresher_state_FSM_FFd1_1307),
    .I2(refresher_state_FSM_FFd2_1306),
    .O(basesoc_sdram_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  suart_sink_valid_suart_sink_ready_AND_993_o1 (
    .I0(suart_sink_ready_939),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .O(suart_sink_valid_suart_sink_ready_AND_993_o)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  half_rate_phy_dqs_t_d01 (
    .I0(half_rate_phy_r_dfi_wrdata_en[5]),
    .I1(half_rate_phy_postamble_234),
    .O(half_rate_phy_dqs_t_d0)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i1[1]_PWR_1_o_equal_1705_o<1>1  (
    .I0(spiflash_clk_5607),
    .I1(opsis_i2c_samp_carry_5606),
    .O(\spiflash_i1[1]_PWR_1_o_equal_1705_o )
  );
  LUT3 #(
    .INIT ( 8'h91 ))
  \_n6859<2>1  (
    .I0(multiplexer_state_FSM_FFd1_1346),
    .I1(multiplexer_state_FSM_FFd2_1347),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .O(_n6859)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \opsis_i2c_counter[3]_PWR_1_o_equal_1642_o<3>1  (
    .I0(opsis_i2c_counter[3]),
    .I1(opsis_i2c_counter[2]),
    .I2(opsis_i2c_counter[1]),
    .I3(opsis_i2c_counter[0]),
    .O(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0182<4>1  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[1]),
    .I4(suart_rx_fifo_level0[0]),
    .O(n0182)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10905_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .O(_n10905_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10915_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .O(_n10915_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10925_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .O(_n10925_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10935_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .O(_n10935_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10945_inv1 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .O(_n10945_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10955_inv1 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .O(_n10955_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10965_inv1 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .O(_n10965_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10975_inv1 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I3(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .O(_n10975_inv)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n10987_inv1 (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_ready_2367),
    .I2(basesoc_sdram_twtrcon_count[2]),
    .I3(basesoc_sdram_twtrcon_count[1]),
    .O(_n10987_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n10314_inv1 (
    .I0(\dna_cnt[6]_PWR_1_o_LessThan_1635_o ),
    .I1(dna_cnt[0]),
    .O(_n10314_inv)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  opsisi2c_sda_oe_inv1 (
    .I0(opsisi2c_storage_full_2219),
    .I1(opsis_i2c_master_storage_full[1]),
    .I2(opsis_i2c_sda_drv_reg_1289),
    .O(opsisi2c_sda_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h8D ))
  spiflash_oe_inv1 (
    .I0(spiflash_bitbang_en_storage_full_2288),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(spiflash_dq_oe_2315),
    .O(spiflash_oe_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  opsisi2c_scl_oe_inv1 (
    .I0(opsis_i2c_scl_drv_reg_936),
    .I1(opsisi2c_storage_full_2219),
    .O(opsisi2c_scl_oe_inv)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \opsisi2c_state__n11067<1>1  (
    .I0(opsisi2c_state_FSM_FFd4_1304),
    .I1(opsisi2c_state_FSM_FFd3_1303),
    .I2(opsisi2c_state_FSM_FFd2_1302),
    .O(opsis_i2c_pause_drv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[6]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[7]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[8]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[9]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[10]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[11]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[12]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[13]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[1]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[2]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[3]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[4]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[5]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<23>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(_n6512[14]),
    .O(\basesoc_port_cmd_payload_addr[23] )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1_1350),
    .I1(new_master_wdata_ready1_1214),
    .I2(litedramwishbone2native_state_FSM_FFd2_3082),
    .I3(new_master_rdata_valid4_1216),
    .O(basesoc_ack)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  _n10995_inv1 (
    .I0(front_panel_switches_inv),
    .I1(front_panel_done),
    .O(_n10995_inv)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10559_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_1211),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1209),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1210),
    .I3(basesoc_sdram_bandwidth_counter_23_2421),
    .O(_n10559_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n10565_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_1212),
    .I1(basesoc_sdram_bandwidth_cmd_valid_1209),
    .I2(basesoc_sdram_bandwidth_cmd_ready_1210),
    .I3(basesoc_sdram_bandwidth_counter_23_2421),
    .O(_n10565_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_5192),
    .I1(cache_state_FSM_FFd2_5193),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_5193),
    .I1(cache_state_FSM_FFd3_5192),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_1349),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine2_state_basesoc_sdram_bankmachine2_row_close1 (
    .I0(bankmachine2_state_FSM_FFd1_1312),
    .I1(bankmachine2_state_FSM_FFd2_5198),
    .I2(bankmachine2_state_FSM_FFd3_5197),
    .O(basesoc_sdram_bankmachine2_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine0_state_basesoc_sdram_bankmachine0_row_close1 (
    .I0(bankmachine0_state_FSM_FFd1_1308),
    .I1(bankmachine0_state_FSM_FFd2_5203),
    .I2(bankmachine0_state_FSM_FFd3_5202),
    .O(basesoc_sdram_bankmachine0_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine1_state_basesoc_sdram_bankmachine1_row_close1 (
    .I0(bankmachine1_state_FSM_FFd1_1310),
    .I1(bankmachine1_state_FSM_FFd2_5208),
    .I2(bankmachine1_state_FSM_FFd3_5207),
    .O(basesoc_sdram_bankmachine1_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine5_state_basesoc_sdram_bankmachine5_row_close1 (
    .I0(bankmachine5_state_FSM_FFd1_1318),
    .I1(bankmachine5_state_FSM_FFd2_5213),
    .I2(bankmachine5_state_FSM_FFd3_5212),
    .O(basesoc_sdram_bankmachine5_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine3_state_basesoc_sdram_bankmachine3_row_close1 (
    .I0(bankmachine3_state_FSM_FFd1_1314),
    .I1(bankmachine3_state_FSM_FFd2_5218),
    .I2(bankmachine3_state_FSM_FFd3_5217),
    .O(basesoc_sdram_bankmachine3_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine4_state_basesoc_sdram_bankmachine4_row_close1 (
    .I0(bankmachine4_state_FSM_FFd1_1316),
    .I1(bankmachine4_state_FSM_FFd2_5223),
    .I2(bankmachine4_state_FSM_FFd3_5222),
    .O(basesoc_sdram_bankmachine4_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine6_state_basesoc_sdram_bankmachine6_row_close1 (
    .I0(bankmachine6_state_FSM_FFd1_1320),
    .I1(bankmachine6_state_FSM_FFd2_5228),
    .I2(bankmachine6_state_FSM_FFd3_5227),
    .O(basesoc_sdram_bankmachine6_row_close)
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  bankmachine7_state_basesoc_sdram_bankmachine7_row_close1 (
    .I0(bankmachine7_state_FSM_FFd1_1322),
    .I1(bankmachine7_state_FSM_FFd2_5233),
    .I2(bankmachine7_state_FSM_FFd3_5232),
    .O(basesoc_sdram_bankmachine7_row_close)
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 )
  );
  LUT3 #(
    .INIT ( 8'hEF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<0>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .O(rhs_array_muxed2[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .O(rhs_array_muxed2[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed2<2>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .O(rhs_array_muxed2[2])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<0>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .O(rhs_array_muxed8[0])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .O(rhs_array_muxed8[1])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed8<2>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .O(rhs_array_muxed8[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  opsis_i2c_slave_addr_re_01 (
    .I0(opsis_i2c_slave_addr_re_1251),
    .I1(sys_rst),
    .O(opsis_i2c_slave_addr_re_0)
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1607_o1 (
    .I0(half_rate_phy_phase_half_182),
    .I1(half_rate_phy_phase_sys_324),
    .O(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1607_o1_5279)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44301 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [9]),
    .I2(\minerva_cpu/loadstore/dbus__adr [9]),
    .O(rhs_array_muxed44[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44291 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [8]),
    .I2(\minerva_cpu/loadstore/dbus__adr [8]),
    .O(rhs_array_muxed44[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44281 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [7]),
    .I2(\minerva_cpu/loadstore/dbus__adr [7]),
    .O(rhs_array_muxed44[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44271 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [6]),
    .I2(\minerva_cpu/loadstore/dbus__adr [6]),
    .O(rhs_array_muxed44[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44261 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [5]),
    .I2(\minerva_cpu/loadstore/dbus__adr [5]),
    .O(rhs_array_muxed44[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44251 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [4]),
    .I2(\minerva_cpu/loadstore/dbus__adr [4]),
    .O(rhs_array_muxed44[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44241 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [3]),
    .I2(\minerva_cpu/loadstore/dbus__adr [3]),
    .O(rhs_array_muxed44[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44231 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [2]),
    .I2(\minerva_cpu/loadstore/dbus__adr [2]),
    .O(rhs_array_muxed44[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44221 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [29]),
    .I2(\minerva_cpu/loadstore/dbus__adr [29]),
    .O(rhs_array_muxed44[29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44211 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [28]),
    .I2(\minerva_cpu/loadstore/dbus__adr [28]),
    .O(rhs_array_muxed44[28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44201 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [27]),
    .I2(\minerva_cpu/loadstore/dbus__adr [27]),
    .O(rhs_array_muxed44[27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44191 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [26]),
    .I2(\minerva_cpu/loadstore/dbus__adr [26]),
    .O(rhs_array_muxed44[26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44181 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [25]),
    .I2(\minerva_cpu/loadstore/dbus__adr [25]),
    .O(rhs_array_muxed44[25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44171 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [24]),
    .I2(\minerva_cpu/loadstore/dbus__adr [24]),
    .O(rhs_array_muxed44[24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44161 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [23]),
    .I2(\minerva_cpu/loadstore/dbus__adr [23]),
    .O(rhs_array_muxed44[23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44151 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [22]),
    .I2(\minerva_cpu/loadstore/dbus__adr [22]),
    .O(rhs_array_muxed44[22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44141 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [21]),
    .I2(\minerva_cpu/loadstore/dbus__adr [21]),
    .O(rhs_array_muxed44[21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44131 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [20]),
    .I2(\minerva_cpu/loadstore/dbus__adr [20]),
    .O(rhs_array_muxed44[20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44121 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [1]),
    .I2(\minerva_cpu/loadstore/dbus__adr [1]),
    .O(rhs_array_muxed44[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44111 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [19]),
    .I2(\minerva_cpu/loadstore/dbus__adr [19]),
    .O(rhs_array_muxed44[19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed44101 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [18]),
    .I2(\minerva_cpu/loadstore/dbus__adr [18]),
    .O(rhs_array_muxed44[18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4491 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [17]),
    .I2(\minerva_cpu/loadstore/dbus__adr [17]),
    .O(rhs_array_muxed44[17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4481 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [16]),
    .I2(\minerva_cpu/loadstore/dbus__adr [16]),
    .O(rhs_array_muxed44[16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4471 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [15]),
    .I2(\minerva_cpu/loadstore/dbus__adr [15]),
    .O(rhs_array_muxed44[15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4461 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [14]),
    .I2(\minerva_cpu/loadstore/dbus__adr [14]),
    .O(rhs_array_muxed44[14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4451 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [13]),
    .I2(\minerva_cpu/loadstore/dbus__adr [13]),
    .O(rhs_array_muxed44[13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4441 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [12]),
    .I2(\minerva_cpu/loadstore/dbus__adr [12]),
    .O(rhs_array_muxed44[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4431 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [11]),
    .I2(\minerva_cpu/loadstore/dbus__adr [11]),
    .O(rhs_array_muxed44[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4421 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [10]),
    .I2(\minerva_cpu/loadstore/dbus__adr [10]),
    .O(rhs_array_muxed44[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4411 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__adr [0]),
    .I2(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(rhs_array_muxed44[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_sdram_inti_p0_rddata_valid1 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata_valid_1070),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata_valid_1135),
    .O(basesoc_sdram_inti_p2_rddata_valid)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[9]),
    .O(basesoc_sdram_inti_p2_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[8]),
    .O(basesoc_sdram_inti_p2_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[7]),
    .O(basesoc_sdram_inti_p2_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[6]),
    .O(basesoc_sdram_inti_p2_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[5]),
    .O(basesoc_sdram_inti_p2_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[4]),
    .O(basesoc_sdram_inti_p2_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[3]),
    .O(basesoc_sdram_inti_p2_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[31]),
    .O(basesoc_sdram_inti_p2_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[30]),
    .O(basesoc_sdram_inti_p2_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[2]),
    .O(basesoc_sdram_inti_p2_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[29]),
    .O(basesoc_sdram_inti_p2_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[28]),
    .O(basesoc_sdram_inti_p2_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[27]),
    .O(basesoc_sdram_inti_p2_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[26]),
    .O(basesoc_sdram_inti_p2_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[25]),
    .O(basesoc_sdram_inti_p2_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[24]),
    .O(basesoc_sdram_inti_p2_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[23]),
    .O(basesoc_sdram_inti_p2_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[22]),
    .O(basesoc_sdram_inti_p2_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[21]),
    .O(basesoc_sdram_inti_p2_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[20]),
    .O(basesoc_sdram_inti_p2_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[1]),
    .O(basesoc_sdram_inti_p2_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[19]),
    .O(basesoc_sdram_inti_p2_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[18]),
    .O(basesoc_sdram_inti_p2_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[17]),
    .O(basesoc_sdram_inti_p2_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[16]),
    .O(basesoc_sdram_inti_p2_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[15]),
    .O(basesoc_sdram_inti_p2_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[14]),
    .O(basesoc_sdram_inti_p2_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[13]),
    .O(basesoc_sdram_inti_p2_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[12]),
    .O(basesoc_sdram_inti_p2_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[11]),
    .O(basesoc_sdram_inti_p2_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[10]),
    .O(basesoc_sdram_inti_p2_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p2_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p2_rddata[0]),
    .O(basesoc_sdram_inti_p2_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[9]),
    .O(basesoc_sdram_inti_p3_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[8]),
    .O(basesoc_sdram_inti_p3_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[7]),
    .O(basesoc_sdram_inti_p3_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[6]),
    .O(basesoc_sdram_inti_p3_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[5]),
    .O(basesoc_sdram_inti_p3_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[4]),
    .O(basesoc_sdram_inti_p3_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[3]),
    .O(basesoc_sdram_inti_p3_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[31]),
    .O(basesoc_sdram_inti_p3_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[30]),
    .O(basesoc_sdram_inti_p3_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[2]),
    .O(basesoc_sdram_inti_p3_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[29]),
    .O(basesoc_sdram_inti_p3_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[28]),
    .O(basesoc_sdram_inti_p3_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[27]),
    .O(basesoc_sdram_inti_p3_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[26]),
    .O(basesoc_sdram_inti_p3_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[25]),
    .O(basesoc_sdram_inti_p3_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[24]),
    .O(basesoc_sdram_inti_p3_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[23]),
    .O(basesoc_sdram_inti_p3_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[22]),
    .O(basesoc_sdram_inti_p3_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[21]),
    .O(basesoc_sdram_inti_p3_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[20]),
    .O(basesoc_sdram_inti_p3_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[1]),
    .O(basesoc_sdram_inti_p3_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[19]),
    .O(basesoc_sdram_inti_p3_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[18]),
    .O(basesoc_sdram_inti_p3_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[17]),
    .O(basesoc_sdram_inti_p3_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[16]),
    .O(basesoc_sdram_inti_p3_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[15]),
    .O(basesoc_sdram_inti_p3_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[14]),
    .O(basesoc_sdram_inti_p3_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[13]),
    .O(basesoc_sdram_inti_p3_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[12]),
    .O(basesoc_sdram_inti_p3_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[11]),
    .O(basesoc_sdram_inti_p3_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[10]),
    .O(basesoc_sdram_inti_p3_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p3_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(dfi_dfi_p3_rddata[0]),
    .O(basesoc_sdram_inti_p3_rddata[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_clk11 (
    .I0(spiflash_bitbang_en_storage_full_2288),
    .I1(spiflash_clk_5607),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash4x_clk_OBUF_3093)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_scl_o11 (
    .I0(opsisi2c_storage_full_2219),
    .I1(opsis_i2c_master_storage_full[0]),
    .O(opsisi2c_scl_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_opsisi2c_sda_o11 (
    .I0(opsisi2c_storage_full_2219),
    .I1(opsis_i2c_master_storage_full[2]),
    .O(opsisi2c_sda_o)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash4x_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_2288),
    .I1(spiflash_cs_n_2316),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash4x_cs_n_OBUF_3110)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o41 (
    .I0(spiflash_bitbang_en_storage_full_2288),
    .I1(spiflash_sr[31]),
    .O(spiflash_o[3])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o31 (
    .I0(spiflash_bitbang_en_storage_full_2288),
    .I1(spiflash_sr[30]),
    .O(spiflash_o[2])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  Mmux_spiflash_o21 (
    .I0(spiflash_bitbang_en_storage_full_2288),
    .I1(spiflash_sr[29]),
    .O(spiflash_o[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_o11 (
    .I0(spiflash_bitbang_en_storage_full_2288),
    .I1(spiflash_sr[28]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_o[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_produce_xor<1>11  (
    .I0(suart_tx_fifo_produce[1]),
    .I1(suart_tx_fifo_produce[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_produce_xor<1>11  (
    .I0(suart_rx_fifo_produce[1]),
    .I1(suart_rx_fifo_produce[0]),
    .O(\Result<1>5 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_tx_fifo_consume_xor<1>11  (
    .I0(suart_tx_fifo_consume[1]),
    .I1(suart_tx_fifo_consume[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_suart_rx_fifo_consume_xor<1>11  (
    .I0(suart_rx_fifo_consume[1]),
    .I1(suart_rx_fifo_consume[0]),
    .O(\Result<1>9 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>14 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>15 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>16 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>19 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>23 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>24 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>25 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>26 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>29 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>30 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>31 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<1>32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT321  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[9]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT311  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[8]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT301  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[7]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT291  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[6]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT281  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[5]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT271  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[4]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT261  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[3]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT251  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[31]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT241  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[30]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT231  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[2]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT221  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[29]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT211  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[28]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT201  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[27]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT191  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[26]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT181  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[25]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT171  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[24]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT161  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[23]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT151  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[22]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT141  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[21]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT131  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[20]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT111  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[19]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT101  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[18]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT91  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[17]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT81  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[16]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT71  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[15]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT61  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[14]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT51  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[13]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT41  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[12]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT31  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[11]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT21  (
    .I0(suart_tx_busy_2308),
    .I1(n6113[10]),
    .O(\GND_1_o_suart_phase_accumulator_tx[31]_mux_1666_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0013_MUX_737_o11 (
    .I0(suart_tx_busy_2308),
    .I1(Madd_n6113_cy[31]),
    .O(GND_1_o_BUS_0013_MUX_737_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT321  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[9]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT311  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[8]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT301  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[7]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT291  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[6]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT281  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[5]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT271  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[4]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT261  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[3]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT251  (
    .I0(n6117[31]),
    .I1(suart_rx_busy_2310),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT241  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[30]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT231  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[2]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT221  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[29]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT211  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[28]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT201  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[27]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT191  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[26]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT181  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[25]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT171  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[24]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT161  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[23]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT151  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[22]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT141  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[21]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT131  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[20]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT111  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[19]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT101  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[18]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT91  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[17]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT81  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[16]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT71  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[15]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT61  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[14]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT51  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[13]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT41  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[12]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT31  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[11]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT21  (
    .I0(suart_rx_busy_2310),
    .I1(n6117[10]),
    .O(\PWR_1_o_suart_phase_accumulator_rx[31]_mux_1683_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0015_MUX_748_o11 (
    .I0(suart_rx_busy_2310),
    .I1(Madd_n6117_cy[31]),
    .O(GND_1_o_BUS_0015_MUX_748_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45321 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [9]),
    .O(rhs_array_muxed45[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45311 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [8]),
    .O(rhs_array_muxed45[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45301 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [7]),
    .O(rhs_array_muxed45[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45291 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [6]),
    .O(rhs_array_muxed45[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45281 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [5]),
    .O(rhs_array_muxed45[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45271 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [4]),
    .O(rhs_array_muxed45[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45261 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [3]),
    .O(rhs_array_muxed45[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45251 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [31]),
    .O(rhs_array_muxed45[31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45241 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [30]),
    .O(rhs_array_muxed45[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45231 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [2]),
    .O(rhs_array_muxed45[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45221 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [29]),
    .O(rhs_array_muxed45[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45211 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [28]),
    .O(rhs_array_muxed45[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45201 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [27]),
    .O(rhs_array_muxed45[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45191 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [26]),
    .O(rhs_array_muxed45[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45181 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [25]),
    .O(rhs_array_muxed45[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45171 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [24]),
    .O(rhs_array_muxed45[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45161 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [23]),
    .O(rhs_array_muxed45[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45151 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [22]),
    .O(rhs_array_muxed45[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45141 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [21]),
    .O(rhs_array_muxed45[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45131 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [20]),
    .O(rhs_array_muxed45[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45121 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [1]),
    .O(rhs_array_muxed45[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45111 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [19]),
    .O(rhs_array_muxed45[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed45101 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [18]),
    .O(rhs_array_muxed45[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4591 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [17]),
    .O(rhs_array_muxed45[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4581 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [16]),
    .O(rhs_array_muxed45[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4571 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [15]),
    .O(rhs_array_muxed45[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4561 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [14]),
    .O(rhs_array_muxed45[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4551 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [13]),
    .O(rhs_array_muxed45[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4541 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [12]),
    .O(rhs_array_muxed45[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4531 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [11]),
    .O(rhs_array_muxed45[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4521 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [10]),
    .O(rhs_array_muxed45[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4511 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__dat_w [0]),
    .O(rhs_array_muxed45[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed4911 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__we_492 ),
    .O(rhs_array_muxed49)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed4711 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(\cache_state_FSM_FFd3-In1 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6995<2>1  (
    .I0(bankmachine1_state_FSM_FFd2_5208),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .O(_n6995)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6977<2>1  (
    .I0(bankmachine2_state_FSM_FFd2_5198),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .O(_n6977)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6999<2>1  (
    .I0(bankmachine3_state_FSM_FFd2_5218),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .O(_n6999)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7303<2>1  (
    .I0(bankmachine4_state_FSM_FFd2_5223),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .O(_n7303)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n7460<2>1  (
    .I0(bankmachine5_state_FSM_FFd2_5213),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .O(_n7460)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \_n6919<2>1  (
    .I0(bankmachine7_state_FSM_FFd2_5233),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .O(_n6919)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6537<2>1  (
    .I0(bankmachine0_state_FSM_FFd1_1308),
    .I1(bankmachine0_state_FSM_FFd2_5203),
    .I2(bankmachine0_state_FSM_FFd3_5202),
    .O(_n6537)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6841<2>1  (
    .I0(bankmachine1_state_FSM_FFd1_1310),
    .I1(bankmachine1_state_FSM_FFd2_5208),
    .I2(bankmachine1_state_FSM_FFd3_5207),
    .O(_n6841)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7020<2>1  (
    .I0(bankmachine2_state_FSM_FFd1_1312),
    .I1(bankmachine2_state_FSM_FFd2_5198),
    .I2(bankmachine2_state_FSM_FFd3_5197),
    .O(_n7020)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7041<2>1  (
    .I0(bankmachine3_state_FSM_FFd1_1314),
    .I1(bankmachine3_state_FSM_FFd2_5218),
    .I2(bankmachine3_state_FSM_FFd3_5217),
    .O(_n7041)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n7048<2>1  (
    .I0(bankmachine4_state_FSM_FFd1_1316),
    .I1(bankmachine4_state_FSM_FFd2_5223),
    .I2(bankmachine4_state_FSM_FFd3_5222),
    .O(_n7048)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6544<2>1  (
    .I0(bankmachine5_state_FSM_FFd1_1318),
    .I1(bankmachine5_state_FSM_FFd2_5213),
    .I2(bankmachine5_state_FSM_FFd3_5212),
    .O(_n6544)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6530<2>1  (
    .I0(bankmachine6_state_FSM_FFd1_1320),
    .I1(bankmachine6_state_FSM_FFd2_5228),
    .I2(bankmachine6_state_FSM_FFd3_5227),
    .O(_n6530)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \_n6926<2>1  (
    .I0(bankmachine7_state_FSM_FFd1_1322),
    .I1(bankmachine7_state_FSM_FFd2_5233),
    .I2(bankmachine7_state_FSM_FFd3_5232),
    .O(_n6926)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_suart_rx_bitcount_xor<0>11  (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_busy_2310),
    .O(Mcount_suart_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_spiflash_i1_cy<0>1  (
    .I0(spiflash_clk_5607),
    .I1(opsis_i2c_samp_carry_5606),
    .O(Mcount_spiflash_i1_cy[0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re11 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  _n1200511 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(_n120051_6133)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[7]),
    .I2(opsis_i2c_din[7]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT71  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[6]),
    .I2(opsis_i2c_din[6]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT61  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[5]),
    .I2(opsis_i2c_din[5]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT51  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[4]),
    .I2(opsis_i2c_din[4]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT41  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[3]),
    .I2(opsis_i2c_din[3]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT31  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[2]),
    .I2(opsis_i2c_din[2]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT21  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[1]),
    .I2(opsis_i2c_din[1]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT12  (
    .I0(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I1(basesoc_interface_dat_w[0]),
    .I2(opsis_i2c_din[0]),
    .I3(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 ),
    .O(\opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>11  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[4]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_6137 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6139 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[10] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1121  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  basesoc_port_cmd_ready121 (
    .I0(_n6512[0]),
    .I1(basesoc_sdram_bankmachine6_req_lock),
    .I2(basesoc_sdram_bankmachine7_req_lock),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_3707),
    .O(basesoc_port_cmd_ready12)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1131  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1151  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT115 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1171  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1191  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(rhs_array_muxed44[10]),
    .I2(_n6512[0]),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine7_req_lock),
    .I5(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6161)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  _n1196911 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .O(_n119691)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  GND_1_o_GND_1_o_MUX_747_o11 (
    .I0(suart_rx_bitcount[2]),
    .I1(suart_rx_busy_2310),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_uart_clk_rxen_1002),
    .O(GND_1_o_GND_1_o_MUX_747_o1_6163)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_747_o1 (
    .I0(suart_rx_bitcount[0]),
    .I1(suart_rx_bitcount[3]),
    .I2(xilinxmultiregimpl2_regs1_10),
    .I3(GND_1_o_GND_1_o_MUX_747_o1_6163),
    .O(GND_1_o_GND_1_o_MUX_747_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready2_6136),
    .I1(basesoc_port_cmd_ready14_6164),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0763<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0763<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0850<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\n0850<3>1 )
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n10365_inv1 (
    .I0(suart_rx_busy_2310),
    .I1(suart_uart_clk_rxen_1002),
    .I2(suart_rx_bitcount[1]),
    .I3(suart_rx_bitcount[0]),
    .I4(suart_rx_bitcount[3]),
    .I5(suart_rx_bitcount[2]),
    .O(_n10365_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  suart_rx_fifo_wrport_we1 (
    .I0(suart_source_valid_971),
    .I1(suart_rx_fifo_level0[3]),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(suart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00040404 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_sdram_bankmachine5_req_lock),
    .I1(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6161),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(\n0850<3>1 ),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11001 (
    .I0(multiplexer_state_FSM_FFd1_1346),
    .I1(multiplexer_state_FSM_FFd2_1347),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .I5(basesoc_sdram_cmd_payload_a[10]),
    .O(array_muxed9[10])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1231  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[15]),
    .I4(spiflash_sr[19]),
    .I5(rhs_array_muxed44[9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_778_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1221  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[14]),
    .I4(spiflash_sr[18]),
    .I5(rhs_array_muxed44[8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_779_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1211  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[13]),
    .I4(spiflash_sr[17]),
    .I5(rhs_array_muxed44[7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_780_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[11]),
    .I4(spiflash_sr[15]),
    .I5(rhs_array_muxed44[5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_782_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[10]),
    .I4(spiflash_sr[14]),
    .I5(rhs_array_muxed44[4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_783_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[9]),
    .I4(spiflash_sr[13]),
    .I5(rhs_array_muxed44[3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_784_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[8]),
    .I4(spiflash_sr[12]),
    .I5(rhs_array_muxed44[2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_785_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[31]),
    .I5(rhs_array_muxed44[21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_766_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[30]),
    .I5(rhs_array_muxed44[20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_767_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[7]),
    .I4(spiflash_sr[11]),
    .I5(rhs_array_muxed44[1]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_786_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[29]),
    .I5(rhs_array_muxed44[19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_768_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1111  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[28]),
    .I5(rhs_array_muxed44[18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_769_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1101  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[27]),
    .I5(rhs_array_muxed44[17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_770_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o191  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[22]),
    .I4(spiflash_sr[26]),
    .I5(rhs_array_muxed44[16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_771_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o181  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[21]),
    .I4(spiflash_sr[25]),
    .I5(rhs_array_muxed44[15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_772_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o171  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[20]),
    .I4(spiflash_sr[24]),
    .I5(rhs_array_muxed44[14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_773_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o161  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[19]),
    .I4(spiflash_sr[23]),
    .I5(rhs_array_muxed44[13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_774_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o151  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[18]),
    .I4(spiflash_sr[22]),
    .I5(rhs_array_muxed44[12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_775_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o141  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[17]),
    .I4(spiflash_sr[21]),
    .I5(rhs_array_muxed44[11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_776_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o131  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[16]),
    .I4(spiflash_sr[20]),
    .I5(rhs_array_muxed44[10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_777_o )
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o121  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[6]),
    .I4(spiflash_sr[10]),
    .I5(rhs_array_muxed44[0]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_787_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT71  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I2(\Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT21  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1201  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(spiflash_sr[12]),
    .I4(spiflash_sr[16]),
    .I5(rhs_array_muxed44[6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_781_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed811 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed8[2]),
    .I4(rhs_array_muxed2[2]),
    .O(array_muxed8[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed821 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed8[1]),
    .I4(rhs_array_muxed2[1]),
    .O(array_muxed8[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed831 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed8[0]),
    .I4(rhs_array_muxed2[0]),
    .O(array_muxed8[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[6]),
    .I4(rhs_array_muxed1[6]),
    .O(array_muxed9[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux11101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[7]),
    .I4(rhs_array_muxed1[7]),
    .O(array_muxed9[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux12101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[8]),
    .I4(rhs_array_muxed1[8]),
    .O(array_muxed9[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[9]),
    .I4(rhs_array_muxed1[9]),
    .O(array_muxed9[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2681 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[0]),
    .I4(rhs_array_muxed1[0]),
    .O(array_muxed9[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2691 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[11]),
    .I4(rhs_array_muxed1[11]),
    .O(array_muxed9[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux3101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[12]),
    .I4(rhs_array_muxed1[12]),
    .O(array_muxed9[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux4101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[13]),
    .I4(rhs_array_muxed1[13]),
    .O(array_muxed9[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux5101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[1]),
    .I4(rhs_array_muxed1[1]),
    .O(array_muxed9[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux6101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[2]),
    .I4(rhs_array_muxed1[2]),
    .O(array_muxed9[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux7101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[3]),
    .I4(rhs_array_muxed1[3]),
    .O(array_muxed9[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux8101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[4]),
    .I4(rhs_array_muxed1[4]),
    .O(array_muxed9[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux9101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed7[5]),
    .I4(rhs_array_muxed1[5]),
    .O(array_muxed9[5])
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  Mmux_phase_sel_GND_1_o_MUX_1613_o11 (
    .I0(phase_sel_256),
    .I1(phase_sys_1037),
    .I2(phase_sys2x_257),
    .O(phase_sel_GND_1_o_MUX_1613_o)
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address141 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_9_2264),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_9_2234),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address131 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_8_2265),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_8_2235),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address121 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address111 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address101 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address91 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address81 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address71 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address61 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address51 (
    .I0(basesoc_sdram_dfi_p0_address[13]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_13_2260),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_13_2230),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address41 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_12_2261),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_12_2231),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address31 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_11_2262),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_2232),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address21 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full_10_2263),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_2233),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p0_address11 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector2_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p0_address[0])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address141 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_9_2279),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_9_2249),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p1_address[9])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address131 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_8_2280),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_8_2250),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p1_address[8])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address121 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[7]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_2_10128),
    .O(half_rate_phy_dfi_p1_address[7])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address111 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[6]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[6])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address101 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[5]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I3(phase_sel_2_10126),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[5])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address91 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[4]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[4])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address81 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[3]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[3])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address71 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[2])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address61 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[1])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address51 (
    .I0(basesoc_sdram_dfi_p1_address[13]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_13_2275),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_13_2245),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[13])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address41 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_12_2276),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_12_2246),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[12])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address31 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_11_2277),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_11_2247),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[11])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address21 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full_10_2278),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full_10_2248),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[10])
  );
  LUT5 #(
    .INIT ( 32'h00AACCF0 ))
  Mmux_half_rate_phy_dfi_p1_address11 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector3_address_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_3_10129),
    .O(half_rate_phy_dfi_p1_address[0])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[0]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<0> ),
    .I4(basesoc_load_storage_full[0]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_10_2635),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<10> ),
    .I4(basesoc_load_storage_full_10_2603),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_11_2634),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<11> ),
    .I4(basesoc_load_storage_full_11_2602),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_12_2633),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<12> ),
    .I4(basesoc_load_storage_full_12_2601),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_15_2630),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<15> ),
    .I4(basesoc_load_storage_full_15_2598),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_13_2632),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<13> ),
    .I4(basesoc_load_storage_full_13_2600),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_14_2631),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<14> ),
    .I4(basesoc_load_storage_full_14_2599),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_16_2629),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<16> ),
    .I4(basesoc_load_storage_full_16_2597),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_17_2628),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<17> ),
    .I4(basesoc_load_storage_full_17_2596),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[1]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<1> ),
    .I4(basesoc_load_storage_full[1]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_18_2627),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<18> ),
    .I4(basesoc_load_storage_full_18_2595),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_19_2626),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<19> ),
    .I4(basesoc_load_storage_full_19_2594),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_20_2625),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<20> ),
    .I4(basesoc_load_storage_full_20_2593),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_21_2624),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<21> ),
    .I4(basesoc_load_storage_full_21_2592),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_24_2621),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<24> ),
    .I4(basesoc_load_storage_full_24_2589),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_22_2623),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<22> ),
    .I4(basesoc_load_storage_full_22_2591),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_23_2622),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<23> ),
    .I4(basesoc_load_storage_full_23_2590),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_25_2620),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<25> ),
    .I4(basesoc_load_storage_full_25_2588),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_26_2619),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<26> ),
    .I4(basesoc_load_storage_full_26_2587),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8911 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_29_2616),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<29> ),
    .I4(basesoc_load_storage_full_29_2584),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_27_2618),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<27> ),
    .I4(basesoc_load_storage_full_27_2586),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8811 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_28_2617),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<28> ),
    .I4(basesoc_load_storage_full_28_2585),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9011 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[2]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<2> ),
    .I4(basesoc_load_storage_full[2]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9111 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_30_2615),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<30> ),
    .I4(basesoc_load_storage_full_30_2583),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9411 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[4]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<4> ),
    .I4(basesoc_load_storage_full[4]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9211 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_31_2614),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<31> ),
    .I4(basesoc_load_storage_full_31_2582),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9311 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[3]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<3> ),
    .I4(basesoc_load_storage_full[3]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9511 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[5]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<5> ),
    .I4(basesoc_load_storage_full[5]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9611 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[6]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<6> ),
    .I4(basesoc_load_storage_full[6]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9911 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_9_2636),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<9> ),
    .I4(basesoc_load_storage_full_9_2604),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9711 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full[7]),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<7> ),
    .I4(basesoc_load_storage_full[7]),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux9811 (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_reload_storage_full_8_2637),
    .I2(basesoc_zero_trigger_INV_287_o),
    .I3(\basesoc_value[31]_GND_1_o_sub_1631_OUT<8> ),
    .I4(basesoc_load_storage_full_8_2605),
    .O(\basesoc_load_storage[31]_basesoc_value[31]_mux_1632_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In121  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \half_rate_phy_dfi_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1_1350),
    .I2(new_master_wdata_ready1_1214),
    .O(half_rate_phy_dfi_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<6>11  (
    .I0(dna_cnt[6]),
    .I1(Mcount_dna_cnt_cy[4]),
    .I2(dna_cnt[5]),
    .O(\Result<6>1 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>14 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>15 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>16 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>23 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>24 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>25 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>26 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>29 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>30 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>31 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[1]),
    .O(\Result<2>32 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>2  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2431),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2439),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>1 )
  );
  LUT6 #(
    .INIT ( 64'h515BF1FBFFFFFFFF ))
  \basesoc_interface_adr<2>11  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2430),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2438),
    .I5(\basesoc_interface_adr[2] ),
    .O(\basesoc_interface_adr<2>11_5781 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  array_muxed17_INV_392_o21 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .O(array_muxed17_INV_392_o2)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(multiplexer_state_FSM_FFd2_1347),
    .I2(multiplexer_state_FSM_FFd1_1346),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_twtrcon_ready_2367),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  Mmux_half_rate_phy_dfi_p0_wrdata1141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready1_1214),
    .I2(litedramwishbone2native_state_FSM_FFd1_1350),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata114)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6184 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6185 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In112  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6185 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT11111  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12111  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 )
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2011 (
    .I0(array_muxed17_INV_392_o2),
    .I1(multiplexer_state_FSM_FFd3_1348),
    .I2(rhs_array_muxed9),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(array_muxed20)
  );
  LUT5 #(
    .INIT ( 32'h08707878 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT61  (
    .I0(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> ),
    .I1(basesoc_sdram_generator_counter[4]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(basesoc_sdram_generator_counter[1]),
    .I4(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_6137 ),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h007D7D00 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT51  (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_6137 ),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[5]),
    .I3(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> ),
    .I4(basesoc_sdram_generator_counter[4]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h2002200000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT81  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(opsis_i2c_master_storage_full[7]),
    .I5(opsis_i2c_shift_reg_storage_full[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11111  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF444E4444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT3121  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(_n120171),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I5(_n11984),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT312 )
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I1(basesoc_sdram_bankmachine0_row_opened_2318),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_hit),
    .I4(_n6537),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I1(basesoc_sdram_bankmachine1_row_opened_2323),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_hit),
    .I4(_n6841),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I1(basesoc_sdram_bankmachine2_row_opened_2328),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(_n7020),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I1(basesoc_sdram_bankmachine4_row_opened_2338),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_hit),
    .I4(_n7048),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I1(basesoc_sdram_bankmachine7_row_opened_2353),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_hit),
    .I4(_n6926),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1824),
    .I1(basesoc_sdram_bankmachine3_row_opened_2333),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I3(_n7041),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1916),
    .I1(basesoc_sdram_bankmachine5_row_opened_2343),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I3(_n6544),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1962),
    .I1(basesoc_sdram_bankmachine6_row_opened_2348),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I3(_n6530),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1732),
    .I1(basesoc_sdram_bankmachine1_row_opened_2323),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I3(_n6841),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1778),
    .I1(basesoc_sdram_bankmachine2_row_opened_2328),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I3(_n7020),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1824),
    .I1(basesoc_sdram_bankmachine3_row_opened_2333),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I3(_n7041),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1870),
    .I1(basesoc_sdram_bankmachine4_row_opened_2338),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I3(_n7048),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1916),
    .I1(basesoc_sdram_bankmachine5_row_opened_2343),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I3(_n6544),
    .I4(basesoc_sdram_bankmachine5_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine5_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1962),
    .I1(basesoc_sdram_bankmachine6_row_opened_2348),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I3(_n6530),
    .I4(basesoc_sdram_bankmachine6_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine6_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_2008),
    .I1(basesoc_sdram_bankmachine7_row_opened_2353),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I3(_n6926),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000000080000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1686),
    .I1(basesoc_sdram_bankmachine0_row_opened_2318),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I3(_n6537),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT6 #(
    .INIT ( 64'h0000080008000800 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_port_cmd_ready12),
    .I1(basesoc_port_cmd_ready2_6136),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I5(\n0763<3>1 ),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I1(_n6512[0]),
    .I2(basesoc_port_cmd_ready2_6136),
    .I3(basesoc_port_cmd_ready131),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we12 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I1(_n6512[0]),
    .I2(basesoc_port_cmd_ready2_6136),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0503<3>1  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(n0503)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0678<3>1  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(n0678)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1026<3>1  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(n1026)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we111 (
    .I0(basesoc_sdram_bankmachine7_req_lock),
    .I1(rhs_array_muxed44[9]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n1113<3>1  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(n1113)
  );
  LUT6 #(
    .INIT ( 64'h4444444444404444 ))
  basesoc_port_cmd_ready1311 (
    .I0(basesoc_sdram_bankmachine6_req_lock),
    .I1(rhs_array_muxed44[9]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready131)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank3_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \suart_tx_trigger<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .O(suart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0162<4>1  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_level0[3]),
    .I2(suart_tx_fifo_level0[2]),
    .I3(suart_tx_fifo_level0[1]),
    .I4(suart_tx_fifo_level0[0]),
    .O(n0162)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In511  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 )
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )
,
    .I3(basesoc_sdram_bankmachine0_row_close),
    .I4(n0503),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )
,
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )
,
    .I3(basesoc_sdram_bankmachine2_row_close),
    .I4(n0678),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )
,
    .I3(basesoc_sdram_bankmachine3_row_close),
    .I4(n0765),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )
,
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h8888D88888888888 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )
,
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )
,
    .I3(basesoc_sdram_bankmachine6_row_close),
    .I4(n1026),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[10])
  );
  LUT6 #(
    .INIT ( 64'h888888D888888888 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a21 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[17]),
    .I2
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )
,
    .I3(basesoc_sdram_bankmachine7_row_close),
    .I4(n1113),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[10])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1  (
    .I0(rhs_array_muxed44[12]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[13]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[10]),
    .O(N1439)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[7]_GND_1_o_equal_1710_o<7>11  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_6135 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine0_row_open11 (
    .I0(bankmachine0_state_FSM_FFd1_1308),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd2_5203),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .O(basesoc_sdram_bankmachine0_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine1_row_open11 (
    .I0(bankmachine1_state_FSM_FFd1_1310),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd2_5208),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .O(basesoc_sdram_bankmachine1_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine2_row_open11 (
    .I0(bankmachine2_state_FSM_FFd1_1312),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd2_5198),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .O(basesoc_sdram_bankmachine2_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine3_row_open11 (
    .I0(bankmachine3_state_FSM_FFd1_1314),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd2_5218),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .O(basesoc_sdram_bankmachine3_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine4_row_open11 (
    .I0(bankmachine4_state_FSM_FFd1_1316),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd2_5223),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .O(basesoc_sdram_bankmachine4_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine5_row_open11 (
    .I0(bankmachine5_state_FSM_FFd1_1318),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd2_5213),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .O(basesoc_sdram_bankmachine5_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine6_row_open11 (
    .I0(bankmachine6_state_FSM_FFd1_1320),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd2_5228),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .O(basesoc_sdram_bankmachine6_row_open)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  Mmux_basesoc_sdram_bankmachine7_row_open11 (
    .I0(bankmachine7_state_FSM_FFd1_1322),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd2_5233),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .O(basesoc_sdram_bankmachine7_row_open)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n119931 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .O(_n11993)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  Mmux_opsis_i2c_update_is_read11 (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ),
    .I2(opsisi2c_state_FSM_FFd1_1301),
    .I3(opsisi2c_state_FSM_FFd2_1302),
    .I4(opsisi2c_state_FSM_FFd3_1303),
    .I5(opsisi2c_state_FSM_FFd4_1304),
    .O(opsis_i2c_update_is_read)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  _n10593_inv1 (
    .I0(opsisi2c_state_FSM_FFd1_1301),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I2(opsisi2c_state_FSM_FFd2_1302),
    .I3(opsisi2c_state_FSM_FFd3_1303),
    .I4(opsisi2c_state_FSM_FFd4_1304),
    .I5(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .O(_n10593_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT111  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(opsisi2c_state_FSM_FFd1_1301),
    .I2(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re),
    .I3(opsisi2c_state_FSM_FFd2_1302),
    .I4(opsisi2c_state_FSM_FFd3_1303),
    .I5(opsisi2c_state_FSM_FFd4_1304),
    .O(\Mmux_opsis_i2c_shift_reg_storage_full[7]_basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_r[7]_mux_2142_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_2578_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_2578_o )
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F7F7F7FFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1635_o1  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1635_o )
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  \opsisi2c_state_FSM_FFd2-In21  (
    .I0(opsisi2c_state_FSM_FFd3_1303),
    .I1(opsis_i2c_sda_i_1490),
    .I2(opsis_i2c_sda_r_938),
    .I3(opsis_i2c_scl_i_1489),
    .O(\opsisi2c_state_FSM_FFd2-In2 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \spiflash_counter[7]_GND_1_o_equal_1712_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[7]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_6135 ),
    .O(\spiflash_counter[7]_GND_1_o_equal_1712_o )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1686),
    .I1(basesoc_sdram_bankmachine0_row_opened_2318),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I3(_n6537),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1870),
    .I1(basesoc_sdram_bankmachine4_row_opened_2338),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I3(_n7048),
    .I4(basesoc_sdram_bankmachine4_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine4_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1732),
    .I1(basesoc_sdram_bankmachine1_row_opened_2323),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I3(_n6841),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I1(basesoc_sdram_bankmachine3_row_opened_2333),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n7041),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0000000040000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1778),
    .I1(basesoc_sdram_bankmachine2_row_opened_2328),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I3(_n7020),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_cmd_valid),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_2008),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_opened_2353),
    .I4(basesoc_sdram_bankmachine7_row_hit),
    .I5(_n6926),
    .O(basesoc_sdram_bankmachine7_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I1(basesoc_sdram_bankmachine5_row_opened_2343),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_hit),
    .I4(_n6544),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I1(basesoc_sdram_bankmachine6_row_opened_2348),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_hit),
    .I4(_n6530),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce)
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o1 (
    .I0(n0765),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I3(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_3707),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_port_cmd_ready21 (
    .I0(\n0850<3>1 ),
    .I1(rhs_array_muxed44[10]),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I5(litedramwishbone2native_state_FSM_FFd3_3083),
    .O(basesoc_port_cmd_ready2_6136)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT31  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \spiflash_counter[7]_PWR_1_o_equal_1714_o<7>1  (
    .I0(spiflash_counter[0]),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[5]),
    .I3(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_6135 ),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1714_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \spiflash_counter[7]_GND_1_o_equal_1710_o<7>1  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_6135 ),
    .I1(spiflash_counter[7]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[5]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1710_o )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_dna_cnt_xor<2>11  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_dna_cnt_xor<3>11  (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .O(\Result<3>2 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mcount_dna_cnt_cy<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[2]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[0]),
    .O(Mcount_dna_cnt_cy[4])
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAAA ))
  \Mcount_dna_cnt_xor<4>11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[3]),
    .O(\Result<4>1 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3>11  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\Madd_basesoc_sdram_generator_counter[5]_GND_1_o_add_1740_OUT_cy<3> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank5_bitbang_en0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang_en0_re)
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  \Mcount_suart_rx_bitcount_xor<1>11  (
    .I0(suart_rx_busy_2310),
    .I1(suart_rx_bitcount[0]),
    .I2(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  Mmux_opsis_i2c_data_drv_en11 (
    .I0(opsisi2c_state_FSM_FFd2_1302),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I2(opsisi2c_state_FSM_FFd3_1303),
    .I3(opsisi2c_state_FSM_FFd1_1301),
    .I4(opsisi2c_state_FSM_FFd4_1304),
    .I5(opsis_i2c_scl_i_1489),
    .O(opsis_i2c_data_drv_en)
  );
  LUT6 #(
    .INIT ( 64'hA181A181A189A181 ))
  Mmux_opsis_i2c_data_drv_stop11 (
    .I0(opsisi2c_state_FSM_FFd2_1302),
    .I1(opsisi2c_state_FSM_FFd3_1303),
    .I2(opsisi2c_state_FSM_FFd1_1301),
    .I3(opsisi2c_state_FSM_FFd4_1304),
    .I4(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I5(opsis_i2c_scl_i_1489),
    .O(opsis_i2c_data_drv_stop)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \Mmux_suart_tx_reg[0]_PWR_1_o_MUX_728_o11  (
    .I0(suart_tx_reg[0]),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[1]),
    .I3(suart_tx_bitcount[2]),
    .O(\suart_tx_reg[0]_PWR_1_o_MUX_728_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank1_leds_out0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank1_leds_out0_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(front_panel_leds_storage_full[1]),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT11  (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(xilinxmultiregimpl3_regs1_24),
    .I5(front_panel_leds_storage_full[0]),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[0]_mux_2134_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \Madd_n6107_cy<2>11  (
    .I0(opsis_i2c_samp_count_1_5608),
    .I1(spiflash_clk_5607),
    .I2(opsis_i2c_samp_carry_5606),
    .O(Madd_n6107_cy[2])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Madd_n6107_xor<2>11  (
    .I0(opsis_i2c_samp_count_1_5608),
    .I1(opsis_i2c_samp_carry_5606),
    .I2(spiflash_clk_5607),
    .O(n6107[2])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  suart_tx_clear1 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_1300),
    .O(suart_tx_clear)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  suart_rx_clear1 (
    .I0(basesoc_interface_dat_w[1]),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(basesoc_interface_we_1300),
    .O(suart_rx_clear)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_suart_tx_bitcount_xor<3>11  (
    .I0(suart_sink_valid_suart_sink_ready_AND_993_o),
    .I1(suart_tx_bitcount[3]),
    .I2(suart_tx_bitcount[0]),
    .I3(suart_tx_bitcount[1]),
    .I4(suart_tx_bitcount[2]),
    .O(Mcount_suart_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_bitbang0_re1 (
    .I0(basesoc_interface_we_1300),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(basesoc_csrbankarray_csrbank5_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT41  (
    .I0(spiflash_bitbang_storage_full[3]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT31  (
    .I0(spiflash_bitbang_storage_full[2]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT21  (
    .I0(spiflash_bitbang_storage_full[1]),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[9] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<3>11  (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[0]),
    .O(\Result<3>18 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Mcount_basesoc_sdram_time0_xor<4>11  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[1]),
    .I2(basesoc_sdram_time0[2]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[0]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  \Mcount_suart_rx_bitcount_xor<2>11  (
    .I0(suart_rx_busy_2310),
    .I1(suart_rx_bitcount[2]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .O(Mcount_suart_rx_bitcount2)
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \Mcount_suart_rx_bitcount_xor<3>11  (
    .I0(suart_rx_busy_2310),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(suart_rx_bitcount[1]),
    .I4(suart_rx_bitcount[2]),
    .O(Mcount_suart_rx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_1306),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(multiplexer_state_FSM_FFd2_1347),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_1307),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_1171),
    .I1(refresher_state_FSM_FFd1_1307),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd1_1346),
    .I4(multiplexer_state_FSM_FFd3_1348),
    .I5(refresher_state_FSM_FFd2_1306),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hAAA9 ))
  \Mcount_basesoc_sdram_time1_xor<3>11  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[0]),
    .O(\Result<3>19 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_rx_fifo_consume_xor<2>11  (
    .I0(suart_rx_fifo_consume[2]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .O(\Result<2>9 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_consume_xor<3>11  (
    .I0(suart_rx_fifo_consume[3]),
    .I1(suart_rx_fifo_consume[0]),
    .I2(suart_rx_fifo_consume[1]),
    .I3(suart_rx_fifo_consume[2]),
    .O(\Result<3>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_rx_fifo_produce_xor<2>11  (
    .I0(suart_rx_fifo_produce[2]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .O(\Result<2>5 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_rx_fifo_produce_xor<3>11  (
    .I0(suart_rx_fifo_produce[3]),
    .I1(suart_rx_fifo_produce[0]),
    .I2(suart_rx_fifo_produce[1]),
    .I3(suart_rx_fifo_produce[2]),
    .O(\Result<3>5 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_tx_fifo_consume_xor<2>11  (
    .I0(suart_tx_fifo_consume[2]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .O(\Result<2>6 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_consume_xor<3>11  (
    .I0(suart_tx_fifo_consume[3]),
    .I1(suart_tx_fifo_consume[0]),
    .I2(suart_tx_fifo_consume[1]),
    .I3(suart_tx_fifo_consume[2]),
    .O(\Result<3>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_suart_tx_fifo_produce_xor<2>11  (
    .I0(suart_tx_fifo_produce[2]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .O(\Result<2>4 )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mcount_suart_tx_fifo_produce_xor<3>11  (
    .I0(suart_tx_fifo_produce[3]),
    .I1(suart_tx_fifo_produce[0]),
    .I2(suart_tx_fifo_produce[1]),
    .I3(suart_tx_fifo_produce[2]),
    .O(\Result<3>4 )
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_ras11 (
    .I0(bankmachine0_state_FSM_FFd1_1308),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd2_5203),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2322),
    .I4(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .I5(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .O(basesoc_sdram_bankmachine0_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_ras11 (
    .I0(bankmachine1_state_FSM_FFd1_1310),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd2_5208),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2327),
    .I4(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .I5(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .O(basesoc_sdram_bankmachine1_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_ras11 (
    .I0(bankmachine2_state_FSM_FFd1_1312),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd2_5198),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2332),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .I5(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .O(basesoc_sdram_bankmachine2_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_ras11 (
    .I0(bankmachine3_state_FSM_FFd1_1314),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd2_5218),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2337),
    .I4(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .I5(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .O(basesoc_sdram_bankmachine3_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_ras11 (
    .I0(bankmachine4_state_FSM_FFd1_1316),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd2_5223),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2342),
    .I4(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .I5(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .O(basesoc_sdram_bankmachine4_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_ras11 (
    .I0(bankmachine5_state_FSM_FFd1_1318),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd2_5213),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2347),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .I5(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .O(basesoc_sdram_bankmachine5_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_ras11 (
    .I0(bankmachine6_state_FSM_FFd1_1320),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd2_5228),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2352),
    .I4(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .I5(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .O(basesoc_sdram_bankmachine6_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h4404040440000000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_ras11 (
    .I0(bankmachine7_state_FSM_FFd1_1322),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd2_5233),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2357),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .I5(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .O(basesoc_sdram_bankmachine7_cmd_payload_ras)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine5_req_lock1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine5_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10506_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(_n10506_inv)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \_n11984<5>1  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(_n11984)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(cache_state_FSM_FFd3_5192),
    .I2(cache_state_FSM_FFd2_5193),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_3083),
    .I2(cache_state_FSM_FFd3_5192),
    .I3(cache_state_FSM_FFd2_5193),
    .I4(litedramwishbone2native_state_FSM_FFd2_3082),
    .I5(new_master_rdata_valid4_1216),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(new_master_wdata_ready1_1214),
    .I1(litedramwishbone2native_state_FSM_FFd1_1350),
    .I2(cache_state_FSM_FFd2_5193),
    .I3(litedramwishbone2native_state_FSM_FFd3_3083),
    .I4(cache_state_FSM_FFd3_5192),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hFFFF4044 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(cache_state_FSM_FFd1_1349),
    .I1(litedramwishbone2native_state_FSM_FFd4_4044),
    .I2(cache_state_FSM_FFd3_5192),
    .I3(cache_state_FSM_FFd2_5193),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_4044),
    .I1(cache_state_FSM_FFd1_1349),
    .I2(cache_state_FSM_FFd2_5193),
    .I3(cache_state_FSM_FFd3_5192),
    .I4(litedramwishbone2native_state_FSM_FFd3_3083),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0220 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT21  (
    .I0(opsis_i2c_scl_i_1489),
    .I1(opsis_i2c_scl_r_937),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0220202020202000 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT41  (
    .I0(opsis_i2c_scl_i_1489),
    .I1(opsis_i2c_scl_r_937),
    .I2(opsis_i2c_counter[3]),
    .I3(opsis_i2c_counter[2]),
    .I4(opsis_i2c_counter[0]),
    .I5(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10434_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_port_cmd_ready3_6160),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n10434_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10421_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .O(_n10421_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10439_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .O(_n10439_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10457_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .O(_n10457_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10475_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .O(_n10475_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10493_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .O(_n10493_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine4_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine4_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine4_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10511_inv1 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .O(_n10511_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine5_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine5_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine5_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10529_inv1 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .O(_n10529_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine6_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine6_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine6_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10547_inv1 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .O(_n10547_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count)
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine7_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_twtpcon_count[2]),
    .I1(basesoc_sdram_bankmachine7_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine7_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_twtpcon_count2)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  _n119631 (
    .I0(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(_n11963)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  basesoc_csrbankarray_csrbank0_scratch0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1300),
    .I2(basesoc_csrbankarray_csrbank0_sel),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .O(basesoc_csrbankarray_csrbank0_scratch0_re)
  );
  LUT6 #(
    .INIT ( 64'h1444444444444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT51  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[2]),
    .I5(spiflash_counter[3]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result911  (
    .I0(\minerva_cpu/payload__src1$50 [17]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [17]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result91 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result811  (
    .I0(\minerva_cpu/payload__src1$50 [16]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [16]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result81 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result711  (
    .I0(\minerva_cpu/payload__src1$50 [15]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [15]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result71 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result611  (
    .I0(\minerva_cpu/payload__src1$50 [14]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [14]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result61 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result511  (
    .I0(\minerva_cpu/payload__src1$50 [13]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [13]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result51 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result411  (
    .I0(\minerva_cpu/payload__src1$50 [12]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [12]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result41 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result3211  (
    .I0(\minerva_cpu/payload__src1$50 [9]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [9]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result321 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result3111  (
    .I0(\minerva_cpu/payload__src1$50 [8]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [8]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result311 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result3011  (
    .I0(\minerva_cpu/payload__src1$50 [7]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [7]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result301 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result331  (
    .I0(\minerva_cpu/payload__src1$50 [11]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [11]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result33 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2911  (
    .I0(\minerva_cpu/payload__src1$50 [6]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [6]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result291 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2811  (
    .I0(\minerva_cpu/payload__src1$50 [5]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [5]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result281 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2511  (
    .I0(\minerva_cpu/payload__src1$50 [31]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [31]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result251 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2411  (
    .I0(\minerva_cpu/payload__src1$50 [30]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [30]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result241 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2211  (
    .I0(\minerva_cpu/payload__src1$50 [29]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [29]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result221 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2111  (
    .I0(\minerva_cpu/payload__src1$50 [28]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [28]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result211 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2011  (
    .I0(\minerva_cpu/payload__src1$50 [27]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [27]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result201 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result2101  (
    .I0(\minerva_cpu/payload__src1$50 [10]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [10]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result210 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1911  (
    .I0(\minerva_cpu/payload__src1$50 [26]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [26]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result191 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1811  (
    .I0(\minerva_cpu/payload__src1$50 [25]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [25]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result181 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1711  (
    .I0(\minerva_cpu/payload__src1$50 [24]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [24]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result171 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1611  (
    .I0(\minerva_cpu/payload__src1$50 [23]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [23]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result161 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1511  (
    .I0(\minerva_cpu/payload__src1$50 [22]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [22]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result151 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1411  (
    .I0(\minerva_cpu/payload__src1$50 [21]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [21]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result141 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1311  (
    .I0(\minerva_cpu/payload__src1$50 [20]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [20]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result131 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1121  (
    .I0(\minerva_cpu/payload__src1$50 [19]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [19]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result112 )
  );
  LUT6 #(
    .INIT ( 64'hF072B2B230121212 ))
  \minerva_cpu/logic/Mmux_$next\result1011  (
    .I0(\minerva_cpu/payload__src1$50 [18]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [18]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/logic/Mmux_$next\result101 )
  );
  LUT6 #(
    .INIT ( 64'hDD5D5D5588080800 ))
  \minerva_cpu/Mmux_$next\x_csr_result271  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/logic/Mmux_$next\result110 ),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [4]),
    .I4(\minerva_cpu/$164 [4]),
    .I5(\minerva_cpu/payload__src1$50 [4]),
    .O(\minerva_cpu/$next\x_csr_result [4])
  );
  LUT6 #(
    .INIT ( 64'hDD5D5D5588080800 ))
  \minerva_cpu/Mmux_$next\x_csr_result261  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/logic/Mmux_$next\result110 ),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [3]),
    .I4(\minerva_cpu/$164 [3]),
    .I5(\minerva_cpu/payload__src1$50 [3]),
    .O(\minerva_cpu/$next\x_csr_result [3])
  );
  LUT6 #(
    .INIT ( 64'hDD5D5D5588080800 ))
  \minerva_cpu/Mmux_$next\x_csr_result231  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/logic/Mmux_$next\result110 ),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [2]),
    .I4(\minerva_cpu/$164 [2]),
    .I5(\minerva_cpu/payload__src1$50 [2]),
    .O(\minerva_cpu/$next\x_csr_result [2])
  );
  LUT6 #(
    .INIT ( 64'hDD5D5D5588080800 ))
  \minerva_cpu/Mmux_$next\x_csr_result121  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/logic/Mmux_$next\result110 ),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [1]),
    .I4(\minerva_cpu/$164 [1]),
    .I5(\minerva_cpu/payload__src1$50 [1]),
    .O(\minerva_cpu/$next\x_csr_result [1])
  );
  LUT6 #(
    .INIT ( 64'hDD5D5D5588080800 ))
  \minerva_cpu/Mmux_$next\x_csr_result12  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/logic/Mmux_$next\result110 ),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [0]),
    .I4(\minerva_cpu/$164 [0]),
    .I5(\minerva_cpu/payload__src1$50 [0]),
    .O(\minerva_cpu/$next\x_csr_result [0])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result210  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [10]),
    .I4(\minerva_cpu/shifter/m_result$9 [21]),
    .I5(\minerva_cpu/payload__result$87 [10]),
    .O(\minerva_cpu/$next\m_result [10])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result33  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [11]),
    .I4(\minerva_cpu/shifter/m_result$9 [20]),
    .I5(\minerva_cpu/payload__result$87 [11]),
    .O(\minerva_cpu/$next\m_result [11])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result41  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [12]),
    .I4(\minerva_cpu/shifter/m_result$9 [19]),
    .I5(\minerva_cpu/payload__result$87 [12]),
    .O(\minerva_cpu/$next\m_result [12])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result51  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [13]),
    .I4(\minerva_cpu/shifter/m_result$9 [18]),
    .I5(\minerva_cpu/payload__result$87 [13]),
    .O(\minerva_cpu/$next\m_result [13])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result61  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [14]),
    .I4(\minerva_cpu/shifter/m_result$9 [17]),
    .I5(\minerva_cpu/payload__result$87 [14]),
    .O(\minerva_cpu/$next\m_result [14])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result71  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [15]),
    .I4(\minerva_cpu/shifter/m_result$9 [16]),
    .I5(\minerva_cpu/payload__result$87 [15]),
    .O(\minerva_cpu/$next\m_result [15])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result81  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [16]),
    .I4(\minerva_cpu/shifter/m_result$9 [15]),
    .I5(\minerva_cpu/payload__result$87 [16]),
    .O(\minerva_cpu/$next\m_result [16])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result91  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [17]),
    .I4(\minerva_cpu/shifter/m_result$9 [14]),
    .I5(\minerva_cpu/payload__result$87 [17]),
    .O(\minerva_cpu/$next\m_result [17])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result101  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [18]),
    .I4(\minerva_cpu/shifter/m_result$9 [13]),
    .I5(\minerva_cpu/payload__result$87 [18]),
    .O(\minerva_cpu/$next\m_result [18])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result111  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [19]),
    .I4(\minerva_cpu/shifter/m_result$9 [12]),
    .I5(\minerva_cpu/payload__result$87 [19]),
    .O(\minerva_cpu/$next\m_result [19])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result121  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [1]),
    .I4(\minerva_cpu/shifter/m_result$9 [30]),
    .I5(\minerva_cpu/payload__result$87 [1]),
    .O(\minerva_cpu/$next\m_result [1])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result131  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [20]),
    .I4(\minerva_cpu/shifter/m_result$9 [11]),
    .I5(\minerva_cpu/payload__result$87 [20]),
    .O(\minerva_cpu/$next\m_result [20])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result141  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [21]),
    .I4(\minerva_cpu/shifter/m_result$9 [10]),
    .I5(\minerva_cpu/payload__result$87 [21]),
    .O(\minerva_cpu/$next\m_result [21])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result151  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [22]),
    .I4(\minerva_cpu/shifter/m_result$9 [9]),
    .I5(\minerva_cpu/payload__result$87 [22]),
    .O(\minerva_cpu/$next\m_result [22])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result161  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [23]),
    .I4(\minerva_cpu/shifter/m_result$9 [8]),
    .I5(\minerva_cpu/payload__result$87 [23]),
    .O(\minerva_cpu/$next\m_result [23])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result171  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [24]),
    .I4(\minerva_cpu/shifter/m_result$9 [7]),
    .I5(\minerva_cpu/payload__result$87 [24]),
    .O(\minerva_cpu/$next\m_result [24])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result181  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [25]),
    .I4(\minerva_cpu/shifter/m_result$9 [6]),
    .I5(\minerva_cpu/payload__result$87 [25]),
    .O(\minerva_cpu/$next\m_result [25])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result191  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [26]),
    .I4(\minerva_cpu/shifter/m_result$9 [5]),
    .I5(\minerva_cpu/payload__result$87 [26]),
    .O(\minerva_cpu/$next\m_result [26])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result201  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [27]),
    .I4(\minerva_cpu/shifter/m_result$9 [4]),
    .I5(\minerva_cpu/payload__result$87 [27]),
    .O(\minerva_cpu/$next\m_result [27])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result211  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [28]),
    .I4(\minerva_cpu/shifter/m_result$9 [3]),
    .I5(\minerva_cpu/payload__result$87 [28]),
    .O(\minerva_cpu/$next\m_result [28])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result221  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [29]),
    .I4(\minerva_cpu/shifter/m_result$9 [2]),
    .I5(\minerva_cpu/payload__result$87 [29]),
    .O(\minerva_cpu/$next\m_result [29])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result231  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [2]),
    .I4(\minerva_cpu/shifter/m_result$9 [29]),
    .I5(\minerva_cpu/payload__result$87 [2]),
    .O(\minerva_cpu/$next\m_result [2])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result241  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [30]),
    .I4(\minerva_cpu/shifter/m_result$9 [1]),
    .I5(\minerva_cpu/payload__result$87 [30]),
    .O(\minerva_cpu/$next\m_result [30])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result251  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [31]),
    .I4(\minerva_cpu/shifter/m_result$9 [0]),
    .I5(\minerva_cpu/payload__result$87 [31]),
    .O(\minerva_cpu/$next\m_result [31])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result261  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [3]),
    .I4(\minerva_cpu/shifter/m_result$9 [28]),
    .I5(\minerva_cpu/payload__result$87 [3]),
    .O(\minerva_cpu/$next\m_result [3])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result271  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [4]),
    .I4(\minerva_cpu/shifter/m_result$9 [27]),
    .I5(\minerva_cpu/payload__result$87 [4]),
    .O(\minerva_cpu/$next\m_result [4])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result281  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [5]),
    .I4(\minerva_cpu/shifter/m_result$9 [26]),
    .I5(\minerva_cpu/payload__result$87 [5]),
    .O(\minerva_cpu/$next\m_result [5])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result291  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [6]),
    .I4(\minerva_cpu/shifter/m_result$9 [25]),
    .I5(\minerva_cpu/payload__result$87 [6]),
    .O(\minerva_cpu/$next\m_result [6])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result301  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [7]),
    .I4(\minerva_cpu/shifter/m_result$9 [24]),
    .I5(\minerva_cpu/payload__result$87 [7]),
    .O(\minerva_cpu/$next\m_result [7])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result311  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [8]),
    .I4(\minerva_cpu/shifter/m_result$9 [23]),
    .I5(\minerva_cpu/payload__result$87 [8]),
    .O(\minerva_cpu/$next\m_result [8])
  );
  LUT6 #(
    .INIT ( 64'h5515511144044000 ))
  \minerva_cpu/Mmux_$next\m_result321  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [9]),
    .I4(\minerva_cpu/shifter/m_result$9 [22]),
    .I5(\minerva_cpu/payload__result$87 [9]),
    .O(\minerva_cpu/$next\m_result [9])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \minerva_cpu/logic/Mmux_$next\result1101  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .O(\minerva_cpu/logic/Mmux_$next\result110 )
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux1061  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [16]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [16]),
    .O(\minerva_cpu/$next\w_result [16])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux1071  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [17]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [17]),
    .O(\minerva_cpu/$next\w_result [17])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux1081  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [18]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [18]),
    .O(\minerva_cpu/$next\w_result [18])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux1091  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [19]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [19]),
    .O(\minerva_cpu/$next\w_result [19])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux10122  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [20]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [20]),
    .O(\minerva_cpu/$next\w_result [20])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux10131  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [21]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [21]),
    .O(\minerva_cpu/$next\w_result [21])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux10141  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [22]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [22]),
    .O(\minerva_cpu/$next\w_result [22])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux10161  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [24]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [24]),
    .O(\minerva_cpu/$next\w_result [24])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux10171  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [25]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [25]),
    .O(\minerva_cpu/$next\w_result [25])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux10181  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [26]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [26]),
    .O(\minerva_cpu/$next\w_result [26])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux10191  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [27]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [27]),
    .O(\minerva_cpu/$next\w_result [27])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux101101  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [28]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [28]),
    .O(\minerva_cpu/$next\w_result [28])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux101111  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [29]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [29]),
    .O(\minerva_cpu/$next\w_result [29])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux101131  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [30]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [30]),
    .O(\minerva_cpu/$next\w_result [30])
  );
  LUT5 #(
    .INIT ( 32'hFFD5AA80 ))
  \minerva_cpu/mux101141  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/payload__load_data$123 [31]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 ),
    .I4(\minerva_cpu/payload__result$118 [31]),
    .O(\minerva_cpu/$next\w_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$166251  (
    .I0(\minerva_cpu/payload__store$57_7130 ),
    .I1(\minerva_cpu/payload__src2$51 [31]),
    .I2(\minerva_cpu/payload__immediate$52 [31]),
    .O(\minerva_cpu/$166 [31])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \minerva_cpu/m/$211  (
    .I0(\minerva_cpu/fetch/ibus__stb_490 ),
    .I1(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(\minerva_cpu/m_stall )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \minerva_cpu/$1351  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/payload__mret$109_7299 ),
    .I2(\minerva_cpu/payload__branch_taken$106_7301 ),
    .O(\minerva_cpu/$135 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/$2851  (
    .I0(\minerva_cpu/$209 ),
    .I1(\minerva_cpu/f_valid$10 ),
    .I2(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/$285 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/$2791  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/$195 ),
    .I2(\minerva_cpu/payload__rd_we$48_7071 ),
    .O(\minerva_cpu/$279 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/$2661  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/$183 ),
    .I2(\minerva_cpu/payload__rd_we$48_7071 ),
    .O(\minerva_cpu/$266 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/$2811  (
    .I0(\minerva_cpu/x/valid$1_7368 ),
    .I1(\minerva_cpu/$199 ),
    .I2(\minerva_cpu/payload__rd_we$84_7290 ),
    .O(\minerva_cpu/$281 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/$2681  (
    .I0(\minerva_cpu/x/valid$1_7368 ),
    .I1(\minerva_cpu/$187 ),
    .I2(\minerva_cpu/payload__rd_we$84_7290 ),
    .O(\minerva_cpu/$268 )
  );
  LUT3 #(
    .INIT ( 8'h8F ))
  \minerva_cpu/exception/$491  (
    .I0(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I1(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .O(\minerva_cpu/f_x_raise )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \minerva_cpu/exception/trap_pe/$111  (
    .I0(\minerva_cpu/payload__misaligned_fetch$45_7059 ),
    .I1(\minerva_cpu/payload__bus_error$74_7060 ),
    .I2(\minerva_cpu/payload__illegal$78_7155 ),
    .I3(\minerva_cpu/payload__ebreak$76_7153 ),
    .O(\minerva_cpu/exception/trap_pe/$11 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \minerva_cpu/fetch/$1/$11  (
    .I0(\minerva_cpu/predict_d_branch_taken ),
    .I1(\minerva_cpu/d_valid$14 ),
    .O(\minerva_cpu/fetch/$1/$1 )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [0]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT121  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [1]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [1]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT231  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [2]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT261  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [3]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT271  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [4]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [4]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT281  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [5]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [5]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT291  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [6]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [6]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAABABABA00101010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT301  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__src2$51 [7]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [7]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hBABEBABF10141015 ))
  \minerva_cpu/loadstore/Mmux_$38_dbus__sel[3]_select_60_OUT11  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/adder_result[1] ),
    .I4(\minerva_cpu/adder_result[0] ),
    .I5(\minerva_cpu/loadstore/dbus__sel [0]),
    .O(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hBABFBABE10151014 ))
  \minerva_cpu/loadstore/Mmux_$38_dbus__sel[3]_select_60_OUT21  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/adder_result[1] ),
    .I4(\minerva_cpu/adder_result[0] ),
    .I5(\minerva_cpu/loadstore/dbus__sel [1]),
    .O(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hBEBABFBA14101510 ))
  \minerva_cpu/loadstore/Mmux_$38_dbus__sel[3]_select_60_OUT31  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/adder_result[1] ),
    .I4(\minerva_cpu/adder_result[0] ),
    .I5(\minerva_cpu/loadstore/dbus__sel [2]),
    .O(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hBFBABEBA15101410 ))
  \minerva_cpu/loadstore/Mmux_$38_dbus__sel[3]_select_60_OUT41  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/adder_result[1] ),
    .I4(\minerva_cpu/adder_result[0] ),
    .I5(\minerva_cpu/loadstore/dbus__sel [3]),
    .O(\minerva_cpu/loadstore/$38_dbus__sel[3]_select_60_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFBA3332CC980010 ))
  \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result1611  (
    .I0(\minerva_cpu/payload__result$118 [0]),
    .I1(\minerva_cpu/payload__result$118 [1]),
    .I2(\minerva_cpu/payload__load_data$123 [7]),
    .I3(\minerva_cpu/payload__load_mask$122 [0]),
    .I4(\minerva_cpu/payload__load_data$123 [31]),
    .I5(\minerva_cpu/payload__load_data$123 [15]),
    .O(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result161 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result21111  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__load_mask$122 [2]),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .O(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 )
  );
  LUT4 #(
    .INIT ( 16'h1110 ))
  \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result1021  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [2]),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result161 ),
    .I3(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result1631 ),
    .O(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result102 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result16311  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [1]),
    .I2(\minerva_cpu/payload__result$118 [0]),
    .I3(\minerva_cpu/payload__load_data$123 [23]),
    .O(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result1631 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh881  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh28 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh24 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh88 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \minerva_cpu/shifter/Sh871  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/shifter/$3 ),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh27 ),
    .I4(\minerva_cpu/shifter/Sh831 ),
    .O(\minerva_cpu/shifter/Sh87 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \minerva_cpu/shifter/Sh861  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/shifter/$3 ),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh26 ),
    .I4(\minerva_cpu/shifter/Sh821 ),
    .O(\minerva_cpu/shifter/Sh86 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \minerva_cpu/shifter/Sh851  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/shifter/$3 ),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh25 ),
    .I4(\minerva_cpu/shifter/Sh811 ),
    .O(\minerva_cpu/shifter/Sh85 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \minerva_cpu/shifter/Sh841  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/shifter/$3 ),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh24 ),
    .I4(\minerva_cpu/shifter/Sh801 ),
    .O(\minerva_cpu/shifter/Sh84 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2811  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [29]),
    .I3(\minerva_cpu/payload__src1$50 [31]),
    .I4(\minerva_cpu/payload__src1$50 [0]),
    .I5(\minerva_cpu/payload__src1$50 [2]),
    .O(\minerva_cpu/shifter/Sh281_8147 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2101  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [3]),
    .I3(\minerva_cpu/payload__src1$50 [5]),
    .I4(\minerva_cpu/payload__src1$50 [26]),
    .I5(\minerva_cpu/payload__src1$50 [28]),
    .O(\minerva_cpu/shifter/Sh210 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1101  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [1]),
    .I3(\minerva_cpu/payload__src1$50 [3]),
    .I4(\minerva_cpu/payload__src1$50 [28]),
    .I5(\minerva_cpu/payload__src1$50 [30]),
    .O(\minerva_cpu/shifter/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1111  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [2]),
    .I3(\minerva_cpu/payload__src1$50 [4]),
    .I4(\minerva_cpu/payload__src1$50 [27]),
    .I5(\minerva_cpu/payload__src1$50 [29]),
    .O(\minerva_cpu/shifter/Sh111 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \minerva_cpu/shifter/Sh1591  (
    .I0(\minerva_cpu/shifter/$3 ),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/payload__src2$51 [4]),
    .I4(\minerva_cpu/shifter/Sh31 ),
    .O(\minerva_cpu/shifter/Sh159 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \minerva_cpu/shifter/Sh1581  (
    .I0(\minerva_cpu/shifter/$3 ),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/payload__src2$51 [4]),
    .I4(\minerva_cpu/shifter/Sh30_8200 ),
    .O(\minerva_cpu/shifter/Sh158 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh411  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [5]),
    .I3(\minerva_cpu/payload__src1$50 [7]),
    .I4(\minerva_cpu/payload__src1$50 [24]),
    .I5(\minerva_cpu/payload__src1$50 [26]),
    .O(\minerva_cpu/shifter/Sh41 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh611  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [7]),
    .I3(\minerva_cpu/payload__src1$50 [9]),
    .I4(\minerva_cpu/payload__src1$50 [22]),
    .I5(\minerva_cpu/payload__src1$50 [24]),
    .O(\minerva_cpu/shifter/Sh61 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh321  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [4]),
    .I3(\minerva_cpu/payload__src1$50 [6]),
    .I4(\minerva_cpu/payload__src1$50 [25]),
    .I5(\minerva_cpu/payload__src1$50 [27]),
    .O(\minerva_cpu/shifter/Sh32 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh511  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [6]),
    .I3(\minerva_cpu/payload__src1$50 [8]),
    .I4(\minerva_cpu/payload__src1$50 [23]),
    .I5(\minerva_cpu/payload__src1$50 [25]),
    .O(\minerva_cpu/shifter/Sh51 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \minerva_cpu/shifter/Sh1571  (
    .I0(\minerva_cpu/shifter/$3 ),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/payload__src2$51 [4]),
    .I4(\minerva_cpu/shifter/Sh29 ),
    .O(\minerva_cpu/shifter/Sh157 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \minerva_cpu/shifter/Sh1561  (
    .I0(\minerva_cpu/shifter/$3 ),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/payload__src2$51 [4]),
    .I4(\minerva_cpu/shifter/Sh28 ),
    .O(\minerva_cpu/shifter/Sh156 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/shifter/Sh1551  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh27 ),
    .I4(\minerva_cpu/shifter/Sh31 ),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh155 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/shifter/Sh1541  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh26 ),
    .I4(\minerva_cpu/shifter/Sh30_8200 ),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh154 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh6911  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh102 ),
    .I3(\minerva_cpu/shifter/Sh171 ),
    .I4(\minerva_cpu/shifter/Sh161 ),
    .I5(\minerva_cpu/shifter/Sh810 ),
    .O(\minerva_cpu/shifter/Sh691 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/shifter/Sh1531  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh25 ),
    .I4(\minerva_cpu/shifter/Sh29 ),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh153 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh6811  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh810 ),
    .I3(\minerva_cpu/shifter/Sh161 ),
    .I4(\minerva_cpu/shifter/Sh1510 ),
    .I5(\minerva_cpu/shifter/Sh710 ),
    .O(\minerva_cpu/shifter/Sh681 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh7511  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh1510 ),
    .I3(\minerva_cpu/shifter/Sh231 ),
    .I4(\minerva_cpu/shifter/Sh221 ),
    .I5(\minerva_cpu/shifter/Sh1410 ),
    .O(\minerva_cpu/shifter/Sh751 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh6711  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh710 ),
    .I3(\minerva_cpu/shifter/Sh1510 ),
    .I4(\minerva_cpu/shifter/Sh1410 ),
    .I5(\minerva_cpu/shifter/Sh61 ),
    .O(\minerva_cpu/shifter/Sh671 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh7411  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh1410 ),
    .I3(\minerva_cpu/shifter/Sh221 ),
    .I4(\minerva_cpu/shifter/Sh211 ),
    .I5(\minerva_cpu/shifter/Sh1310 ),
    .O(\minerva_cpu/shifter/Sh741 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh6611  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh61 ),
    .I3(\minerva_cpu/shifter/Sh1410 ),
    .I4(\minerva_cpu/shifter/Sh1310 ),
    .I5(\minerva_cpu/shifter/Sh51 ),
    .O(\minerva_cpu/shifter/Sh661 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh7311  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh1310 ),
    .I3(\minerva_cpu/shifter/Sh211 ),
    .I4(\minerva_cpu/shifter/Sh201 ),
    .I5(\minerva_cpu/shifter/Sh121 ),
    .O(\minerva_cpu/shifter/Sh731 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh6511  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh51 ),
    .I3(\minerva_cpu/shifter/Sh1310 ),
    .I4(\minerva_cpu/shifter/Sh121 ),
    .I5(\minerva_cpu/shifter/Sh41 ),
    .O(\minerva_cpu/shifter/Sh651 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh7211  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh121 ),
    .I3(\minerva_cpu/shifter/Sh201 ),
    .I4(\minerva_cpu/shifter/Sh191 ),
    .I5(\minerva_cpu/shifter/Sh112 ),
    .O(\minerva_cpu/shifter/Sh721 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh6411  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh41 ),
    .I3(\minerva_cpu/shifter/Sh121 ),
    .I4(\minerva_cpu/shifter/Sh112 ),
    .I5(\minerva_cpu/shifter/Sh32 ),
    .O(\minerva_cpu/shifter/Sh641 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh7111  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh112 ),
    .I3(\minerva_cpu/shifter/Sh191 ),
    .I4(\minerva_cpu/shifter/Sh181 ),
    .I5(\minerva_cpu/shifter/Sh101 ),
    .O(\minerva_cpu/shifter/Sh711 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh7011  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh101 ),
    .I3(\minerva_cpu/shifter/Sh181 ),
    .I4(\minerva_cpu/shifter/Sh171 ),
    .I5(\minerva_cpu/shifter/Sh102 ),
    .O(\minerva_cpu/shifter/Sh701 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1211  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [13]),
    .I3(\minerva_cpu/payload__src1$50 [15]),
    .I4(\minerva_cpu/payload__src1$50 [16]),
    .I5(\minerva_cpu/payload__src1$50 [18]),
    .O(\minerva_cpu/shifter/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh14101  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [15]),
    .I3(\minerva_cpu/payload__src1$50 [17]),
    .I4(\minerva_cpu/payload__src1$50 [14]),
    .I5(\minerva_cpu/payload__src1$50 [16]),
    .O(\minerva_cpu/shifter/Sh1410 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1121  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [12]),
    .I3(\minerva_cpu/payload__src1$50 [14]),
    .I4(\minerva_cpu/payload__src1$50 [17]),
    .I5(\minerva_cpu/payload__src1$50 [19]),
    .O(\minerva_cpu/shifter/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh13101  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [14]),
    .I3(\minerva_cpu/payload__src1$50 [16]),
    .I4(\minerva_cpu/payload__src1$50 [15]),
    .I5(\minerva_cpu/payload__src1$50 [17]),
    .O(\minerva_cpu/shifter/Sh1310 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1011  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [11]),
    .I3(\minerva_cpu/payload__src1$50 [13]),
    .I4(\minerva_cpu/payload__src1$50 [18]),
    .I5(\minerva_cpu/payload__src1$50 [20]),
    .O(\minerva_cpu/shifter/Sh101 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1021  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [10]),
    .I3(\minerva_cpu/payload__src1$50 [12]),
    .I4(\minerva_cpu/payload__src1$50 [19]),
    .I5(\minerva_cpu/payload__src1$50 [21]),
    .O(\minerva_cpu/shifter/Sh102 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh8101  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [9]),
    .I3(\minerva_cpu/payload__src1$50 [11]),
    .I4(\minerva_cpu/payload__src1$50 [20]),
    .I5(\minerva_cpu/payload__src1$50 [22]),
    .O(\minerva_cpu/shifter/Sh810 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh7101  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [8]),
    .I3(\minerva_cpu/payload__src1$50 [10]),
    .I4(\minerva_cpu/payload__src1$50 [21]),
    .I5(\minerva_cpu/payload__src1$50 [23]),
    .O(\minerva_cpu/shifter/Sh710 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1471  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh831 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh791 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh147 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1461  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh821 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh781 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh146 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1451  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh811 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh771 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh145 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1441  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh801 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh761 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh144 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh8311  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh231 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh221 ),
    .I4(\minerva_cpu/shifter/Sh31 ),
    .O(\minerva_cpu/shifter/Sh831 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh8211  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh221 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh211 ),
    .I4(\minerva_cpu/shifter/Sh30_8200 ),
    .O(\minerva_cpu/shifter/Sh821 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh8111  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh211 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh201 ),
    .I4(\minerva_cpu/shifter/Sh29 ),
    .O(\minerva_cpu/shifter/Sh811 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh8011  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh201 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh191 ),
    .I4(\minerva_cpu/shifter/Sh28 ),
    .O(\minerva_cpu/shifter/Sh801 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh7911  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh191 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh181 ),
    .I4(\minerva_cpu/shifter/Sh27 ),
    .O(\minerva_cpu/shifter/Sh791 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh7811  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh181 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh171 ),
    .I4(\minerva_cpu/shifter/Sh26 ),
    .O(\minerva_cpu/shifter/Sh781 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh7711  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh171 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh161 ),
    .I4(\minerva_cpu/shifter/Sh25 ),
    .O(\minerva_cpu/shifter/Sh771 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh7611  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh161 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh1510 ),
    .I4(\minerva_cpu/shifter/Sh24 ),
    .O(\minerva_cpu/shifter/Sh761 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1611  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [17]),
    .I3(\minerva_cpu/payload__src1$50 [19]),
    .I4(\minerva_cpu/payload__src1$50 [12]),
    .I5(\minerva_cpu/payload__src1$50 [14]),
    .O(\minerva_cpu/shifter/Sh161 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh15101  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [16]),
    .I3(\minerva_cpu/payload__src1$50 [18]),
    .I4(\minerva_cpu/payload__src1$50 [13]),
    .I5(\minerva_cpu/payload__src1$50 [15]),
    .O(\minerva_cpu/shifter/Sh1510 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2611  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [27]),
    .I3(\minerva_cpu/payload__src1$50 [29]),
    .I4(\minerva_cpu/payload__src1$50 [2]),
    .I5(\minerva_cpu/payload__src1$50 [4]),
    .O(\minerva_cpu/shifter/Sh261_8148 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2511  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [26]),
    .I3(\minerva_cpu/payload__src1$50 [28]),
    .I4(\minerva_cpu/payload__src1$50 [3]),
    .I5(\minerva_cpu/payload__src1$50 [5]),
    .O(\minerva_cpu/shifter/Sh251_8125 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh2711  (
    .I0(\minerva_cpu/payload__src2$51 [1]),
    .I1(\minerva_cpu/payload__src1$50 [28]),
    .I2(\minerva_cpu/payload__direction$63_7135 ),
    .I3(\minerva_cpu/payload__src1$50 [3]),
    .I4(\minerva_cpu/shifter/$1 [30]),
    .O(\minerva_cpu/shifter/Sh271_8124 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2411  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [25]),
    .I3(\minerva_cpu/payload__src1$50 [27]),
    .I4(\minerva_cpu/payload__src1$50 [4]),
    .I5(\minerva_cpu/payload__src1$50 [6]),
    .O(\minerva_cpu/shifter/Sh241_8149 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2311  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [24]),
    .I3(\minerva_cpu/payload__src1$50 [26]),
    .I4(\minerva_cpu/payload__src1$50 [5]),
    .I5(\minerva_cpu/payload__src1$50 [7]),
    .O(\minerva_cpu/shifter/Sh231 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2211  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [23]),
    .I3(\minerva_cpu/payload__src1$50 [25]),
    .I4(\minerva_cpu/payload__src1$50 [6]),
    .I5(\minerva_cpu/payload__src1$50 [8]),
    .O(\minerva_cpu/shifter/Sh221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2111  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [22]),
    .I3(\minerva_cpu/payload__src1$50 [24]),
    .I4(\minerva_cpu/payload__src1$50 [7]),
    .I5(\minerva_cpu/payload__src1$50 [9]),
    .O(\minerva_cpu/shifter/Sh211 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh2011  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [21]),
    .I3(\minerva_cpu/payload__src1$50 [23]),
    .I4(\minerva_cpu/payload__src1$50 [8]),
    .I5(\minerva_cpu/payload__src1$50 [10]),
    .O(\minerva_cpu/shifter/Sh201 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1911  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [20]),
    .I3(\minerva_cpu/payload__src1$50 [22]),
    .I4(\minerva_cpu/payload__src1$50 [9]),
    .I5(\minerva_cpu/payload__src1$50 [11]),
    .O(\minerva_cpu/shifter/Sh191 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1811  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [19]),
    .I3(\minerva_cpu/payload__src1$50 [21]),
    .I4(\minerva_cpu/payload__src1$50 [10]),
    .I5(\minerva_cpu/payload__src1$50 [12]),
    .O(\minerva_cpu/shifter/Sh181 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1711  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [18]),
    .I3(\minerva_cpu/payload__src1$50 [20]),
    .I4(\minerva_cpu/payload__src1$50 [11]),
    .I5(\minerva_cpu/payload__src1$50 [13]),
    .O(\minerva_cpu/shifter/Sh171 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \minerva_cpu/shifter/Sh291  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/shifter/$3 ),
    .I2(\minerva_cpu/payload__src2$51 [1]),
    .I3(\minerva_cpu/shifter/$1 [30]),
    .I4(\minerva_cpu/shifter/Sh281_8147 ),
    .O(\minerva_cpu/shifter/Sh29 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1361  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh721 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh681 ),
    .I4(\minerva_cpu/shifter/Sh88 ),
    .O(\minerva_cpu/shifter/Sh136 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1351  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh711 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh671 ),
    .I4(\minerva_cpu/shifter/Sh87 ),
    .O(\minerva_cpu/shifter/Sh135 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1341  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh701 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh661 ),
    .I4(\minerva_cpu/shifter/Sh86 ),
    .O(\minerva_cpu/shifter/Sh134 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1331  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh691 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh651 ),
    .I4(\minerva_cpu/shifter/Sh85 ),
    .O(\minerva_cpu/shifter/Sh133 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh1321  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh681 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh641 ),
    .I4(\minerva_cpu/shifter/Sh84 ),
    .O(\minerva_cpu/shifter/Sh132 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/shifter/Sh281  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/shifter/Sh271_8124 ),
    .I2(\minerva_cpu/shifter/Sh281_8147 ),
    .O(\minerva_cpu/shifter/Sh28 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/shifter/Sh271  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/shifter/Sh261_8148 ),
    .I2(\minerva_cpu/shifter/Sh271_8124 ),
    .O(\minerva_cpu/shifter/Sh27 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/shifter/Sh261  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/shifter/Sh251_8125 ),
    .I2(\minerva_cpu/shifter/Sh261_8148 ),
    .O(\minerva_cpu/shifter/Sh26 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/shifter/Sh251  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/shifter/Sh241_8149 ),
    .I2(\minerva_cpu/shifter/Sh251_8125 ),
    .O(\minerva_cpu/shifter/Sh25 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/shifter/Sh241  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/shifter/Sh231 ),
    .I2(\minerva_cpu/shifter/Sh241_8149 ),
    .O(\minerva_cpu/shifter/Sh24 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/shifter/Mmux_$311  (
    .I0(\minerva_cpu/payload__src1$50 [31]),
    .I1(\minerva_cpu/payload__direction$63_7135 ),
    .I2(\minerva_cpu/payload__sext$64_7136 ),
    .O(\minerva_cpu/shifter/$3 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/shifter/Mmux_$1241  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src1$50 [1]),
    .I2(\minerva_cpu/payload__src1$50 [30]),
    .O(\minerva_cpu/shifter/$1 [30])
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>11  (
    .I0(\minerva_cpu/payload__csr_adr$71[1] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>11 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/payload__csr_adr$71[0] ),
    .I4(\minerva_cpu/payload__csr_adr$71[5] ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>21  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>11 ),
    .I1(\minerva_cpu/payload__csr_adr$71[0] ),
    .I2(\minerva_cpu/payload__csr_adr$71[1] ),
    .I3(\minerva_cpu/payload__csr_adr$71[4] ),
    .I4(\minerva_cpu/payload__csr_adr$71[5] ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/$next\port__data$3<2>211  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .O(\minerva_cpu/csrf/$next\port__data$3<2>21 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/csrf/$next\port__data$3<1>31  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .O(\minerva_cpu/csrf/$next\port__data$3<1>3 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/csrf/$next\port__data$3<1>211  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[21] ),
    .O(\minerva_cpu/csrf/$next\port__data$3<1>21 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_83_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_83_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_70_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_70_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>12  (
    .I0(\minerva_cpu/payload__csr_adr$71[0] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>11 ),
    .I2(\minerva_cpu/payload__csr_adr$71[1] ),
    .I3(\minerva_cpu/payload__csr_adr$71[5] ),
    .I4(\minerva_cpu/payload__csr_adr$71[2] ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>111  (
    .I0(\minerva_cpu/payload__immediate$52 [9]),
    .I1(\minerva_cpu/payload__immediate$52 [10]),
    .I2(\minerva_cpu/payload__immediate$52 [8]),
    .I3(\minerva_cpu/payload__csr_adr$71[11] ),
    .I4(\minerva_cpu/payload__csr_adr$71[7] ),
    .I5(\minerva_cpu/payload__csr_adr$71[3] ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>11 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_78_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_78_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_120_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_120_o )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1  (
    .I0(\minerva_cpu/payload__csr_adr$71[4] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/$next\result<31>1  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [31]),
    .I2(\minerva_cpu/adder/$1 [31]),
    .O(\minerva_cpu/adder_result[31] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\carry11  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/Madd_n0025_cy [31]),
    .I2(\minerva_cpu/adder/$1 [32]),
    .O(\minerva_cpu/adder_carry )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result110  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [0]),
    .I2(\minerva_cpu/adder/$1 [0]),
    .O(\minerva_cpu/adder_result[0] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result25  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [10]),
    .I2(\minerva_cpu/adder/$1 [10]),
    .O(\minerva_cpu/adder_result[10] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result33  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [11]),
    .I2(\minerva_cpu/adder/$1 [11]),
    .O(\minerva_cpu/adder_result[11] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result41  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [12]),
    .I2(\minerva_cpu/adder/$1 [12]),
    .O(\minerva_cpu/adder_result[12] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result51  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [13]),
    .I2(\minerva_cpu/adder/$1 [13]),
    .O(\minerva_cpu/adder_result[13] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result61  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [14]),
    .I2(\minerva_cpu/adder/$1 [14]),
    .O(\minerva_cpu/adder_result[14] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result71  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [15]),
    .I2(\minerva_cpu/adder/$1 [15]),
    .O(\minerva_cpu/adder_result[15] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result81  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [16]),
    .I2(\minerva_cpu/adder/$1 [16]),
    .O(\minerva_cpu/adder_result[16] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result91  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [17]),
    .I2(\minerva_cpu/adder/$1 [17]),
    .O(\minerva_cpu/adder_result[17] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result101  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [18]),
    .I2(\minerva_cpu/adder/$1 [18]),
    .O(\minerva_cpu/adder_result[18] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result111  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [19]),
    .I2(\minerva_cpu/adder/$1 [19]),
    .O(\minerva_cpu/adder_result[19] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result121  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [1]),
    .I2(\minerva_cpu/adder/$1 [1]),
    .O(\minerva_cpu/adder_result[1] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result131  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [20]),
    .I2(\minerva_cpu/adder/$1 [20]),
    .O(\minerva_cpu/adder_result[20] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result141  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [21]),
    .I2(\minerva_cpu/adder/$1 [21]),
    .O(\minerva_cpu/adder_result[21] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result151  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [22]),
    .I2(\minerva_cpu/adder/$1 [22]),
    .O(\minerva_cpu/adder_result[22] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result161  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [23]),
    .I2(\minerva_cpu/adder/$1 [23]),
    .O(\minerva_cpu/adder_result[23] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result171  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [24]),
    .I2(\minerva_cpu/adder/$1 [24]),
    .O(\minerva_cpu/adder_result[24] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result181  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [25]),
    .I2(\minerva_cpu/adder/$1 [25]),
    .O(\minerva_cpu/adder_result[25] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result191  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [26]),
    .I2(\minerva_cpu/adder/$1 [26]),
    .O(\minerva_cpu/adder_result[26] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result201  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [27]),
    .I2(\minerva_cpu/adder/$1 [27]),
    .O(\minerva_cpu/adder_result[27] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result211  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [28]),
    .I2(\minerva_cpu/adder/$1 [28]),
    .O(\minerva_cpu/adder_result[28] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result221  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [29]),
    .I2(\minerva_cpu/adder/$1 [29]),
    .O(\minerva_cpu/adder_result[29] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result231  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [2]),
    .I2(\minerva_cpu/adder/$1 [2]),
    .O(\minerva_cpu/adder_result[2] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result241  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [30]),
    .I2(\minerva_cpu/adder/$1 [30]),
    .O(\minerva_cpu/adder_result[30] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result281  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [5]),
    .I2(\minerva_cpu/adder/$1 [5]),
    .O(\minerva_cpu/adder_result[5] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result291  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [6]),
    .I2(\minerva_cpu/adder/$1 [6]),
    .O(\minerva_cpu/adder_result[6] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result301  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [7]),
    .I2(\minerva_cpu/adder/$1 [7]),
    .O(\minerva_cpu/adder_result[7] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result311  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [8]),
    .I2(\minerva_cpu/adder/$1 [8]),
    .O(\minerva_cpu/adder_result[8] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/adder/Mmux_$next\result321  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/n0025 [9]),
    .I2(\minerva_cpu/adder/$1 [9]),
    .O(\minerva_cpu/adder_result[9] )
  );
  LUT5 #(
    .INIT ( 32'h80888A88 ))
  \minerva_cpu/decoder/Mmux_$next\immediate210  (
    .I0(\minerva_cpu/payload__instruction$40[30] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/decoder_immediate [10])
  );
  LUT5 #(
    .INIT ( 32'h80888A88 ))
  \minerva_cpu/decoder/Mmux_$next\immediate281  (
    .I0(\minerva_cpu/payload__instruction$40[25] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/decoder_immediate [5])
  );
  LUT5 #(
    .INIT ( 32'h80888A88 ))
  \minerva_cpu/decoder/Mmux_$next\immediate291  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/decoder_immediate [6])
  );
  LUT5 #(
    .INIT ( 32'h80888A88 ))
  \minerva_cpu/decoder/Mmux_$next\immediate301  (
    .I0(\minerva_cpu/payload__instruction$40[27] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/decoder_immediate [7])
  );
  LUT5 #(
    .INIT ( 32'h80888A88 ))
  \minerva_cpu/decoder/Mmux_$next\immediate311  (
    .I0(\minerva_cpu/csrf_port__addr[8] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/decoder_immediate [8])
  );
  LUT5 #(
    .INIT ( 32'h80888A88 ))
  \minerva_cpu/decoder/Mmux_$next\immediate321  (
    .I0(\minerva_cpu/payload__instruction$40[29] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/decoder_immediate [9])
  );
  LUT6 #(
    .INIT ( 64'h80888F8880888088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate271  (
    .I0(\minerva_cpu/decoder/$next\fmt[0] ),
    .I1(\minerva_cpu/payload__instruction$40[24] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .I5(\minerva_cpu/payload__instruction$40[11] ),
    .O(\minerva_cpu/decoder_immediate [4])
  );
  LUT6 #(
    .INIT ( 64'h80888F8880888088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate261  (
    .I0(\minerva_cpu/decoder/$next\fmt[0] ),
    .I1(\minerva_cpu/payload__instruction$40[23] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .I5(\minerva_cpu/payload__instruction$40[10] ),
    .O(\minerva_cpu/decoder_immediate [3])
  );
  LUT6 #(
    .INIT ( 64'h80888F8880888088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate231  (
    .I0(\minerva_cpu/decoder/$next\fmt[0] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .I5(\minerva_cpu/payload__instruction$40[9] ),
    .O(\minerva_cpu/decoder_immediate [2])
  );
  LUT6 #(
    .INIT ( 64'h80888F8880888088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate121  (
    .I0(\minerva_cpu/decoder/$next\fmt[0] ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/$next\fmt[2] ),
    .I5(\minerva_cpu/payload__instruction$40[8] ),
    .O(\minerva_cpu/decoder_immediate [1])
  );
  LUT5 #(
    .INIT ( 32'h08200020 ))
  \minerva_cpu/decoder/$next\fmt<1>1  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[3] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[5] ),
    .O(\minerva_cpu/decoder/$next\fmt[2] )
  );
  LUT6 #(
    .INIT ( 64'h2000200020000000 ))
  \minerva_cpu/decoder/$4011  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[4] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/decoder/$103 ),
    .I5(\minerva_cpu/payload__instruction$40[3] ),
    .O(\minerva_cpu/decoder_jump )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \minerva_cpu/decoder/$187<6>11  (
    .I0(\minerva_cpu/payload__instruction$40[29] ),
    .I1(\minerva_cpu/csrf_port__addr[8] ),
    .I2(\minerva_cpu/payload__instruction$40[31] ),
    .I3(\minerva_cpu/payload__instruction$40[27] ),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/payload__instruction$40[25] ),
    .O(\minerva_cpu/decoder/$187<6>1 )
  );
  LUT5 #(
    .INIT ( 32'h20027005 ))
  \minerva_cpu/decoder/$next\fmt<3>1  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[4] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .O(\minerva_cpu/decoder/$next\fmt[0] )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \minerva_cpu/decoder/$5931  (
    .I0(\minerva_cpu/payload__instruction$40[29] ),
    .I1(\minerva_cpu/decoder/$5891 ),
    .I2(\minerva_cpu/csrf_port__addr[8] ),
    .I3(\minerva_cpu/payload__instruction$40[20] ),
    .I4(\minerva_cpu/payload__instruction$40[21] ),
    .O(\minerva_cpu/decoder_ebreak )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \minerva_cpu/decoder/$5892  (
    .I0(\minerva_cpu/decoder/$5891 ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[29] ),
    .I3(\minerva_cpu/csrf_port__addr[8] ),
    .I4(\minerva_cpu/payload__instruction$40[21] ),
    .O(\minerva_cpu/decoder_ecall )
  );
  LUT5 #(
    .INIT ( 32'h80808000 ))
  \minerva_cpu/decoder/$5731  (
    .I0(\minerva_cpu/decoder/$101<4>1 ),
    .I1(\minerva_cpu/payload__instruction$40[4] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[12] ),
    .I4(\minerva_cpu/payload__instruction$40[13] ),
    .O(\minerva_cpu/decoder_csr )
  );
  LUT5 #(
    .INIT ( 32'hFFFF8088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate91  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/payload__instruction$40[17] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/decoder_immediate [17])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate81  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/payload__instruction$40[16] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/decoder_immediate [16])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate71  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/payload__instruction$40[15] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/decoder_immediate [15])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate61  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/payload__instruction$40[14] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/decoder_immediate [14])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate51  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/payload__instruction$40[13] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/decoder_immediate [13])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate41  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/payload__instruction$40[12] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/decoder_immediate [12])
  );
  LUT5 #(
    .INIT ( 32'hFFFF8088 ))
  \minerva_cpu/decoder/Mmux_$next\immediate101  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/payload__instruction$40[18] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/decoder_immediate [18])
  );
  LUT5 #(
    .INIT ( 32'h04440404 ))
  \minerva_cpu/decoder/$29141  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/decoder/$3732 ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[30] ),
    .I4(\minerva_cpu/decoder/$187<6>1 ),
    .O(\minerva_cpu/decoder/$2914 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/decoder/$37321  (
    .I0(\minerva_cpu/payload__instruction$40[6] ),
    .I1(\minerva_cpu/payload__instruction$40[3] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .O(\minerva_cpu/decoder/$3732 )
  );
  LUT4 #(
    .INIT ( 16'h8088 ))
  \minerva_cpu/decoder/$2911  (
    .I0(\minerva_cpu/decoder/$2914 ),
    .I1(\minerva_cpu/payload__instruction$40[14] ),
    .I2(\minerva_cpu/payload__instruction$40[13] ),
    .I3(\minerva_cpu/payload__instruction$40[12] ),
    .O(\minerva_cpu/decoder_logic )
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \minerva_cpu/decoder/$4931  (
    .I0(\minerva_cpu/payload__instruction$40[14] ),
    .I1(\minerva_cpu/payload__instruction$40[4] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/decoder/$101<4>1 ),
    .I4(\minerva_cpu/payload__instruction$40[12] ),
    .I5(\minerva_cpu/payload__instruction$40[13] ),
    .O(\minerva_cpu/decoder_store )
  );
  LUT5 #(
    .INIT ( 32'h20200020 ))
  \minerva_cpu/decoder/$1691  (
    .I0(\minerva_cpu/decoder/$101<4>1 ),
    .I1(\minerva_cpu/payload__instruction$40[4] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[13] ),
    .I4(\minerva_cpu/payload__instruction$40[14] ),
    .O(\minerva_cpu/decoder_branch )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \minerva_cpu/decoder/$201<6>1  (
    .I0(\minerva_cpu/payload__instruction$40[30] ),
    .I1(\minerva_cpu/decoder/$187<6>1 ),
    .O(\minerva_cpu/decoder_sext )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/decoder/$991  (
    .I0(\minerva_cpu/payload__instruction$40[13] ),
    .I1(\minerva_cpu/payload__instruction$40[14] ),
    .I2(\minerva_cpu/decoder/$2914 ),
    .O(\minerva_cpu/decoder_compare )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/decoder/$101<4>11  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[3] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .O(\minerva_cpu/decoder/$101<4>1 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/decoder/$5971  (
    .I0(\minerva_cpu/csrf_port__addr[8] ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/payload__instruction$40[29] ),
    .I4(\minerva_cpu/decoder/$5891 ),
    .O(\minerva_cpu/decoder_mret )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \minerva_cpu/decoder/$103<2>1  (
    .I0(\minerva_cpu/payload__instruction$40[14] ),
    .I1(\minerva_cpu/payload__instruction$40[13] ),
    .I2(\minerva_cpu/payload__instruction$40[12] ),
    .O(\minerva_cpu/decoder/$103 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  \minerva_cpu/decoder/$5791  (
    .I0(\minerva_cpu/payload__instruction$40[15] ),
    .I1(\minerva_cpu/payload__instruction$40[13] ),
    .I2(\minerva_cpu/payload__instruction$40[16] ),
    .I3(\minerva_cpu/payload__instruction$40[19] ),
    .I4(\minerva_cpu/payload__instruction$40[18] ),
    .I5(\minerva_cpu/payload__instruction$40[17] ),
    .O(\minerva_cpu/decoder_csr_we )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_8465)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_por[7]),
    .I1(crg_pll_lckd),
    .I2(crg_por[0]),
    .I3(crg_por[1]),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_8466)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_8465),
    .I1(xilinxasyncresetsynchronizerimpl12_8466),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>_SW0  (
    .I0(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .O(N1102)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAAAAAA ))
  \basesoc_csrcon_dat_r<3>  (
    .I0(N1102),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_sel_r_1234),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>1  (
    .I0(front_panel_count[1]),
    .I1(front_panel_count[0]),
    .I2(front_panel_count[2]),
    .I3(front_panel_count[3]),
    .I4(front_panel_count[4]),
    .I5(front_panel_count[5]),
    .O(front_panel_done_12[25])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>2  (
    .I0(front_panel_count[7]),
    .I1(front_panel_count[6]),
    .I2(front_panel_count[8]),
    .I3(front_panel_count[9]),
    .I4(front_panel_count[10]),
    .I5(front_panel_count[11]),
    .O(\front_panel_done<25>1_8469 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>3  (
    .I0(front_panel_count[13]),
    .I1(front_panel_count[12]),
    .I2(front_panel_count[14]),
    .I3(front_panel_count[15]),
    .I4(front_panel_count[16]),
    .I5(front_panel_count[17]),
    .O(\front_panel_done<25>2_8470 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \front_panel_done<25>4  (
    .I0(front_panel_count[19]),
    .I1(front_panel_count[18]),
    .I2(front_panel_count[20]),
    .I3(front_panel_count[21]),
    .I4(front_panel_count[22]),
    .I5(front_panel_count[23]),
    .O(\front_panel_done<25>3_8471 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \front_panel_done<25>5  (
    .I0(front_panel_count[25]),
    .I1(front_panel_done_12[25]),
    .I2(front_panel_count[24]),
    .I3(\front_panel_done<25>3_8471 ),
    .I4(\front_panel_done<25>1_8469 ),
    .I5(\front_panel_done<25>2_8470 ),
    .O(front_panel_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>1  (
    .I0(basesoc_value[13]),
    .I1(basesoc_value[12]),
    .I2(basesoc_value[14]),
    .I3(basesoc_value[15]),
    .I4(basesoc_value[16]),
    .I5(basesoc_value[17]),
    .O(basesoc_zero_trigger_INV_287_o_13[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>2  (
    .I0(basesoc_value[19]),
    .I1(basesoc_value[18]),
    .I2(basesoc_value[20]),
    .I3(basesoc_value[21]),
    .I4(basesoc_value[22]),
    .I5(basesoc_value[23]),
    .O(\basesoc_zero_trigger_INV_287_o<31>1_8473 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>3  (
    .I0(basesoc_value[1]),
    .I1(basesoc_value[0]),
    .I2(basesoc_value[2]),
    .I3(basesoc_value[3]),
    .I4(basesoc_value[4]),
    .I5(basesoc_value[5]),
    .O(\basesoc_zero_trigger_INV_287_o<31>2_8474 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>4  (
    .I0(basesoc_value[7]),
    .I1(basesoc_value[6]),
    .I2(basesoc_value[8]),
    .I3(basesoc_value[9]),
    .I4(basesoc_value[10]),
    .I5(basesoc_value[11]),
    .O(\basesoc_zero_trigger_INV_287_o<31>3_8475 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_zero_trigger_INV_287_o<31>5  (
    .I0(basesoc_value[25]),
    .I1(basesoc_value[24]),
    .I2(basesoc_value[26]),
    .I3(basesoc_value[27]),
    .I4(basesoc_value[28]),
    .I5(basesoc_value[29]),
    .O(\basesoc_zero_trigger_INV_287_o<31>4_8476 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_zero_trigger_INV_287_o<31>6  (
    .I0(basesoc_value[31]),
    .I1(basesoc_value[30]),
    .O(\basesoc_zero_trigger_INV_287_o<31>5_8477 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_zero_trigger_INV_287_o<31>7  (
    .I0(basesoc_zero_trigger_INV_287_o_13[31]),
    .I1(\basesoc_zero_trigger_INV_287_o<31>1_8473 ),
    .I2(\basesoc_zero_trigger_INV_287_o<31>2_8474 ),
    .I3(\basesoc_zero_trigger_INV_287_o<31>3_8475 ),
    .I4(\basesoc_zero_trigger_INV_287_o<31>4_8476 ),
    .I5(\basesoc_zero_trigger_INV_287_o<31>5_8477 ),
    .O(basesoc_zero_trigger_INV_287_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_timer_done<8>_SW0  (
    .I0(basesoc_sdram_timer_count[6]),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(basesoc_sdram_timer_count[8]),
    .I3(basesoc_sdram_timer_count[5]),
    .O(N1104)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<8>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N1104),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .O(basesoc_sdram_read_available1_8479)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_read_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .O(basesoc_sdram_read_available2_8480)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_read_available3 (
    .I0(basesoc_sdram_read_available2_8480),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(basesoc_sdram_read_available1_8479),
    .O(basesoc_sdram_read_available)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available1 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(basesoc_sdram_write_available1_8481)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_write_available2 (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .O(basesoc_sdram_write_available2_8482)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_write_available3 (
    .I0(basesoc_sdram_write_available2_8482),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_write_available1_8481),
    .O(basesoc_sdram_write_available)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_14[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_8484 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_8485 )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[19]),
    .I1(basesoc_done_14[19]),
    .I2(\basesoc_done<19>2_8485 ),
    .I3(basesoc_count[18]),
    .I4(\basesoc_done<19>1_8484 ),
    .O(basesoc_done)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2006_inv_SW0 (
    .I0(crg_por[1]),
    .I1(crg_por[10]),
    .I2(crg_por[0]),
    .I3(crg_por[7]),
    .I4(crg_por[3]),
    .I5(crg_por[2]),
    .O(N1106)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n2006_inv (
    .I0(crg_por[9]),
    .I1(crg_por[8]),
    .I2(crg_por[6]),
    .I3(crg_por[5]),
    .I4(crg_por[4]),
    .I5(N1106),
    .O(n2006_inv_4124)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(bankmachine0_state_FSM_FFd1_1308),
    .I2(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6150),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2 (
    .I0(bankmachine7_state_FSM_FFd1_1322),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6157),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_8488)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I1(bankmachine6_state_FSM_FFd1_1320),
    .I2(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6156),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_8489)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4 (
    .I0(bankmachine5_state_FSM_FFd1_1318),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6155),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we2_8489),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_8490)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I1(bankmachine4_state_FSM_FFd1_1316),
    .I2(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6154),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_8491)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6 (
    .I0(bankmachine3_state_FSM_FFd1_1314),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6153),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we4_8491),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_8492)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I1(bankmachine2_state_FSM_FFd1_1312),
    .I2(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6152),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_8493)
  );
  LUT6 #(
    .INIT ( 64'h00004040FF00FF40 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we8 (
    .I0(bankmachine1_state_FSM_FFd1_1310),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6151),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we6_8493),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_8494)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we5_8492),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we7_8494),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we3_8490),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_we1_8488),
    .O(basesoc_sdram_choose_cmd_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h0000C0C0AA00EAC0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_8496)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_8497)
  );
  LUT6 #(
    .INIT ( 64'h0000A0A0CC00ECA0 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_8498)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras5 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras2_8497),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras3_8498),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras1_8496),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_ras),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I1(_n6926),
    .I2(basesoc_sdram_cmd_valid_mmx_out7),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8500)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I1(_n6544),
    .I2(basesoc_sdram_cmd_valid_mmx_out5),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_8501),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8502)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(_n7041),
    .I2(basesoc_sdram_cmd_valid_mmx_out3),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_8503),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8504)
  );
  LUT6 #(
    .INIT ( 64'h00000808FF00FF08 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas8 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I1(_n6841),
    .I2(basesoc_sdram_cmd_valid_mmx_out1),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_8505),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8506)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas9 (
    .I0(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8504),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8506),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8502),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8500),
    .O(basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8508 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<5>1_8508 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[5]),
    .O(rhs_array_muxed1[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8510 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<6>1_8510 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[6]),
    .O(rhs_array_muxed1[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8512 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<7>1_8512 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[7]),
    .O(rhs_array_muxed1[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8514 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<8>1_8514 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[8]),
    .O(rhs_array_muxed1[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8516 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<9>1_8516 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[9]),
    .O(rhs_array_muxed1[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8518 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<10>1_8518 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[10]),
    .O(rhs_array_muxed1[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8520 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8521 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8522 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[11]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>1_8520 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>2_8521 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<11>3_8522 ),
    .O(rhs_array_muxed1[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8524 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8525 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8526 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[12]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>1_8524 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>2_8525 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<12>3_8526 ),
    .O(rhs_array_muxed1[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8528 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8529 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8530 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[0]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>1_8528 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>2_8529 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<0>3_8530 ),
    .O(rhs_array_muxed1[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8532 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8533 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8534 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[1]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>1_8532 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>2_8533 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<1>3_8534 ),
    .O(rhs_array_muxed1[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8536 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8537 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8538 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[2]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>1_8536 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>2_8537 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<2>3_8538 ),
    .O(rhs_array_muxed1[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8540 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<3>1_8540 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[3]),
    .O(rhs_array_muxed1[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8542 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>3  (
    .I0(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<4>1_8542 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[4]),
    .O(rhs_array_muxed1[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8544 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8545 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8546 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>5  (
    .I0(basesoc_sdram_choose_cmd_grant_rhs_array_muxed1[13]),
    .I1(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>1_8544 ),
    .I2(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>2_8545 ),
    .I3(\basesoc_sdram_choose_cmd_grant_rhs_array_muxed1<13>3_8546 ),
    .O(rhs_array_muxed1[13])
  );
  LUT6 #(
    .INIT ( 64'h00F0CCFCAAFAEEFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h00AAF0FACCEEFCFE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed02 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .O(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_8548)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0CAE ))
  basesoc_sdram_choose_cmd_grant_rhs_array_muxed03 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_rhs_array_muxed0),
    .I5(basesoc_sdram_choose_cmd_grant_rhs_array_muxed01_8548),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed91 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed92 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed91_8550)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed93 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed91_8550),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed9),
    .O(rhs_array_muxed9)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[5]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[5]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[5]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[5]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8552 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<5>1_8552 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[5]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[5]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[5]),
    .O(rhs_array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[6]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[6]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[6]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[6]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8554 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<6>1_8554 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[6]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[6]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[6]),
    .O(rhs_array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[7]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[7]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8556 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<7>1_8556 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[7]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[7]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[7]),
    .O(rhs_array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[8]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[8]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8558 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<8>1_8558 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[8]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[8]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[8]),
    .O(rhs_array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[9]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[9]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8560 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<9>1_8560 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[9]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[9]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[9]),
    .O(rhs_array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[10]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[10]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[10]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[10]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8562 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<10>1_8562 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[10]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[10]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[10]),
    .O(rhs_array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8564 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8565 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8566 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[11]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>1_8564 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>2_8565 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<11>3_8566 ),
    .O(rhs_array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_8568 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_8569 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_8570 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[12]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>1_8568 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>2_8569 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<12>3_8570 ),
    .O(rhs_array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_8572 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_8573 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_8574 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[0]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>1_8572 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>2_8573 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<0>3_8574 ),
    .O(rhs_array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_8576 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_8577 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_8578 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[1]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>1_8576 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>2_8577 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<1>3_8578 ),
    .O(rhs_array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_8580 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_8581 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_8582 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[2]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>1_8580 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>2_8581 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<2>3_8582 ),
    .O(rhs_array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[3]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[3]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[3]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[3]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8584 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<3>1_8584 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[3]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[3]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[3]),
    .O(rhs_array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_a[4]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>2  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_a[4]),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_a[4]),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_a[4]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8586 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>3  (
    .I0(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<4>1_8586 ),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_a[4]),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_a[4]),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed7[4]),
    .O(rhs_array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1  (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2  (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_8588 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3  (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_8589 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808080808080 ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>4  (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_8590 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>5  (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed7[13]),
    .I1(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>1_8588 ),
    .I2(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>2_8589 ),
    .I3(\basesoc_sdram_choose_req_grant_rhs_array_muxed7<13>3_8590 ),
    .O(rhs_array_muxed7[13])
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'h22F222F2FFFF22F2 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed62 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed61_8592)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAEAEFFAE ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed63 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed61_8592),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed6),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed101 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed10)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed102 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I5(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .O(basesoc_sdram_choose_req_grant_rhs_array_muxed101_8594)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_choose_req_grant_rhs_array_muxed103 (
    .I0(basesoc_sdram_choose_req_grant_rhs_array_muxed101_8594),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_req_grant_rhs_array_muxed10),
    .O(rhs_array_muxed10)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  Mmux_basesoc_shared_ack1_SW0 (
    .I0(basesoc_rom_bus_ack_876),
    .I1(basesoc_bus_wishbone_ack_1399),
    .I2(basesoc_done),
    .O(N1108)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAEA ))
  Mmux_basesoc_shared_ack1 (
    .I0(spiflash_bus_ack_2317),
    .I1(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I2(cache_state_FSM_FFd3_5192),
    .I3(cache_state_FSM_FFd2_5193),
    .I4(basesoc_sram_bus_ack_877),
    .I5(N1108),
    .O(basesoc_shared_ack)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_slave_sel<0><28>11  (
    .I0(rhs_array_muxed44[21]),
    .I1(rhs_array_muxed44[23]),
    .I2(rhs_array_muxed44[20]),
    .I3(rhs_array_muxed44[19]),
    .I4(rhs_array_muxed44[18]),
    .I5(rhs_array_muxed44[17]),
    .O(\basesoc_slave_sel<0><28>12_8596 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10302_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n10302_inv1_8598)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  _n10302_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(basesoc_ctrl_bus_errors[10]),
    .I2(_n10302_inv1_8598),
    .O(_n10302_inv2_8599)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10302_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n10302_inv3_8600)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10302_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n10302_inv4_8601)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10302_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n10302_inv5_8602)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n10302_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n10302_inv6_8603)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n10302_inv7 (
    .I0(basesoc_done),
    .I1(_n10302_inv3_8600),
    .I2(_n10302_inv4_8601),
    .I3(_n10302_inv5_8602),
    .I4(_n10302_inv6_8603),
    .I5(_n10302_inv2_8599),
    .O(_n10302_inv)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_8604),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out5),
    .I5(_n6544),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_8605)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_8606),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out6),
    .I5(_n6530),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_8607)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_8609),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I4(basesoc_sdram_cmd_valid_mmx_out7),
    .I5(_n6926),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_8610)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(bankmachine3_state_FSM_FFd1_1314),
    .I2(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6153),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1_8611)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o1_8611),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I4(bankmachine2_state_FSM_FFd1_1312),
    .I5(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6152),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2_8612)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I1(bankmachine1_state_FSM_FFd1_1310),
    .I2(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6151),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3_8613)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o3_8613),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I4(bankmachine0_state_FSM_FFd1_1308),
    .I5(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6150),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4_8614)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I1(bankmachine7_state_FSM_FFd1_1322),
    .I2(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6157),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5_8615)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o5_8615),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I4(bankmachine6_state_FSM_FFd1_1320),
    .I5(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6156),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6_8616)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I1(bankmachine5_state_FSM_FFd1_1318),
    .I2(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6155),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7_8617)
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o7_8617),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I4(bankmachine4_state_FSM_FFd1_1316),
    .I5(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6154),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8_8618)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2_8619)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_bankmachine6_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3_8620)
  );
  LUT6 #(
    .INIT ( 64'h40FF404040404040 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_ras),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4_8621)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11_8622)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12_8623)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o13 (
    .I0(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o12_8623),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o11_8622),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1)
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_rx_fifo_readable_2314),
    .I4(suart_tx_pending_2311),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(suart_eventmanager_storage_full[0]),
    .I4(suart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_8625 )
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8626 )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6138 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8626 ),
    .I3(basesoc_sdram_choose_cmd_grant_SF2),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8627 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5238 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3_8627 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8880808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6139 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8628 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8629 )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r321 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[9]),
    .I3(basesoc_rom_bus_dat_r[9]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r32_8630)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r322 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[73]),
    .I3(basesoc_dat_w[9]),
    .I4(basesoc_dat_w[41]),
    .I5(basesoc_dat_w[105]),
    .O(Mmux_basesoc_shared_dat_r321_8631)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r323 (
    .I0(Mmux_basesoc_shared_dat_r32_8630),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r321_8631),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_shared_dat_r[9])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r311 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[8]),
    .I3(basesoc_rom_bus_dat_r[8]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r31_8632)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r312 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[72]),
    .I3(basesoc_dat_w[8]),
    .I4(basesoc_dat_w[40]),
    .I5(basesoc_dat_w[104]),
    .O(Mmux_basesoc_shared_dat_r311_8633)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r313 (
    .I0(Mmux_basesoc_shared_dat_r31_8632),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r311_8633),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_shared_dat_r[8])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[7]),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(basesoc_rom_bus_dat_r[7]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r30),
    .O(Mmux_basesoc_shared_dat_r301_8635)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[71]),
    .I3(basesoc_dat_w[7]),
    .I4(basesoc_dat_w[39]),
    .I5(basesoc_dat_w[103]),
    .O(Mmux_basesoc_shared_dat_r302_8636)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r304 (
    .I0(Mmux_basesoc_shared_dat_r301_8635),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r302_8636),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[6]),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(basesoc_rom_bus_dat_r[6]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r29),
    .O(Mmux_basesoc_shared_dat_r291_8638)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[70]),
    .I3(basesoc_dat_w[6]),
    .I4(basesoc_dat_w[38]),
    .I5(basesoc_dat_w[102]),
    .O(Mmux_basesoc_shared_dat_r292_8639)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r294 (
    .I0(Mmux_basesoc_shared_dat_r291_8638),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r292_8639),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[5]),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(basesoc_rom_bus_dat_r[5]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r28),
    .O(Mmux_basesoc_shared_dat_r281_8641)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[69]),
    .I3(basesoc_dat_w[5]),
    .I4(basesoc_dat_w[37]),
    .I5(basesoc_dat_w[101]),
    .O(Mmux_basesoc_shared_dat_r282_8642)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r284 (
    .I0(Mmux_basesoc_shared_dat_r281_8641),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r282_8642),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[4]),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(basesoc_rom_bus_dat_r[4]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r27),
    .O(Mmux_basesoc_shared_dat_r271_8644)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[68]),
    .I3(basesoc_dat_w[4]),
    .I4(basesoc_dat_w[36]),
    .I5(basesoc_dat_w[100]),
    .O(Mmux_basesoc_shared_dat_r272_8645)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r274 (
    .I0(Mmux_basesoc_shared_dat_r271_8644),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r272_8645),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[3]),
    .O(Mmux_basesoc_shared_dat_r26)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(basesoc_rom_bus_dat_r[3]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r26),
    .O(Mmux_basesoc_shared_dat_r261_8647)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[67]),
    .I3(basesoc_dat_w[3]),
    .I4(basesoc_dat_w[35]),
    .I5(basesoc_dat_w[99]),
    .O(Mmux_basesoc_shared_dat_r262_8648)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r264 (
    .I0(Mmux_basesoc_shared_dat_r261_8647),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r262_8648),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r251 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[31]),
    .I3(basesoc_rom_bus_dat_r[31]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r25)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r252 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[95]),
    .I3(basesoc_dat_w[31]),
    .I4(basesoc_dat_w[63]),
    .I5(basesoc_dat_w[127]),
    .O(Mmux_basesoc_shared_dat_r251_8650)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r253 (
    .I0(Mmux_basesoc_shared_dat_r25),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r251_8650),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_shared_dat_r[31])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r241 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[30]),
    .I3(basesoc_rom_bus_dat_r[30]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r24)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r242 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[94]),
    .I3(basesoc_dat_w[30]),
    .I4(basesoc_dat_w[62]),
    .I5(basesoc_dat_w[126]),
    .O(Mmux_basesoc_shared_dat_r241_8652)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r243 (
    .I0(Mmux_basesoc_shared_dat_r24),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r241_8652),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_shared_dat_r[30])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[2]),
    .O(Mmux_basesoc_shared_dat_r23_8653)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(basesoc_rom_bus_dat_r[2]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r23_8653),
    .O(Mmux_basesoc_shared_dat_r231_8654)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[66]),
    .I3(basesoc_dat_w[2]),
    .I4(basesoc_dat_w[34]),
    .I5(basesoc_dat_w[98]),
    .O(Mmux_basesoc_shared_dat_r232_8655)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r234 (
    .I0(Mmux_basesoc_shared_dat_r231_8654),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r232_8655),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r221 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[29]),
    .I3(basesoc_rom_bus_dat_r[29]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r22_8656)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r222 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[93]),
    .I3(basesoc_dat_w[29]),
    .I4(basesoc_dat_w[61]),
    .I5(basesoc_dat_w[125]),
    .O(Mmux_basesoc_shared_dat_r221_8657)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r223 (
    .I0(Mmux_basesoc_shared_dat_r22_8656),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r221_8657),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_shared_dat_r[29])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r211 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[28]),
    .I3(basesoc_rom_bus_dat_r[28]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r21_8658)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r212 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[92]),
    .I3(basesoc_dat_w[28]),
    .I4(basesoc_dat_w[60]),
    .I5(basesoc_dat_w[124]),
    .O(Mmux_basesoc_shared_dat_r211_8659)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r213 (
    .I0(Mmux_basesoc_shared_dat_r21_8658),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r211_8659),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_shared_dat_r[28])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r201 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[27]),
    .I3(basesoc_rom_bus_dat_r[27]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r20)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r202 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[91]),
    .I3(basesoc_dat_w[27]),
    .I4(basesoc_dat_w[59]),
    .I5(basesoc_dat_w[123]),
    .O(Mmux_basesoc_shared_dat_r201_8661)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r203 (
    .I0(Mmux_basesoc_shared_dat_r20),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r201_8661),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_shared_dat_r[27])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r191 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[26]),
    .I3(basesoc_rom_bus_dat_r[26]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r19)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r192 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[90]),
    .I3(basesoc_dat_w[26]),
    .I4(basesoc_dat_w[58]),
    .I5(basesoc_dat_w[122]),
    .O(Mmux_basesoc_shared_dat_r191_8663)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r193 (
    .I0(Mmux_basesoc_shared_dat_r19),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r191_8663),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_shared_dat_r[26])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r181 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[25]),
    .I3(basesoc_rom_bus_dat_r[25]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r18)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r182 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[89]),
    .I3(basesoc_dat_w[25]),
    .I4(basesoc_dat_w[57]),
    .I5(basesoc_dat_w[121]),
    .O(Mmux_basesoc_shared_dat_r181_8665)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r183 (
    .I0(Mmux_basesoc_shared_dat_r18),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r181_8665),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_shared_dat_r[25])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r171 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[24]),
    .I3(basesoc_rom_bus_dat_r[24]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r17)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r172 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[88]),
    .I3(basesoc_dat_w[24]),
    .I4(basesoc_dat_w[56]),
    .I5(basesoc_dat_w[120]),
    .O(Mmux_basesoc_shared_dat_r171_8667)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r173 (
    .I0(Mmux_basesoc_shared_dat_r17),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r171_8667),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_shared_dat_r[24])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r161 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[23]),
    .I3(basesoc_rom_bus_dat_r[23]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r16)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r162 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[87]),
    .I3(basesoc_dat_w[23]),
    .I4(basesoc_dat_w[55]),
    .I5(basesoc_dat_w[119]),
    .O(Mmux_basesoc_shared_dat_r161_8669)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r163 (
    .I0(Mmux_basesoc_shared_dat_r16),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r161_8669),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_shared_dat_r[23])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r151 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[22]),
    .I3(basesoc_rom_bus_dat_r[22]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r15)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r152 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[86]),
    .I3(basesoc_dat_w[22]),
    .I4(basesoc_dat_w[54]),
    .I5(basesoc_dat_w[118]),
    .O(Mmux_basesoc_shared_dat_r151_8671)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r153 (
    .I0(Mmux_basesoc_shared_dat_r15),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r151_8671),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_shared_dat_r[22])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r141 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[21]),
    .I3(basesoc_rom_bus_dat_r[21]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r14_8672)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r142 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[85]),
    .I3(basesoc_dat_w[21]),
    .I4(basesoc_dat_w[53]),
    .I5(basesoc_dat_w[117]),
    .O(Mmux_basesoc_shared_dat_r141_8673)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r143 (
    .I0(Mmux_basesoc_shared_dat_r14_8672),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r141_8673),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_shared_dat_r[21])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r131 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[20]),
    .I3(basesoc_rom_bus_dat_r[20]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r13_8674)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r132 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[84]),
    .I3(basesoc_dat_w[20]),
    .I4(basesoc_dat_w[52]),
    .I5(basesoc_dat_w[116]),
    .O(Mmux_basesoc_shared_dat_r131_8675)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r133 (
    .I0(Mmux_basesoc_shared_dat_r13_8674),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r131_8675),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_shared_dat_r[20])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[1]),
    .O(Mmux_basesoc_shared_dat_r12_8676)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(basesoc_rom_bus_dat_r[1]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r12_8676),
    .O(Mmux_basesoc_shared_dat_r121_8677)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[65]),
    .I3(basesoc_dat_w[1]),
    .I4(basesoc_dat_w[33]),
    .I5(basesoc_dat_w[97]),
    .O(Mmux_basesoc_shared_dat_r122_8678)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r124 (
    .I0(Mmux_basesoc_shared_dat_r121_8677),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r122_8678),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[19]),
    .I3(basesoc_rom_bus_dat_r[19]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r11_8679)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[83]),
    .I3(basesoc_dat_w[19]),
    .I4(basesoc_dat_w[51]),
    .I5(basesoc_dat_w[115]),
    .O(Mmux_basesoc_shared_dat_r111_8680)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(Mmux_basesoc_shared_dat_r11_8679),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r111_8680),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_shared_dat_r[19])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r101 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[18]),
    .I3(basesoc_rom_bus_dat_r[18]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r102 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[82]),
    .I3(basesoc_dat_w[18]),
    .I4(basesoc_dat_w[50]),
    .I5(basesoc_dat_w[114]),
    .O(Mmux_basesoc_shared_dat_r101_8682)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r103 (
    .I0(Mmux_basesoc_shared_dat_r10),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r101_8682),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_shared_dat_r[18])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r91 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[17]),
    .I3(basesoc_rom_bus_dat_r[17]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r92 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[81]),
    .I3(basesoc_dat_w[17]),
    .I4(basesoc_dat_w[49]),
    .I5(basesoc_dat_w[113]),
    .O(Mmux_basesoc_shared_dat_r91_8684)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r93 (
    .I0(Mmux_basesoc_shared_dat_r9),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r91_8684),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_shared_dat_r[17])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r81 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[16]),
    .I3(basesoc_rom_bus_dat_r[16]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r82 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[80]),
    .I3(basesoc_dat_w[16]),
    .I4(basesoc_dat_w[48]),
    .I5(basesoc_dat_w[112]),
    .O(Mmux_basesoc_shared_dat_r81_8686)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r83 (
    .I0(Mmux_basesoc_shared_dat_r8),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r81_8686),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_shared_dat_r[16])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r71 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[15]),
    .I3(basesoc_rom_bus_dat_r[15]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r7)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r72 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[79]),
    .I3(basesoc_dat_w[15]),
    .I4(basesoc_dat_w[47]),
    .I5(basesoc_dat_w[111]),
    .O(Mmux_basesoc_shared_dat_r71_8688)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r73 (
    .I0(Mmux_basesoc_shared_dat_r7),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r71_8688),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_shared_dat_r[15])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r61 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[14]),
    .I3(basesoc_rom_bus_dat_r[14]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r6)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r62 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[78]),
    .I3(basesoc_dat_w[14]),
    .I4(basesoc_dat_w[46]),
    .I5(basesoc_dat_w[110]),
    .O(Mmux_basesoc_shared_dat_r61_8690)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r63 (
    .I0(Mmux_basesoc_shared_dat_r6),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r61_8690),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_shared_dat_r[14])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r51 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[13]),
    .I3(basesoc_rom_bus_dat_r[13]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r5)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r52 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[77]),
    .I3(basesoc_dat_w[13]),
    .I4(basesoc_dat_w[45]),
    .I5(basesoc_dat_w[109]),
    .O(Mmux_basesoc_shared_dat_r51_8692)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r53 (
    .I0(Mmux_basesoc_shared_dat_r5),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r51_8692),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_shared_dat_r[13])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r41 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[12]),
    .I3(basesoc_rom_bus_dat_r[12]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r42 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[76]),
    .I3(basesoc_dat_w[12]),
    .I4(basesoc_dat_w[44]),
    .I5(basesoc_dat_w[108]),
    .O(Mmux_basesoc_shared_dat_r41_8694)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r43 (
    .I0(Mmux_basesoc_shared_dat_r4),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r41_8694),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_shared_dat_r[12])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r31 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[11]),
    .I3(basesoc_rom_bus_dat_r[11]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r3)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r32 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[75]),
    .I3(basesoc_dat_w[11]),
    .I4(basesoc_dat_w[43]),
    .I5(basesoc_dat_w[107]),
    .O(Mmux_basesoc_shared_dat_r33_8696)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r33 (
    .I0(Mmux_basesoc_shared_dat_r3),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r33_8696),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_shared_dat_r[11])
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r21 (
    .I0(basesoc_done),
    .I1(basesoc_slave_sel_r[3]),
    .I2(spiflash_sr[10]),
    .I3(basesoc_rom_bus_dat_r[10]),
    .I4(basesoc_slave_sel_r[0]),
    .O(Mmux_basesoc_shared_dat_r2)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r22 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[74]),
    .I3(basesoc_dat_w[10]),
    .I4(basesoc_dat_w[42]),
    .I5(basesoc_dat_w[106]),
    .O(Mmux_basesoc_shared_dat_r210)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r23 (
    .I0(Mmux_basesoc_shared_dat_r2),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r210),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_shared_dat_r[10])
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r11 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[2]),
    .I2(basesoc_slave_sel_r[3]),
    .I3(spiflash_sr[0]),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT4 #(
    .INIT ( 16'hFFF8 ))
  Mmux_basesoc_shared_dat_r12 (
    .I0(basesoc_rom_bus_dat_r[0]),
    .I1(basesoc_slave_sel_r[0]),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r1),
    .O(Mmux_basesoc_shared_dat_r110)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r13 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_dat_w[64]),
    .I3(basesoc_dat_w[0]),
    .I4(basesoc_dat_w[32]),
    .I5(basesoc_dat_w[96]),
    .O(Mmux_basesoc_shared_dat_r112_8701)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  Mmux_basesoc_shared_dat_r14 (
    .I0(Mmux_basesoc_shared_dat_r110),
    .I1(basesoc_slave_sel_r[4]),
    .I2(Mmux_basesoc_shared_dat_r112_8701),
    .I3(basesoc_slave_sel_r[1]),
    .I4(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux107_6_5777),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux107_71_5768),
    .I5(N1110),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h00022202888AAA8A ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(mux106_6_5759),
    .I3(\basesoc_interface_adr[5] ),
    .I4(mux106_71_5750),
    .I5(N1112),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux105_8_5692),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux105_71_5696),
    .I5(N1114),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux104_6_5742),
    .I2(mux104_7_5737),
    .O(N1116)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT5  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux104_8_5728),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux104_71_5732),
    .I5(N1116),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT4_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux103_6_5723),
    .I2(mux103_7_5718),
    .O(N1118)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT4  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux103_8_5709),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux103_71_5713),
    .I5(N1118),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT3_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux102_6_5687),
    .I2(mux102_7_5682),
    .O(N1120)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT3  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux102_8_5673),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux102_71_5677),
    .I5(N1120),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT2_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux101_6_5668),
    .I2(mux101_7_5663),
    .O(N1122)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT2  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux101_8_5654),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux101_71_5658),
    .I5(N1122),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1_SW0  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(mux100_6_5649),
    .I2(mux100_7_5644),
    .O(N1124)
  );
  LUT6 #(
    .INIT ( 64'h2A222AAA08000888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT1  (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux100_8_5635),
    .I3(\basesoc_interface_adr[4] ),
    .I4(mux100_71_5639),
    .I5(N1124),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed1311 (
    .I0(array_muxed17_INV_392_o2),
    .I1(multiplexer_state_FSM_FFd3_1348),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_is_read_AND_885_o1),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I5(rhs_array_muxed9),
    .O(array_muxed13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N1128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_1234),
    .I1(memadr_2[1]),
    .I2(memadr_2[0]),
    .I3(memadr_2[2]),
    .I4(N1128),
    .I5(basesoc_csrbankarray_interface4_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N1130)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_1234),
    .I1(memadr_2[1]),
    .I2(memadr_2[2]),
    .I3(memadr_2[0]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[5]),
    .I5(N1130),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_8712 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_1234),
    .I1(memadr_2[0]),
    .I2(memadr_2[2]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_8713 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_8712 ),
    .I1(\basesoc_csrcon_dat_r<1>2_8713 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  half_rate_phy_rddata_en1 (
    .I0(half_rate_phy_rddata_sr_3_BRB4_10072),
    .I1(half_rate_phy_rddata_sr_3_BRB1_9988),
    .I2(half_rate_phy_rddata_sr_3_BRB12_10073),
    .I3(half_rate_phy_rddata_sr_3_BRB13_10074),
    .I4(half_rate_phy_rddata_sr_3_BRB14_10075),
    .I5(half_rate_phy_rddata_sr_3_BRB15_10076),
    .O(N1661)
  );
  LUT6 #(
    .INIT ( 64'hFBBBEAAAEAAAEAAA ))
  half_rate_phy_rddata_en2 (
    .I0(half_rate_phy_rddata_sr_2_BRB5_10065),
    .I1(half_rate_phy_rddata_sr_2_BRB6_10066),
    .I2(half_rate_phy_rddata_sr_2_BRB7_10067),
    .I3(half_rate_phy_rddata_sr_2_BRB8_10068),
    .I4(half_rate_phy_rddata_sr_2_BRB9_10069),
    .I5(half_rate_phy_rddata_sr_2_BRB10_10070),
    .O(N1585)
  );
  LUT5 #(
    .INIT ( 32'h77752220 ))
  half_rate_phy_rddata_en3 (
    .I0(half_rate_phy_rddata_sr_1_BRB0_10011),
    .I1(half_rate_phy_rddata_sr_1_BRB1_10012),
    .I2(half_rate_phy_rddata_sr_1_BRB2_10013),
    .I3(half_rate_phy_rddata_sr_1_BRB3_10014),
    .I4(half_rate_phy_rddata_sr_1_BRB4_10015),
    .O(half_rate_phy_rddata_sr[1])
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT15  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[0]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_8715 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT25  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[1]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_8717 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[26]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_26_2186),
    .I5(basesoc_ctrl_storage_full_10_2300),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_2_2198),
    .I4(basesoc_ctrl_storage_full_18_2297),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_8719 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT35  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[2]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_8720 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33_8721 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_27_2185),
    .I5(basesoc_ctrl_storage_full_11_2195),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_3_2305),
    .I4(basesoc_ctrl_storage_full_19_2190),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_8723 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT45  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_8724 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43_8725 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[28]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_28_2293),
    .I5(basesoc_ctrl_storage_full_12_2299),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_4_2304),
    .I4(basesoc_ctrl_storage_full_20_2296),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_8727 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT55  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[4]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_8728 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53_8729 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[29]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_29_2184),
    .I5(basesoc_ctrl_storage_full_13_2194),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_5_2303),
    .I4(basesoc_ctrl_storage_full_21_2295),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_8731 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT65  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[5]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_8732 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63_8733 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[30]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_30_2183),
    .I5(basesoc_ctrl_storage_full_14_2298),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_6_2302),
    .I4(basesoc_ctrl_storage_full_22_2189),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71_8735 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT75  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[6]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72_8736 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_8737 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AAA80808A8080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_ctrl_bus_errors[31]),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_31_2182),
    .I5(basesoc_ctrl_storage_full_15_2193),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'h14100400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_ctrl_storage_full_7_2197),
    .I4(basesoc_ctrl_storage_full_23_2188),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81_8739 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT85  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_ctrl_bus_errors[7]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82_8740 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_8741 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5236 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In4 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5238 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8743 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEEA2222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In2_8743 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5258 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In51 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In5 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8746 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5260 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8747 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA2222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In3_8747 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6138 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8748 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_cmd_grant_SF2),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8749 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In1_8748 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In2_8749 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In1_6139 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8750 )
  );
  LUT6 #(
    .INIT ( 64'h2222222022202220 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In2  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8751 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In1_8750 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd6-In2_8751 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I3(N1132),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5236 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .O(N1134)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I3(N1134),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5258 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  _n10320_inv_SW0 (
    .I0(opsis_i2c_scl_r_937),
    .I1(opsis_i2c_sda_r_938),
    .I2(opsis_i2c_sda_i_1490),
    .O(N1136)
  );
  LUT6 #(
    .INIT ( 64'hEFE6EFE6FFFFEFE6 ))
  _n10320_inv (
    .I0(opsisi2c_state_FSM_FFd3_1303),
    .I1(opsisi2c_state_FSM_FFd2_1302),
    .I2(opsisi2c_state_FSM_FFd4_1304),
    .I3(opsisi2c_state_FSM_FFd1_1301),
    .I4(opsis_i2c_scl_i_1489),
    .I5(N1136),
    .O(_n10320_inv_4009)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71  (
    .I0(opsis_i2c_din[2]),
    .I1(opsis_i2c_slave_addr_storage_full[1]),
    .I2(opsis_i2c_din[7]),
    .I3(opsis_i2c_slave_addr_storage_full[6]),
    .I4(opsis_i2c_din[6]),
    .I5(opsis_i2c_slave_addr_storage_full[5]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o72  (
    .I0(opsis_i2c_din[5]),
    .I1(opsis_i2c_slave_addr_storage_full[4]),
    .I2(opsis_i2c_din[4]),
    .I3(opsis_i2c_slave_addr_storage_full[3]),
    .I4(opsis_i2c_din[3]),
    .I5(opsis_i2c_slave_addr_storage_full[2]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_8756 )
  );
  LUT4 #(
    .INIT ( 16'h8008 ))
  \opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o73  (
    .I0(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o7 ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o71_8756 ),
    .I2(opsis_i2c_din[1]),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .O(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o )
  );
  LUT6 #(
    .INIT ( 64'hA222222222222222 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6185 ),
    .I4(basesoc_sdram_choose_req_grant_SF90),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In5  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In2 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8758 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In )
  );
  LUT5 #(
    .INIT ( 32'h0000B0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21  (
    .I0(basesoc_reload_storage_full_17_2628),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I2(basesoc_reload_storage_full_25_2620),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT2 ),
    .I1(basesoc_reload_storage_full_9_2636),
    .I2(basesoc_reload_storage_full[1]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_8760 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22_8761 ),
    .I1(basesoc_load_storage_full_25_2588),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_load_storage_full_17_2596),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT21_8760 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23_8762 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[9]),
    .I2(basesoc_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24_8763 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT26  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_value_status[25]),
    .I3(basesoc_value_status[17]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT24_8763 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_8764 )
  );
  LUT6 #(
    .INIT ( 64'h2022202020202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT27  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23_8762 ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT25_8764 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'h0000B0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31  (
    .I0(basesoc_reload_storage_full_18_2627),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I2(basesoc_reload_storage_full_26_2619),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT3 ),
    .I1(basesoc_reload_storage_full_10_2635),
    .I2(basesoc_reload_storage_full[2]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_8766 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32_8767 ),
    .I1(basesoc_load_storage_full_26_2587),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_load_storage_full_18_2595),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT31_8766 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33_8768 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[10]),
    .I2(basesoc_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34_8769 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT36  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_value_status[26]),
    .I3(basesoc_value_status[18]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT34_8769 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_8770 )
  );
  LUT6 #(
    .INIT ( 64'h2022202020202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT37  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33_8768 ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT35_8770 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h0000B0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41  (
    .I0(basesoc_reload_storage_full_19_2626),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I2(basesoc_reload_storage_full_27_2618),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT4 ),
    .I1(basesoc_reload_storage_full_11_2634),
    .I2(basesoc_reload_storage_full[3]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_8772 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_8773 ),
    .I1(basesoc_load_storage_full_27_2586),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_load_storage_full_19_2594),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT41_8772 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_8774 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[11]),
    .I2(basesoc_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_8775 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT46  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_value_status[27]),
    .I3(basesoc_value_status[19]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT44_8775 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45_8776 )
  );
  LUT6 #(
    .INIT ( 64'h2022202020202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT47  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43_8774 ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT45_8776 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h0000B0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51  (
    .I0(basesoc_reload_storage_full_20_2625),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I2(basesoc_reload_storage_full_28_2617),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT5 ),
    .I1(basesoc_reload_storage_full_12_2633),
    .I2(basesoc_reload_storage_full[4]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_8778 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_8779 ),
    .I1(basesoc_load_storage_full_28_2585),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_load_storage_full_20_2593),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT51_8778 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_8780 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[12]),
    .I2(basesoc_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_8781 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT56  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_value_status[28]),
    .I3(basesoc_value_status[20]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT54_8781 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55_8782 )
  );
  LUT6 #(
    .INIT ( 64'h2022202020202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT57  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53_8780 ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT55_8782 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h0000B0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61  (
    .I0(basesoc_reload_storage_full_21_2624),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I2(basesoc_reload_storage_full_29_2616),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT6 ),
    .I1(basesoc_reload_storage_full_13_2632),
    .I2(basesoc_reload_storage_full[5]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_8784 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_8785 ),
    .I1(basesoc_load_storage_full_29_2584),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_load_storage_full_21_2592),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT61_8784 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_8786 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[13]),
    .I2(basesoc_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_8787 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT66  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_value_status[29]),
    .I3(basesoc_value_status[21]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT64_8787 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65_8788 )
  );
  LUT6 #(
    .INIT ( 64'h2022202020202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT67  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63_8786 ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT65_8788 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h0000B0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71  (
    .I0(basesoc_reload_storage_full_22_2623),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I2(basesoc_reload_storage_full_30_2615),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT7 ),
    .I1(basesoc_reload_storage_full_14_2631),
    .I2(basesoc_reload_storage_full[6]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_8790 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72_8791 ),
    .I1(basesoc_load_storage_full_30_2583),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_load_storage_full_22_2591),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT71_8790 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73_8792 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[14]),
    .I2(basesoc_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74_8793 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT76  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_value_status[30]),
    .I3(basesoc_value_status[22]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT74_8793 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_8794 )
  );
  LUT6 #(
    .INIT ( 64'h2022202020202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT77  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73_8792 ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT75_8794 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h0000B0BB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81  (
    .I0(basesoc_reload_storage_full_23_2622),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I2(basesoc_reload_storage_full_31_2614),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8088AAAAA0A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT8 ),
    .I1(basesoc_reload_storage_full_15_2630),
    .I2(basesoc_reload_storage_full[7]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT1111 ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_8796 )
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82_8797 ),
    .I1(basesoc_load_storage_full_31_2582),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_load_storage_full_23_2590),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT81_8796 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83_8798 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_value_status[15]),
    .I2(basesoc_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84_8799 )
  );
  LUT6 #(
    .INIT ( 64'h5410FEBA54105410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT86  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_value_status[31]),
    .I3(basesoc_value_status[23]),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT84_8799 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_8800 )
  );
  LUT6 #(
    .INIT ( 64'h2022202020202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT87  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83_8798 ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT119 ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT85_8800 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFCFEECEAF8FAE8E ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_value_status[16]),
    .I4(basesoc_en_storage_full_2289),
    .I5(basesoc_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11 )
  );
  LUT3 #(
    .INIT ( 8'hA2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT15  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_8803 ),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I2(basesoc_reload_storage_full_24_2621),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14_8804 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[0]),
    .I3(basesoc_dat_w[64]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata1),
    .O(half_rate_phy_dfi_p0_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_2443),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_18_2523),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[18]),
    .I3(basesoc_dat_w[82]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata10),
    .O(half_rate_phy_dfi_p0_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_2442),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_19_2522),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[19]),
    .I3(basesoc_dat_w[83]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata11),
    .O(half_rate_phy_dfi_p0_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[1]),
    .I3(basesoc_dat_w[65]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata12),
    .O(half_rate_phy_dfi_p0_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_2441),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_20_2521),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[20]),
    .I3(basesoc_dat_w[84]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata13),
    .O(half_rate_phy_dfi_p0_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_2440),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_21_2520),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[21]),
    .I3(basesoc_dat_w[85]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata14),
    .O(half_rate_phy_dfi_p0_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_2439),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_22_2519),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[22]),
    .I3(basesoc_dat_w[86]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata15),
    .O(half_rate_phy_dfi_p0_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_2438),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_23_2518),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[23]),
    .I3(basesoc_dat_w[87]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata16),
    .O(half_rate_phy_dfi_p0_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_2437),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_24_2517),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[24]),
    .I3(basesoc_dat_w[88]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata17),
    .O(half_rate_phy_dfi_p0_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_2436),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_25_2516),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[25]),
    .I3(basesoc_dat_w[89]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata18),
    .O(half_rate_phy_dfi_p0_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_2435),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_26_2515),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[26]),
    .I3(basesoc_dat_w[90]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata19),
    .O(half_rate_phy_dfi_p0_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_2451),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_10_2531),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[10]),
    .I3(basesoc_dat_w[74]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata2),
    .O(half_rate_phy_dfi_p0_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_2434),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_27_2514),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[27]),
    .I3(basesoc_dat_w[91]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata20),
    .O(half_rate_phy_dfi_p0_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_2433),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_28_2513),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[28]),
    .I3(basesoc_dat_w[92]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata21),
    .O(half_rate_phy_dfi_p0_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_2432),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_29_2512),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[29]),
    .I3(basesoc_dat_w[93]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata22),
    .O(half_rate_phy_dfi_p0_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[2]),
    .I3(basesoc_dat_w[66]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata23),
    .O(half_rate_phy_dfi_p0_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_2431),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_30_2511),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[30]),
    .I3(basesoc_dat_w[94]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata24),
    .O(half_rate_phy_dfi_p0_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_2430),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_31_2510),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[31]),
    .I3(basesoc_dat_w[95]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata25),
    .O(half_rate_phy_dfi_p0_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[3]),
    .I3(basesoc_dat_w[67]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata26),
    .O(half_rate_phy_dfi_p0_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[4]),
    .I3(basesoc_dat_w[68]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata27),
    .O(half_rate_phy_dfi_p0_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[5]),
    .I3(basesoc_dat_w[69]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata28),
    .O(half_rate_phy_dfi_p0_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[6]),
    .I3(basesoc_dat_w[70]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata29),
    .O(half_rate_phy_dfi_p0_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_2450),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_11_2530),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[11]),
    .I3(basesoc_dat_w[75]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata3),
    .O(half_rate_phy_dfi_p0_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[7]),
    .I3(basesoc_dat_w[71]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata30),
    .O(half_rate_phy_dfi_p0_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_2453),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_8_2533),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[8]),
    .I3(basesoc_dat_w[72]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata31),
    .O(half_rate_phy_dfi_p0_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_2452),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_9_2532),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[9]),
    .I3(basesoc_dat_w[73]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata32),
    .O(half_rate_phy_dfi_p0_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_2449),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_12_2529),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[12]),
    .I3(basesoc_dat_w[76]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata4),
    .O(half_rate_phy_dfi_p0_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_2448),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_13_2528),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[13]),
    .I3(basesoc_dat_w[77]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata5),
    .O(half_rate_phy_dfi_p0_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_2447),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_14_2527),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[14]),
    .I3(basesoc_dat_w[78]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata6),
    .O(half_rate_phy_dfi_p0_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_2446),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_15_2526),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[15]),
    .I3(basesoc_dat_w[79]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata7),
    .O(half_rate_phy_dfi_p0_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_2445),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_16_2525),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[16]),
    .I3(basesoc_dat_w[80]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata8),
    .O(half_rate_phy_dfi_p0_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p0_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_2444),
    .I3(basesoc_sdram_phaseinjector2_wrdata_storage_full_17_2524),
    .O(Mmux_half_rate_phy_dfi_p0_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p0_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[17]),
    .I3(basesoc_dat_w[81]),
    .I4(Mmux_half_rate_phy_dfi_p0_wrdata9),
    .O(half_rate_phy_dfi_p0_wrdata[17])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata110 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[0]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata1)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata111 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[32]),
    .I3(basesoc_dat_w[96]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata1),
    .O(half_rate_phy_dfi_p1_wrdata[0])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_2483),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_18_2563),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata10)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata102 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[50]),
    .I3(basesoc_dat_w[114]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata10),
    .O(half_rate_phy_dfi_p1_wrdata[18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata112 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_2482),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_19_2562),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata11)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata113 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[51]),
    .I3(basesoc_dat_w[115]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata11),
    .O(half_rate_phy_dfi_p1_wrdata[19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[1]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata12)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata122 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[33]),
    .I3(basesoc_dat_w[97]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata12),
    .O(half_rate_phy_dfi_p1_wrdata[1])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_2481),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_20_2561),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata13)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata132 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[52]),
    .I3(basesoc_dat_w[116]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata13),
    .O(half_rate_phy_dfi_p1_wrdata[20])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_2480),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_21_2560),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata14)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata142 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[53]),
    .I3(basesoc_dat_w[117]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata14),
    .O(half_rate_phy_dfi_p1_wrdata[21])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_2479),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_22_2559),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata15)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata152 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[54]),
    .I3(basesoc_dat_w[118]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata15),
    .O(half_rate_phy_dfi_p1_wrdata[22])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_2478),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_23_2558),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata16)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata162 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[55]),
    .I3(basesoc_dat_w[119]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata16),
    .O(half_rate_phy_dfi_p1_wrdata[23])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_2477),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_24_2557),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata17)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata172 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[56]),
    .I3(basesoc_dat_w[120]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata17),
    .O(half_rate_phy_dfi_p1_wrdata[24])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_2476),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_25_2556),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata18)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata182 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[57]),
    .I3(basesoc_dat_w[121]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata18),
    .O(half_rate_phy_dfi_p1_wrdata[25])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_2475),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_26_2555),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata19)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata192 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[58]),
    .I3(basesoc_dat_w[122]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata19),
    .O(half_rate_phy_dfi_p1_wrdata[26])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata210 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_2491),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_10_2571),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata2)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata211 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[42]),
    .I3(basesoc_dat_w[106]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata2),
    .O(half_rate_phy_dfi_p1_wrdata[10])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_2474),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_27_2554),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata20)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata202 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[59]),
    .I3(basesoc_dat_w[123]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata20),
    .O(half_rate_phy_dfi_p1_wrdata[27])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata212 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_2473),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_28_2553),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata21)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata213 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[60]),
    .I3(basesoc_dat_w[124]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata21),
    .O(half_rate_phy_dfi_p1_wrdata[28])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_2472),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_29_2552),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata22)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata222 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[61]),
    .I3(basesoc_dat_w[125]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata22),
    .O(half_rate_phy_dfi_p1_wrdata[29])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[2]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata23)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata232 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[34]),
    .I3(basesoc_dat_w[98]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata23),
    .O(half_rate_phy_dfi_p1_wrdata[2])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_2471),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_30_2551),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata24)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata242 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[62]),
    .I3(basesoc_dat_w[126]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata24),
    .O(half_rate_phy_dfi_p1_wrdata[30])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_2470),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_31_2550),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata25)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata252 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[63]),
    .I3(basesoc_dat_w[127]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata25),
    .O(half_rate_phy_dfi_p1_wrdata[31])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[3]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata26)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata262 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[35]),
    .I3(basesoc_dat_w[99]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata26),
    .O(half_rate_phy_dfi_p1_wrdata[3])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[4]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata27)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata272 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[36]),
    .I3(basesoc_dat_w[100]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata27),
    .O(half_rate_phy_dfi_p1_wrdata[4])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[5]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata28)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata282 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[37]),
    .I3(basesoc_dat_w[101]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata28),
    .O(half_rate_phy_dfi_p1_wrdata[5])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[6]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata29)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata292 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[38]),
    .I3(basesoc_dat_w[102]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata29),
    .O(half_rate_phy_dfi_p1_wrdata[6])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata33 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_2490),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_11_2570),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata3)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata34 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[43]),
    .I3(basesoc_dat_w[107]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata3),
    .O(half_rate_phy_dfi_p1_wrdata[11])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full[7]),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata30)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata302 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[39]),
    .I3(basesoc_dat_w[103]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata30),
    .O(half_rate_phy_dfi_p1_wrdata[7])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_2493),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_8_2573),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata31)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata312 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[40]),
    .I3(basesoc_dat_w[104]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata31),
    .O(half_rate_phy_dfi_p1_wrdata[8])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_2492),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_9_2572),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata32)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata322 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[41]),
    .I3(basesoc_dat_w[105]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata32),
    .O(half_rate_phy_dfi_p1_wrdata[9])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_2489),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_12_2569),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata4)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata42 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[44]),
    .I3(basesoc_dat_w[108]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata4),
    .O(half_rate_phy_dfi_p1_wrdata[12])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_2488),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_13_2568),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata5)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata52 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[45]),
    .I3(basesoc_dat_w[109]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata5),
    .O(half_rate_phy_dfi_p1_wrdata[13])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_2487),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_14_2567),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata6)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata62 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[46]),
    .I3(basesoc_dat_w[110]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata6),
    .O(half_rate_phy_dfi_p1_wrdata[14])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_2486),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_15_2566),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata7)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata72 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[47]),
    .I3(basesoc_dat_w[111]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata7),
    .O(half_rate_phy_dfi_p1_wrdata[15])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_2485),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_16_2565),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata8)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata82 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[48]),
    .I3(basesoc_dat_w[112]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata8),
    .O(half_rate_phy_dfi_p1_wrdata[16])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  Mmux_half_rate_phy_dfi_p1_wrdata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(phase_sel_256),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_2484),
    .I3(basesoc_sdram_phaseinjector3_wrdata_storage_full_17_2564),
    .O(Mmux_half_rate_phy_dfi_p1_wrdata9)
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  Mmux_half_rate_phy_dfi_p1_wrdata92 (
    .I0(Mmux_half_rate_phy_dfi_p0_wrdata114),
    .I1(phase_sel_256),
    .I2(basesoc_dat_w[49]),
    .I3(basesoc_dat_w[113]),
    .I4(Mmux_half_rate_phy_dfi_p1_wrdata9),
    .O(half_rate_phy_dfi_p1_wrdata[17])
  );
  LUT5 #(
    .INIT ( 32'h22222000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11  (
    .I0(opsisi2c_storage_full_2219),
    .I1(N1414),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT1 ),
    .I3(opsis_i2c_slave_addr_storage_full[0]),
    .I4(opsis_i2c_status_storage_full[0]),
    .I5(opsis_i2c_master_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_8873 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT13  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_fx2_reset_storage_full_2203),
    .I3(opsisi2c_storage_full_2219),
    .I4(opsis_i2c_shift_reg_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_8874 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT14  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT11_8873 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT12_8874 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(opsis_i2c_status_storage_full[1]),
    .I3(opsis_i2c_master_storage_full[1]),
    .I4(opsis_i2c_slave_addr_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h2A22222208000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT22  (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[1]),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[6]),
    .I4(opsis_i2c_slave_addr_storage_full[6]),
    .I5(opsis_i2c_master_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[5]),
    .I4(opsis_i2c_slave_addr_storage_full[5]),
    .I5(opsis_i2c_master_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[4]),
    .I4(opsis_i2c_slave_addr_storage_full[4]),
    .I5(opsis_i2c_master_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[3]),
    .I4(opsis_i2c_slave_addr_storage_full[3]),
    .I5(opsis_i2c_master_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h2921090128200800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(opsis_i2c_shift_reg_storage_full[2]),
    .I4(opsis_i2c_slave_addr_storage_full[2]),
    .I5(opsis_i2c_master_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(suart_rx_pending_2312),
    .I3(memdat_3[1]),
    .I4(suart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT42  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(suart_rx_fifo_readable_2314),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFBFBBA9AFAFABA9A ))
  \opsisi2c_state_FSM_FFd4-In11  (
    .I0(opsisi2c_state_FSM_FFd3_1303),
    .I1(opsisi2c_state_FSM_FFd4_1304),
    .I2(opsisi2c_state_FSM_FFd2_1302),
    .I3(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I4(opsisi2c_state_FSM_FFd1_1301),
    .I5(opsis_i2c_scl_r_937),
    .O(\opsisi2c_state_FSM_FFd4-In11_8882 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \opsisi2c_state_FSM_FFd4-In12  (
    .I0(opsis_i2c_status_storage_full[1]),
    .I1(opsis_i2c_is_read_1499),
    .O(\opsisi2c_state_FSM_FFd4-In12_8883 )
  );
  LUT6 #(
    .INIT ( 64'hFF11BA1155111011 ))
  \opsisi2c_state_FSM_FFd4-In13  (
    .I0(opsisi2c_state_FSM_FFd3_1303),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I2(opsisi2c_state_FSM_FFd1_1301),
    .I3(opsisi2c_state_FSM_FFd2_1302),
    .I4(\opsisi2c_state_FSM_FFd4-In12_8883 ),
    .I5(opsis_i2c_scl_r_937),
    .O(\opsisi2c_state_FSM_FFd4-In13_8884 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \opsisi2c_state_FSM_FFd4-In14  (
    .I0(\opsisi2c_state_FSM_FFd4-In11_8882 ),
    .I1(opsis_i2c_scl_i_1489),
    .I2(opsis_i2c_sda_i_1490),
    .I3(opsis_i2c_sda_r_938),
    .I4(opsisi2c_state_FSM_FFd4_1304),
    .I5(\opsisi2c_state_FSM_FFd4-In13_8884 ),
    .O(\opsisi2c_state_FSM_FFd4-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0100010101010101 ))
  \opsisi2c_state_FSM_FFd1-In31  (
    .I0(opsisi2c_state_FSM_FFd3_1303),
    .I1(opsis_i2c_status_storage_full[0]),
    .I2(opsis_i2c_is_read_1499),
    .I3(opsis_i2c_sda_i_1490),
    .I4(opsis_i2c_scl_i_1489),
    .I5(opsis_i2c_sda_r_938),
    .O(\opsisi2c_state_FSM_FFd1-In31_8885 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd1-In32  (
    .I0(opsis_i2c_sda_r_938),
    .I1(opsis_i2c_scl_i_1489),
    .I2(opsis_i2c_sda_i_1490),
    .I3(opsisi2c_state_FSM_FFd3_1303),
    .I4(opsis_i2c_scl_r_937),
    .O(\opsisi2c_state_FSM_FFd1-In32_8886 )
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \opsisi2c_state_FSM_FFd1-In33  (
    .I0(opsisi2c_state_FSM_FFd4_1304),
    .I1(opsisi2c_state_FSM_FFd2_1302),
    .I2(\opsisi2c_state_FSM_FFd1-In31_8885 ),
    .I3(\opsisi2c_state_FSM_FFd1-In32_8886 ),
    .O(\opsisi2c_state_FSM_FFd1-In33_8887 )
  );
  LUT4 #(
    .INIT ( 16'hEEEF ))
  \opsisi2c_state_FSM_FFd1-In34  (
    .I0(opsisi2c_state_FSM_FFd4_1304),
    .I1(opsisi2c_state_FSM_FFd3_1303),
    .I2(opsis_i2c_scl_r_937),
    .I3(opsisi2c_state_FSM_FFd2_1302),
    .O(\opsisi2c_state_FSM_FFd1-In34_8888 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA2A8808 ))
  \opsisi2c_state_FSM_FFd1-In35  (
    .I0(opsisi2c_state_FSM_FFd1_1301),
    .I1(opsis_i2c_scl_i_1489),
    .I2(opsis_i2c_sda_r_938),
    .I3(opsis_i2c_sda_i_1490),
    .I4(\opsisi2c_state_FSM_FFd1-In34_8888 ),
    .I5(\opsisi2c_state_FSM_FFd1-In33_8887 ),
    .O(\opsisi2c_state_FSM_FFd1-In3 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \opsisi2c_state_FSM_FFd2-In51  (
    .I0(opsis_i2c_scl_i_1489),
    .I1(opsisi2c_state_FSM_FFd1_1301),
    .I2(opsisi2c_state_FSM_FFd3_1303),
    .I3(opsisi2c_state_FSM_FFd4_1304),
    .O(\opsisi2c_state_FSM_FFd2-In51_8889 )
  );
  LUT5 #(
    .INIT ( 32'hAAAA8880 ))
  \opsisi2c_state_FSM_FFd2-In52  (
    .I0(opsisi2c_state_FSM_FFd2_1302),
    .I1(\opsisi2c_state_FSM_FFd2-In2 ),
    .I2(opsis_i2c_is_read_1499),
    .I3(opsis_i2c_status_storage_full[0]),
    .I4(\opsisi2c_state_FSM_FFd2-In51_8889 ),
    .O(\opsisi2c_state_FSM_FFd2-In52_8890 )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \opsisi2c_state_FSM_FFd2-In53  (
    .I0(opsisi2c_state_FSM_FFd3_1303),
    .I1(opsis_i2c_scl_r_937),
    .I2(opsisi2c_state_FSM_FFd4_1304),
    .I3(opsisi2c_state_FSM_FFd1_1301),
    .I4(opsis_i2c_scl_i_1489),
    .O(\opsisi2c_state_FSM_FFd2-In53_8891 )
  );
  LUT6 #(
    .INIT ( 64'hFD88AAAAA888AAAA ))
  \opsisi2c_state_FSM_FFd2-In54  (
    .I0(opsisi2c_state_FSM_FFd2_1302),
    .I1(opsisi2c_state_FSM_FFd1_1301),
    .I2(opsis_i2c_scl_r_937),
    .I3(opsisi2c_state_FSM_FFd3_1303),
    .I4(opsisi2c_state_FSM_FFd4_1304),
    .I5(opsis_i2c_scl_i_1489),
    .O(\opsisi2c_state_FSM_FFd2-In54_8892 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF8A ))
  \opsisi2c_state_FSM_FFd2-In55  (
    .I0(\opsisi2c_state_FSM_FFd2-In54_8892 ),
    .I1(opsis_i2c_sda_i_1490),
    .I2(opsis_i2c_sda_r_938),
    .I3(\opsisi2c_state_FSM_FFd2-In53_8891 ),
    .I4(\opsisi2c_state_FSM_FFd2-In52_8890 ),
    .O(\opsisi2c_state_FSM_FFd2-In5 )
  );
  LUT5 #(
    .INIT ( 32'h00202020 ))
  basesoc_port_cmd_ready1 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sdram_bankmachine2_req_lock),
    .I2(basesoc_port_cmd_ready12),
    .I3(\n0763<3>1 ),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_8893)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4440 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I1(_n6512[0]),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_port_cmd_ready14_6164),
    .I5(basesoc_port_cmd_ready1_8893),
    .O(basesoc_port_cmd_ready5_8894)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_port_cmd_ready3_6160),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_port_cmd_ready2_6136),
    .I5(basesoc_port_cmd_ready5_8894),
    .O(basesoc_port_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8895 ),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6184 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8896 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In3  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_5236 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In2_8896 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA008000800080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8897 ),
    .I1(basesoc_sdram_choose_req_ce),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6185 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8898 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I3(N1138),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_5238 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8900 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8901 ),
    .I2(basesoc_sdram_choose_cmd_ce),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8902 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF5D08 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In11 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In3_8902 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .O(N1140)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAA8880 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In11  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I3(N1140),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5260 )
  );
  LUT4 #(
    .INIT ( 16'h5540 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In2  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8905 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8904 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd4-In2_8905 ),
    .I2(basesoc_sdram_choose_req_ce),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8906 )
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(cache_state_FSM_FFd3_5192),
    .I1(_n6512[23]),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I3(\cache_state_FSM_FFd3-In1 ),
    .I4(basesoc_slave_sel[4]),
    .I5(cache_state_FSM_FFd1_1349),
    .O(\cache_state_FSM_FFd3-In2_8908 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_5193),
    .I2(cache_state_FSM_FFd3_5192),
    .I3(cache_state_FSM_FFd1_1349),
    .I4(\cache_state_FSM_FFd3-In2_8908 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(bankmachine6_state_FSM_FFd2_5228),
    .I4(bankmachine0_state_FSM_FFd1_1308),
    .I5(bankmachine0_state_FSM_FFd2_5203),
    .O(\multiplexer_state_FSM_FFd2-In1_8909 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .I1(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .I2(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .O(\multiplexer_state_FSM_FFd2-In3_8911 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .I1(bankmachine6_state_FSM_FFd2_5228),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(bankmachine6_state_FSM_FFd3_5227),
    .I4(bankmachine0_state_FSM_FFd3_5202),
    .I5(bankmachine0_state_FSM_FFd2_5203),
    .O(\multiplexer_state_FSM_FFd1-In11_8913 )
  );
  LUT5 #(
    .INIT ( 32'h7FFFFFFF ))
  \multiplexer_state_FSM_FFd1-In12  (
    .I0(_n6995),
    .I1(_n6977),
    .I2(_n6919),
    .I3(_n7460),
    .I4(_n7303),
    .O(\multiplexer_state_FSM_FFd1-In12_8914 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In13  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .I1(bankmachine0_state_FSM_FFd1_1308),
    .I2(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .I4(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .O(\multiplexer_state_FSM_FFd1-In13_8915 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFDFFFFFF ))
  \multiplexer_state_FSM_FFd1-In14  (
    .I0(_n6999),
    .I1(\multiplexer_state_FSM_FFd1-In11_8913 ),
    .I2(\multiplexer_state_FSM_FFd1-In13_8915 ),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .I4(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .I5(\multiplexer_state_FSM_FFd1-In12_8914 ),
    .O(\multiplexer_state_FSM_FFd1-In1 )
  );
  LUT6 #(
    .INIT ( 64'hB000BBBBFFFFFFFF ))
  \opsisi2c_state_FSM_FFd3-In31  (
    .I0(opsis_i2c_sda_i_1490),
    .I1(opsis_i2c_sda_r_938),
    .I2(opsis_i2c_scl_r_937),
    .I3(opsisi2c_state_FSM_FFd2_1302),
    .I4(opsisi2c_state_FSM_FFd4_1304),
    .I5(opsis_i2c_scl_i_1489),
    .O(\opsisi2c_state_FSM_FFd3-In31_8916 )
  );
  LUT6 #(
    .INIT ( 64'hAA08FAF8AA08AA08 ))
  \opsisi2c_state_FSM_FFd3-In32  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(\opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_13_o ),
    .I2(opsisi2c_state_FSM_FFd2_1302),
    .I3(opsisi2c_state_FSM_FFd1_1301),
    .I4(opsis_i2c_status_storage_full[1]),
    .I5(opsis_i2c_is_read_1499),
    .O(\opsisi2c_state_FSM_FFd3-In32_8917 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \opsisi2c_state_FSM_FFd3-In33  (
    .I0(\opsisi2c_state_FSM_FFd3-In32_8917 ),
    .I1(\opsisi2c_state_FSM_FFd2-In2 ),
    .I2(opsisi2c_state_FSM_FFd4_1304),
    .I3(\opsisi2c_state_FSM_FFd3-In31_8916 ),
    .I4(opsisi2c_state_FSM_FFd3_1303),
    .O(\opsisi2c_state_FSM_FFd3-In3 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \spiflash_counter[7]_GND_1_o_equal_1713_o<7>_SW0  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[6]),
    .O(N1142)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \spiflash_counter[7]_GND_1_o_equal_1713_o<7>  (
    .I0(spiflash_counter[3]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(N1142),
    .I5(spiflash_counter[5]),
    .O(\spiflash_counter[7]_GND_1_o_equal_1713_o )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \spiflash_counter[7]_PWR_1_o_equal_1717_o<7>_SW0  (
    .I0(spiflash_counter[7]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[6]),
    .O(N1144)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \spiflash_counter[7]_PWR_1_o_equal_1717_o<7>  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[4]),
    .I4(spiflash_counter[3]),
    .I5(N1144),
    .O(\spiflash_counter[7]_PWR_1_o_equal_1717_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_read_available),
    .I1(basesoc_sdram_time0[4]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[3]),
    .I4(basesoc_sdram_time0[2]),
    .I5(basesoc_sdram_time0[1]),
    .O(N1146)
  );
  LUT6 #(
    .INIT ( 64'hC4C4C4C4C5C4C4C4 ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(\multiplexer_state_FSM_FFd1-In1 ),
    .I4(basesoc_sdram_write_available),
    .I5(N1146),
    .O(\multiplexer_state_FSM_FFd1-In_4039 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o1 (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(basesoc_sdram_bankmachine3_row_hit),
    .I2(_n7041),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1824),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I5(basesoc_sdram_bankmachine3_row_opened_2333),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o1_8921)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o2 (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(basesoc_sdram_bankmachine4_row_hit),
    .I2(_n7048),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1870),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I5(basesoc_sdram_bankmachine4_row_opened_2338),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o2_8922)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o3 (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(basesoc_sdram_bankmachine7_row_hit),
    .I2(_n6926),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_2008),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I5(basesoc_sdram_bankmachine7_row_opened_2353),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o3_8923)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o4 (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(_n7020),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1778),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I5(basesoc_sdram_bankmachine2_row_opened_2328),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o4_8924)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o5 (
    .I0(roundrobin0_grant_roundrobin7_grant_OR_551_o1_8921),
    .I1(roundrobin0_grant_roundrobin7_grant_OR_551_o2_8922),
    .I2(roundrobin0_grant_roundrobin7_grant_OR_551_o3_8923),
    .I3(roundrobin0_grant_roundrobin7_grant_OR_551_o4_8924),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o5_8925)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o6 (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(basesoc_sdram_bankmachine5_row_hit),
    .I2(_n6544),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1916),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I5(basesoc_sdram_bankmachine5_row_opened_2343),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o6_8926)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o7 (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(basesoc_sdram_bankmachine1_row_hit),
    .I2(_n6841),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1732),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I5(basesoc_sdram_bankmachine1_row_opened_2323),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o7_8927)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o8 (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(basesoc_sdram_bankmachine6_row_hit),
    .I2(_n6530),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1962),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I5(basesoc_sdram_bankmachine6_row_opened_2348),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o8_8928)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o9 (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(basesoc_sdram_bankmachine0_row_hit),
    .I2(_n6537),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1686),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I5(basesoc_sdram_bankmachine0_row_opened_2318),
    .O(roundrobin0_grant_roundrobin7_grant_OR_551_o9_8929)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_551_o10 (
    .I0(new_master_wdata_ready0_BRB0_9981),
    .I1(new_master_wdata_ready0_BRB1_9982),
    .I2(new_master_wdata_ready0_BRB2_9983),
    .I3(new_master_wdata_ready0_BRB3_9984),
    .I4(new_master_wdata_ready0_BRB4_9985),
    .I5(new_master_wdata_ready0_BRB5_9986),
    .O(new_master_wdata_ready0)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o1 (
    .I0(new_master_rdata_valid1_BRB5_10041),
    .I1(new_master_rdata_valid1_BRB30_10042),
    .I2(new_master_rdata_valid1_BRB31_10043),
    .I3(new_master_rdata_valid1_BRB32_10044),
    .I4(new_master_rdata_valid1_BRB33_10045),
    .I5(new_master_rdata_valid1_BRB34_10046),
    .O(N1577)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o2 (
    .I0(new_master_rdata_valid1_BRB6_10047),
    .I1(new_master_rdata_valid1_BRB35_10048),
    .I2(new_master_rdata_valid1_BRB36_10049),
    .I3(new_master_rdata_valid1_BRB37_10050),
    .I4(new_master_rdata_valid1_BRB38_10051),
    .I5(new_master_rdata_valid1_BRB39_10052),
    .O(N1578)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o3 (
    .I0(new_master_rdata_valid1_BRB7_10053),
    .I1(new_master_rdata_valid1_BRB40_10054),
    .I2(new_master_rdata_valid1_BRB41_10055),
    .I3(new_master_rdata_valid1_BRB42_10056),
    .I4(new_master_rdata_valid1_BRB43_10057),
    .I5(new_master_rdata_valid1_BRB44_10058),
    .O(N1579)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o4 (
    .I0(new_master_rdata_valid1_BRB8_10059),
    .I1(new_master_rdata_valid1_BRB45_10060),
    .I2(new_master_rdata_valid1_BRB46_10061),
    .I3(new_master_rdata_valid1_BRB47_10062),
    .I4(new_master_rdata_valid1_BRB48_10063),
    .I5(new_master_rdata_valid1_BRB49_10064),
    .O(N1580)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o5 (
    .I0(new_master_rdata_valid2_BRB6_10007),
    .I1(new_master_rdata_valid2_BRB7_10008),
    .I2(new_master_rdata_valid2_BRB8_10009),
    .I3(new_master_rdata_valid2_BRB9_10010),
    .O(N1575)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o6 (
    .I0(new_master_rdata_valid2_BRB3_10035),
    .I1(new_master_rdata_valid2_BRB25_10036),
    .I2(new_master_rdata_valid2_BRB26_10037),
    .I3(new_master_rdata_valid2_BRB27_10038),
    .I4(new_master_rdata_valid2_BRB28_10039),
    .I5(new_master_rdata_valid2_BRB29_10040),
    .O(N1576)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o7 (
    .I0(new_master_rdata_valid2_BRB4_10017),
    .I1(new_master_rdata_valid2_BRB10_10018),
    .I2(new_master_rdata_valid2_BRB11_10019),
    .I3(new_master_rdata_valid2_BRB12_10020),
    .I4(new_master_rdata_valid2_BRB13_10021),
    .I5(new_master_rdata_valid2_BRB14_10022),
    .O(N1572)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o8 (
    .I0(new_master_rdata_valid2_BRB1_10023),
    .I1(new_master_rdata_valid2_BRB15_10024),
    .I2(new_master_rdata_valid2_BRB16_10025),
    .I3(new_master_rdata_valid2_BRB17_10026),
    .I4(new_master_rdata_valid2_BRB18_10027),
    .I5(new_master_rdata_valid2_BRB19_10028),
    .O(N1573)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o9 (
    .I0(new_master_rdata_valid2_BRB2_10029),
    .I1(new_master_rdata_valid2_BRB20_10030),
    .I2(new_master_rdata_valid2_BRB21_10031),
    .I3(new_master_rdata_valid2_BRB22_10032),
    .I4(new_master_rdata_valid2_BRB23_10033),
    .I5(new_master_rdata_valid2_BRB24_10034),
    .O(N1574)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  roundrobin0_grant_roundrobin7_grant_OR_558_o10 (
    .I0(new_master_rdata_valid3_BRB0_10000),
    .I1(new_master_rdata_valid3_BRB1_10001),
    .I2(new_master_rdata_valid3_BRB2_10002),
    .I3(new_master_rdata_valid3_BRB3_10003),
    .I4(new_master_rdata_valid3_BRB4_10004),
    .I5(new_master_rdata_valid3_BRB5_10005),
    .O(new_master_rdata_valid3)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_port_cmd_ready14_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N1148)
  );
  LUT6 #(
    .INIT ( 64'h0008000000080008 ))
  basesoc_port_cmd_ready14 (
    .I0(basesoc_port_cmd_ready12),
    .I1(n0765),
    .I2(rhs_array_muxed44[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I4(N1148),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready14_6164)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  basesoc_port_cmd_ready32 (
    .I0(n0765),
    .I1(basesoc_sdram_bankmachine7_req_lock),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(basesoc_sdram_bankmachine6_req_lock),
    .I4(basesoc_sdram_bankmachine5_req_lock),
    .I5(N1150),
    .O(basesoc_port_cmd_ready32_6186)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT6_SW0  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[0]),
    .O(N1152)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT8_SW0  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[0]),
    .O(N1154)
  );
  LUT6 #(
    .INIT ( 64'h1050145014501450 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT8  (
    .I0(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I1(spiflash_counter[6]),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[7]_GND_1_o_add_1718_OUT_cy<5> ),
    .I4(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_6135 ),
    .I5(N1154),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT311_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .O(N1156)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF0202CE02 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT311  (
    .I0(_n120051_6133),
    .I1(\basesoc_interface_adr[2] ),
    .I2(N1156),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I4(\basesoc_interface_adr[5] ),
    .I5(_n11993),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT311_6177 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFEAAAEFAF ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<1>2  (
    .I0(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>1 ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(N1158),
    .I5(_n12044),
    .O(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<1>2_6141 )
  );
  LUT6 #(
    .INIT ( 64'h4D48454045404540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT11  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_en_storage_full_2288),
    .I2(\basesoc_interface_adr[1] ),
    .I3(spiflash_bitbang_storage_full[0]),
    .I4(N1411),
    .I5(spiflash_bitbang_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_8938 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_1234),
    .I1(memadr_2[2]),
    .I2(memadr_2[0]),
    .I3(memadr_2[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_8939 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_8938 ),
    .I1(\basesoc_csrcon_dat_r<0>2_8939 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N1160)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1234),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[4]),
    .I5(N1160),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>_SW0  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .O(N1162)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>  (
    .I0(memadr_2[0]),
    .I1(basesoc_csrbankarray_sel_r_1234),
    .I2(memadr_2[1]),
    .I3(memadr_2[2]),
    .I4(N1162),
    .I5(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed10_INV_389_o (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(N1164),
    .I5(multiplexer_state_FSM_FFd1_1346),
    .O(array_muxed10_INV_389_o_3516)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed11_INV_390_o (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I4(N1166),
    .I5(multiplexer_state_FSM_FFd1_1346),
    .O(array_muxed11_INV_390_o_3517)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF7FFA2AA ))
  array_muxed12_INV_391_o (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(N1168),
    .I5(multiplexer_state_FSM_FFd1_1346),
    .O(array_muxed12_INV_391_o_3518)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n10405_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[1]),
    .O(N1170)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAEAFFFFFFFF ))
  _n10405_inv (
    .I0(N1170),
    .I1(multiplexer_state_FSM_FFd2_1347),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(multiplexer_state_FSM_FFd1_1346),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1_6137 ),
    .O(_n10405_inv_4011)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine0_state_FSM_FFd3-In1  (
    .I0(bankmachine0_state_FSM_FFd3_5202),
    .I1(bankmachine0_state_FSM_FFd2_5203),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I4(basesoc_sdram_bankmachine0_row_opened_2318),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(\bankmachine0_state_FSM_FFd3-In1_8946 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine0_state_FSM_FFd3-In2  (
    .I0(bankmachine0_state_FSM_FFd2_5203),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(basesoc_sdram_bankmachine0_trascon_ready_2322),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .I4(bankmachine0_state_FSM_FFd1_1308),
    .I5(\bankmachine0_state_FSM_FFd3-In1_8946 ),
    .O(\bankmachine0_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine0_row_hit),
    .I1(bankmachine0_state_FSM_FFd2_5203),
    .I2(bankmachine0_state_FSM_FFd3_5202),
    .I3(N1172),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2322),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_6150)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_cmd_ready),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I3(bankmachine0_state_FSM_FFd2_5203),
    .I4(basesoc_sdram_bankmachine0_trascon_ready_2322),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .O(\bankmachine0_state_FSM_FFd1-In1_8948 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine0_state_FSM_FFd1-In2  (
    .I0(bankmachine0_state_FSM_FFd3_5202),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(bankmachine0_state_FSM_FFd2_5203),
    .I4(\bankmachine0_state_FSM_FFd1-In1_8948 ),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .I1(basesoc_sdram_bankmachine0_trascon_ready_2322),
    .O(N1174)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I1(bankmachine0_state_FSM_FFd1_1308),
    .I2(bankmachine0_state_FSM_FFd3_5202),
    .I3(bankmachine0_state_FSM_FFd2_5203),
    .I4(N1174),
    .I5(basesoc_sdram_cmd_valid_mmx_out),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine1_state_FSM_FFd3-In1  (
    .I0(bankmachine1_state_FSM_FFd3_5207),
    .I1(bankmachine1_state_FSM_FFd2_5208),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I4(basesoc_sdram_bankmachine1_row_opened_2323),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(\bankmachine1_state_FSM_FFd3-In1_8950 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine1_state_FSM_FFd3-In2  (
    .I0(bankmachine1_state_FSM_FFd2_5208),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(basesoc_sdram_bankmachine1_trascon_ready_2327),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .I4(bankmachine1_state_FSM_FFd1_1310),
    .I5(\bankmachine1_state_FSM_FFd3-In1_8950 ),
    .O(\bankmachine1_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(bankmachine1_state_FSM_FFd2_5208),
    .I2(bankmachine1_state_FSM_FFd3_5207),
    .I3(N1176),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2327),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_6151)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_cmd_ready),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I3(bankmachine1_state_FSM_FFd2_5208),
    .I4(basesoc_sdram_bankmachine1_trascon_ready_2327),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .O(\bankmachine1_state_FSM_FFd1-In1_8952 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine1_state_FSM_FFd1-In2  (
    .I0(bankmachine1_state_FSM_FFd3_5207),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(bankmachine1_state_FSM_FFd2_5208),
    .I4(\bankmachine1_state_FSM_FFd1-In1_8952 ),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .I1(basesoc_sdram_bankmachine1_trascon_ready_2327),
    .O(N1178)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I1(bankmachine1_state_FSM_FFd1_1310),
    .I2(bankmachine1_state_FSM_FFd3_5207),
    .I3(bankmachine1_state_FSM_FFd2_5208),
    .I4(N1178),
    .I5(basesoc_sdram_cmd_valid_mmx_out1),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine2_state_FSM_FFd3-In1  (
    .I0(bankmachine2_state_FSM_FFd3_5197),
    .I1(bankmachine2_state_FSM_FFd2_5198),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I4(basesoc_sdram_bankmachine2_row_opened_2328),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(\bankmachine2_state_FSM_FFd3-In1_8954 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine2_state_FSM_FFd3-In2  (
    .I0(bankmachine2_state_FSM_FFd2_5198),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(basesoc_sdram_bankmachine2_trascon_ready_2332),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .I4(bankmachine2_state_FSM_FFd1_1312),
    .I5(\bankmachine2_state_FSM_FFd3-In1_8954 ),
    .O(\bankmachine2_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine2_row_hit),
    .I1(bankmachine2_state_FSM_FFd2_5198),
    .I2(bankmachine2_state_FSM_FFd3_5197),
    .I3(N1180),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2332),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_6152)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_cmd_ready),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I3(bankmachine2_state_FSM_FFd2_5198),
    .I4(basesoc_sdram_bankmachine2_trascon_ready_2332),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .O(\bankmachine2_state_FSM_FFd1-In1_8956 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine2_state_FSM_FFd1-In2  (
    .I0(bankmachine2_state_FSM_FFd3_5197),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(bankmachine2_state_FSM_FFd2_5198),
    .I4(\bankmachine2_state_FSM_FFd1-In1_8956 ),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .I1(basesoc_sdram_bankmachine2_trascon_ready_2332),
    .O(N1182)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I1(bankmachine2_state_FSM_FFd1_1312),
    .I2(bankmachine2_state_FSM_FFd3_5197),
    .I3(bankmachine2_state_FSM_FFd2_5198),
    .I4(N1182),
    .I5(basesoc_sdram_cmd_valid_mmx_out2),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine3_state_FSM_FFd3-In1  (
    .I0(bankmachine3_state_FSM_FFd3_5217),
    .I1(bankmachine3_state_FSM_FFd2_5218),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I4(basesoc_sdram_bankmachine3_row_opened_2333),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(\bankmachine3_state_FSM_FFd3-In1_8958 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine3_state_FSM_FFd3-In2  (
    .I0(bankmachine3_state_FSM_FFd2_5218),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(basesoc_sdram_bankmachine3_trascon_ready_2337),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .I4(bankmachine3_state_FSM_FFd1_1314),
    .I5(\bankmachine3_state_FSM_FFd3-In1_8958 ),
    .O(\bankmachine3_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(bankmachine3_state_FSM_FFd2_5218),
    .I2(bankmachine3_state_FSM_FFd3_5217),
    .I3(N1184),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2337),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_6153)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine3_cmd_ready),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I3(bankmachine3_state_FSM_FFd2_5218),
    .I4(basesoc_sdram_bankmachine3_trascon_ready_2337),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .O(\bankmachine3_state_FSM_FFd1-In1_8960 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine3_state_FSM_FFd1-In2  (
    .I0(bankmachine3_state_FSM_FFd3_5217),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(bankmachine3_state_FSM_FFd2_5218),
    .I4(\bankmachine3_state_FSM_FFd1-In1_8960 ),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .I1(basesoc_sdram_bankmachine3_trascon_ready_2337),
    .O(N1186)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I1(bankmachine3_state_FSM_FFd1_1314),
    .I2(bankmachine3_state_FSM_FFd3_5217),
    .I3(bankmachine3_state_FSM_FFd2_5218),
    .I4(N1186),
    .I5(basesoc_sdram_cmd_valid_mmx_out3),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine4_state_FSM_FFd3-In1  (
    .I0(bankmachine4_state_FSM_FFd3_5222),
    .I1(bankmachine4_state_FSM_FFd2_5223),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I4(basesoc_sdram_bankmachine4_row_opened_2338),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(\bankmachine4_state_FSM_FFd3-In1_8962 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine4_state_FSM_FFd3-In2  (
    .I0(bankmachine4_state_FSM_FFd2_5223),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(basesoc_sdram_bankmachine4_trascon_ready_2342),
    .I3(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .I4(bankmachine4_state_FSM_FFd1_1316),
    .I5(\bankmachine4_state_FSM_FFd3-In1_8962 ),
    .O(\bankmachine4_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine4_row_hit),
    .I1(bankmachine4_state_FSM_FFd2_5223),
    .I2(bankmachine4_state_FSM_FFd3_5222),
    .I3(N1188),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2342),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .O(Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_6154)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine4_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine4_cmd_ready),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I3(bankmachine4_state_FSM_FFd2_5223),
    .I4(basesoc_sdram_bankmachine4_trascon_ready_2342),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .O(\bankmachine4_state_FSM_FFd1-In1_8964 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine4_state_FSM_FFd1-In2  (
    .I0(bankmachine4_state_FSM_FFd3_5222),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(bankmachine4_state_FSM_FFd2_5223),
    .I4(\bankmachine4_state_FSM_FFd1-In1_8964 ),
    .O(\bankmachine4_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .I1(basesoc_sdram_bankmachine4_trascon_ready_2342),
    .O(N1190)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I1(bankmachine4_state_FSM_FFd1_1316),
    .I2(bankmachine4_state_FSM_FFd3_5222),
    .I3(bankmachine4_state_FSM_FFd2_5223),
    .I4(N1190),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(basesoc_sdram_bankmachine4_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine5_state_FSM_FFd3-In1  (
    .I0(bankmachine5_state_FSM_FFd3_5212),
    .I1(bankmachine5_state_FSM_FFd2_5213),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I4(basesoc_sdram_bankmachine5_row_opened_2343),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(\bankmachine5_state_FSM_FFd3-In1_8966 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine5_state_FSM_FFd3-In2  (
    .I0(bankmachine5_state_FSM_FFd2_5213),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(basesoc_sdram_bankmachine5_trascon_ready_2347),
    .I3(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .I4(bankmachine5_state_FSM_FFd1_1318),
    .I5(\bankmachine5_state_FSM_FFd3-In1_8966 ),
    .O(\bankmachine5_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine5_row_hit),
    .I1(bankmachine5_state_FSM_FFd2_5213),
    .I2(bankmachine5_state_FSM_FFd3_5212),
    .I3(N1192),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2347),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .O(Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_6155)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine5_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine5_cmd_ready),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I3(bankmachine5_state_FSM_FFd2_5213),
    .I4(basesoc_sdram_bankmachine5_trascon_ready_2347),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .O(\bankmachine5_state_FSM_FFd1-In1_8968 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine5_state_FSM_FFd1-In2  (
    .I0(bankmachine5_state_FSM_FFd3_5212),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(bankmachine5_state_FSM_FFd2_5213),
    .I4(\bankmachine5_state_FSM_FFd1-In1_8968 ),
    .O(\bankmachine5_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .I1(basesoc_sdram_bankmachine5_trascon_ready_2347),
    .O(N1194)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I1(bankmachine5_state_FSM_FFd1_1318),
    .I2(bankmachine5_state_FSM_FFd3_5212),
    .I3(bankmachine5_state_FSM_FFd2_5213),
    .I4(N1194),
    .I5(basesoc_sdram_cmd_valid_mmx_out5),
    .O(basesoc_sdram_bankmachine5_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine6_state_FSM_FFd3-In1  (
    .I0(bankmachine6_state_FSM_FFd3_5227),
    .I1(bankmachine6_state_FSM_FFd2_5228),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I4(basesoc_sdram_bankmachine6_row_opened_2348),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(\bankmachine6_state_FSM_FFd3-In1_8970 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine6_state_FSM_FFd3-In2  (
    .I0(bankmachine6_state_FSM_FFd2_5228),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(basesoc_sdram_bankmachine6_trascon_ready_2352),
    .I3(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .I4(bankmachine6_state_FSM_FFd1_1320),
    .I5(\bankmachine6_state_FSM_FFd3-In1_8970 ),
    .O(\bankmachine6_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine6_row_hit),
    .I1(bankmachine6_state_FSM_FFd2_5228),
    .I2(bankmachine6_state_FSM_FFd3_5227),
    .I3(N1196),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2352),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .O(Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_6156)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine6_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine6_cmd_ready),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I3(bankmachine6_state_FSM_FFd2_5228),
    .I4(basesoc_sdram_bankmachine6_trascon_ready_2352),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .O(\bankmachine6_state_FSM_FFd1-In1_8972 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine6_state_FSM_FFd1-In2  (
    .I0(bankmachine6_state_FSM_FFd3_5227),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(bankmachine6_state_FSM_FFd2_5228),
    .I4(\bankmachine6_state_FSM_FFd1-In1_8972 ),
    .O(\bankmachine6_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .I1(basesoc_sdram_bankmachine6_trascon_ready_2352),
    .O(N1198)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I1(bankmachine6_state_FSM_FFd1_1320),
    .I2(bankmachine6_state_FSM_FFd3_5227),
    .I3(bankmachine6_state_FSM_FFd2_5228),
    .I4(N1198),
    .I5(basesoc_sdram_cmd_valid_mmx_out6),
    .O(basesoc_sdram_bankmachine6_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'h0000010001000100 ))
  \bankmachine7_state_FSM_FFd3-In1  (
    .I0(bankmachine7_state_FSM_FFd3_5232),
    .I1(bankmachine7_state_FSM_FFd2_5233),
    .I2(basesoc_sdram_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I4(basesoc_sdram_bankmachine7_row_opened_2353),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(\bankmachine7_state_FSM_FFd3-In1_8974 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF8888ECCC ))
  \bankmachine7_state_FSM_FFd3-In2  (
    .I0(bankmachine7_state_FSM_FFd2_5233),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(basesoc_sdram_bankmachine7_trascon_ready_2357),
    .I3(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .I4(bankmachine7_state_FSM_FFd1_1322),
    .I5(\bankmachine7_state_FSM_FFd3-In1_8974 ),
    .O(\bankmachine7_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'hC0C2000200020002 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11 (
    .I0(basesoc_sdram_bankmachine7_row_hit),
    .I1(bankmachine7_state_FSM_FFd2_5233),
    .I2(bankmachine7_state_FSM_FFd3_5232),
    .I3(N1200),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2357),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .O(Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_6157)
  );
  LUT6 #(
    .INIT ( 64'hBB80008000800080 ))
  \bankmachine7_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine7_cmd_ready),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I3(bankmachine7_state_FSM_FFd2_5233),
    .I4(basesoc_sdram_bankmachine7_trascon_ready_2357),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .O(\bankmachine7_state_FSM_FFd1-In1_8976 )
  );
  LUT5 #(
    .INIT ( 32'h4F4F4044 ))
  \bankmachine7_state_FSM_FFd1-In2  (
    .I0(bankmachine7_state_FSM_FFd3_5232),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(bankmachine7_state_FSM_FFd2_5233),
    .I4(\bankmachine7_state_FSM_FFd1-In1_8976 ),
    .O(\bankmachine7_state_FSM_FFd1-In )
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .I1(basesoc_sdram_bankmachine7_trascon_ready_2357),
    .O(N1202)
  );
  LUT6 #(
    .INIT ( 64'h0020302000233023 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_valid1 (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I1(bankmachine7_state_FSM_FFd1_1322),
    .I2(bankmachine7_state_FSM_FFd3_5232),
    .I3(bankmachine7_state_FSM_FFd2_5233),
    .I4(N1202),
    .I5(basesoc_sdram_cmd_valid_mmx_out7),
    .O(basesoc_sdram_bankmachine7_cmd_valid)
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  _n11003_inv_SW0 (
    .I0(opsisi2c_state_FSM_FFd2_1302),
    .I1(opsisi2c_state_FSM_FFd4_1304),
    .I2(opsis_i2c_scl_i_1489),
    .O(N1208)
  );
  LUT6 #(
    .INIT ( 64'hFFFF045004500450 ))
  _n11003_inv (
    .I0(N1208),
    .I1(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I2(opsisi2c_state_FSM_FFd1_1301),
    .I3(opsisi2c_state_FSM_FFd3_1303),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .O(_n11003_inv_4022)
  );
  LUT6 #(
    .INIT ( 64'h1111111111101111 ))
  basesoc_port_cmd_ready41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(basesoc_port_cmd_ready41_8979)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  basesoc_port_cmd_ready42 (
    .I0(basesoc_port_cmd_ready41_8979),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(basesoc_port_cmd_ready42_8980)
  );
  LUT6 #(
    .INIT ( 64'h0808080808080888 ))
  basesoc_port_cmd_ready43 (
    .I0(basesoc_port_cmd_ready32_6186),
    .I1(basesoc_port_cmd_ready42_8980),
    .I2(litedramwishbone2native_state_FSM_FFd3_3083),
    .I3(rhs_array_muxed44[9]),
    .I4(_n6512[0]),
    .I5(rhs_array_muxed44[10]),
    .O(basesoc_port_cmd_ready4)
  );
  LUT6 #(
    .INIT ( 64'h5555555DFFFFFFFF ))
  basesoc_port_cmd_ready3_SW0 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_port_cmd_ready32_6186),
    .O(N1212)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  basesoc_port_cmd_ready3 (
    .I0(n0503),
    .I1(_n6512[0]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I5(N1212),
    .O(basesoc_port_cmd_ready3_6160)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(N1214)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFB ))
  basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I1(n0503),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I5(N1214),
    .O(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank1_lock_OR_430_o_3707)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT21  (
    .I0(_n11960),
    .I1(dna_status[33]),
    .I2(_n11972),
    .I3(dna_status[1]),
    .I4(_n119571_FRB_3358),
    .I5(dna_status[41]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF444044404440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I2(dna_status[25]),
    .I3(\basesoc_interface_adr[4] ),
    .I4(_n119691),
    .I5(dna_status[9]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT21_8984 )
  );
  LUT6 #(
    .INIT ( 64'h4545050544400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[49]),
    .I4(dna_status[17]),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22_8985 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFF54 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT24  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT22_8985 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT21_8984 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT2 ),
    .I4(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>1 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23_8986 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>13  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>13_8988 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT511 ),
    .I1(_n120351_FRB_3356),
    .I2(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>13_8988 ),
    .I3(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>12_8987 ),
    .O(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>1 )
  );
  LUT5 #(
    .INIT ( 32'h02820280 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT11  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT12  (
    .I0(_n12005),
    .I1(_n120171),
    .I2(\basesoc_interface_adr[3] ),
    .I3(_n11960),
    .I4(dna_status[32]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT1 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT11_8990 )
  );
  LUT6 #(
    .INIT ( 64'h8888888080888080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[16]),
    .I5(dna_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT12_8991 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT14  (
    .I0(_n120351_FRB_3356),
    .I1(_n12044),
    .I2(_n12002),
    .I3(_n12008),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13_8992 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT15  (
    .I0(_n119691),
    .I1(\basesoc_interface_adr[5] ),
    .I2(dna_status[8]),
    .I3(_n11993),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT12_8991 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT13_8992 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT14_8993 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT16  (
    .I0(_n119571_FRB_3358),
    .I1(dna_status[40]),
    .I2(_n11963),
    .I3(dna_status[24]),
    .I4(_n11954),
    .I5(dna_status[48]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT15_8994 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT17  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT611 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT11_8990 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT14_8993 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT15_8994 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(dna_status[37]),
    .I3(dna_status[5]),
    .I4(dna_status[21]),
    .I5(dna_status[53]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT64  (
    .I0(_n119571_FRB_3358),
    .I1(dna_status[45]),
    .I2(_n11963),
    .I3(dna_status[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63_8997 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT65  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT611 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63_8997 ),
    .I3(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<1>2_6141 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62_8996 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT81  (
    .I0(_n11975),
    .I1(_n11960),
    .I2(dna_status[39]),
    .I3(_n11963),
    .I4(dna_status[31]),
    .I5(_n11993),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT82  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT312 ),
    .I1(_n11966),
    .I2(dna_status[23]),
    .I3(_n11972),
    .I4(dna_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT81_8999 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT85  (
    .I0(_n12023),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT83 ),
    .I2(_n12029),
    .I3(_n11999),
    .I4(_n119571_FRB_3358),
    .I5(dna_status[47]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT84_9001 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT86  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT611 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT8 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT81_8999 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT84_9001 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT71  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(dna_status[38]),
    .I2(dna_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'hBCBC3C3CA8882000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT72  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[22]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT7 ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT71_9003 )
  );
  LUT6 #(
    .INIT ( 64'h5555554055405540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT73  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT117 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT71_9003 ),
    .I4(_n119691),
    .I5(dna_status[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT72_9004 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFEFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT74  (
    .I0(_n12005),
    .I1(_n11975),
    .I2(_n11993),
    .I3(_n12008),
    .I4(_n11963),
    .I5(dna_status[30]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT73_9005 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT75  (
    .I0(_n11954),
    .I1(dna_status[54]),
    .I2(_n119571_FRB_3358),
    .I3(dna_status[46]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT74_9006 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT76  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<1>2_6141 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT73_9005 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT74_9006 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT72_9004 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT31  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT311_6177 ),
    .I1(_n11954),
    .I2(dna_status[50]),
    .I3(_n119571_FRB_3358),
    .I4(dna_status[42]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h8080880880808000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT32  (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[2]),
    .I4(\basesoc_interface_adr[5] ),
    .I5(dna_status[34]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT31_9008 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAABA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT33  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT31_9008 ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(_n120051_6133),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT312 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT32_9009 )
  );
  LUT5 #(
    .INIT ( 32'hEEEEFEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT34  (
    .I0(_n12023),
    .I1(_n120351_FRB_3356),
    .I2(_n119691),
    .I3(dna_status[10]),
    .I4(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT33_9010 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT35  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT32_9009 ),
    .I1(_n11966),
    .I2(dna_status[18]),
    .I3(_n11963),
    .I4(dna_status[26]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT33_9010 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT34_9011 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT36  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT3 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT34_9011 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF88A888A888A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT41  (
    .I0(_n120051_6133),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(dna_status[3]),
    .I5(_n11972),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43  (
    .I0(_n11975),
    .I1(_n11960),
    .I2(dna_status[35]),
    .I3(_n119571_FRB_3358),
    .I4(dna_status[43]),
    .I5(_n120351_FRB_3356),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42 )
  );
  LUT5 #(
    .INIT ( 32'h54504440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT44  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(dna_status[27]),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9014 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT51  (
    .I0(_n11966),
    .I1(dna_status[20]),
    .I2(_n11972),
    .I3(dna_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT52  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT511 ),
    .I1(_n11954),
    .I2(dna_status[52]),
    .I3(_n119571_FRB_3358),
    .I4(dna_status[44]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT51_9016 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT53  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT52_9017 )
  );
  LUT6 #(
    .INIT ( 64'h2020280820202000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT54  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(dna_status[12]),
    .I4(\basesoc_interface_adr[5] ),
    .I5(dna_status[36]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT53_9018 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAA80AA80AA80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT55  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT52_9017 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT53_9018 ),
    .I4(dna_status[28]),
    .I5(_n11963),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT54_9019 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF0880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT56  (
    .I0(_n120051_6133),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(_n11984),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT55_9020 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT58  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT51_9016 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT55_9020 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT56_9021 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT54_9019 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2111 (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .O(Mmux_array_muxed211)
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  Mmux_array_muxed2112 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .O(Mmux_array_muxed2111_9023)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFEAEAEA ))
  Mmux_array_muxed2113 (
    .I0(Mmux_array_muxed2111_9023),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I5(Mmux_array_muxed211),
    .O(Mmux_array_muxed2112_9024)
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  Mmux_array_muxed2114 (
    .I0(array_muxed17_INV_392_o2),
    .I1(multiplexer_state_FSM_FFd3_1348),
    .I2(rhs_array_muxed10),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I4(Mmux_array_muxed2112_9024),
    .I5(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(array_muxed21)
  );
  LUT5 #(
    .INIT ( 32'hAAA8A8A8 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_SF2),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6184 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_9026 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22222220 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In4_9026 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9025 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_9027 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF2E222E222E22 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I1(basesoc_sdram_choose_cmd_ce),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In5_9027 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In )
  );
  LUT6 #(
    .INIT ( 64'h7707077722020222 ))
  \minerva_cpu/f/Mmux_$18_valid$8_Select_3_o1  (
    .I0(\minerva_cpu/d_stall ),
    .I1(N1218),
    .I2(\minerva_cpu/x/valid$1_7368 ),
    .I3(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I4(\minerva_cpu/$135 ),
    .I5(\minerva_cpu/a/valid_7375 ),
    .O(\minerva_cpu/f/$18_valid$8_Select_3_o )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result273  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result271 ),
    .I2(\minerva_cpu/n1099 [2]),
    .O(\minerva_cpu/$next\x_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result263  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result261 ),
    .I2(\minerva_cpu/n1099 [1]),
    .O(\minerva_cpu/$next\x_result [3])
  );
  LUT4 #(
    .INIT ( 16'h8E06 ))
  \minerva_cpu/Mmux_$next\x_result231  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/$164 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/Mmux_$next\x_result23 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result233  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result231_9032 ),
    .I2(\minerva_cpu/n1099 [0]),
    .O(\minerva_cpu/$next\x_result [2])
  );
  LUT6 #(
    .INIT ( 64'h1110001055544454 ))
  \minerva_cpu/Mmux_$next\x_result1  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/payload__logic$59_7133 ),
    .I2(\minerva_cpu/adder_result[0] ),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [0]),
    .I5(N1222),
    .O(\minerva_cpu/$next\x_result [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src281  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [12]),
    .O(\minerva_cpu/Mmux_$next\d_src28 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src283  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src281_9035 ),
    .I3(\minerva_cpu/$next\x_result [12]),
    .I4(\minerva_cpu/Mmux_$next\d_src28 ),
    .O(\minerva_cpu/Mmux_$next\d_src282_9036 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src284  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [12]),
    .I3(\minerva_cpu/exception/mepc_r__value [12]),
    .I4(\minerva_cpu/exception/mscratch_r__value [12]),
    .I5(\minerva_cpu/exception/mstatus_r__mpp [1]),
    .O(\minerva_cpu/Mmux_$next\d_src283_9037 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src285  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [10]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src283_9037 ),
    .O(\minerva_cpu/Mmux_$next\d_src284_9038 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src286  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src284_9038 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [12]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src285_9039 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src287  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [12]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [12]),
    .I5(\minerva_cpu/Mmux_$next\d_src285_9039 ),
    .O(\minerva_cpu/Mmux_$next\d_src286_9040 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src288  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src286_9040 ),
    .I3(\minerva_cpu/$next\x_csr_result [12]),
    .I4(\minerva_cpu/Mmux_$next\d_src282_9036 ),
    .O(\minerva_cpu/$next\d_src2 [12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2641  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [9]),
    .O(\minerva_cpu/Mmux_$next\d_src264_9041 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2642  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src264_9041 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [9]),
    .O(\minerva_cpu/Mmux_$next\d_src2641_9042 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2643  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [9]),
    .I3(\minerva_cpu/exception/mepc_r__value [9]),
    .I4(\minerva_cpu/exception/mtvec_r__base [7]),
    .O(\minerva_cpu/Mmux_$next\d_src2642_9043 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2644  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__seie_7481 ),
    .I3(\minerva_cpu/exception/mip_r__seip_7471 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [9]),
    .O(\minerva_cpu/Mmux_$next\d_src2643_9044 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src2645  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2643_9044 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2642_9043 ),
    .O(\minerva_cpu/Mmux_$next\d_src2644_9045 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src2646  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2644_9045 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [9]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2641_9042 ),
    .I5(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/Mmux_$next\d_src2645_9046 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src2649  (
    .I0(\minerva_cpu/Mmux_$next\d_src2647 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [9]),
    .I4(\minerva_cpu/Mmux_$next\d_src2645_9046 ),
    .O(\minerva_cpu/$next\d_src2 [9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2621  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [8]),
    .O(\minerva_cpu/Mmux_$next\d_src262_9048 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2622  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src262_9048 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [8]),
    .O(\minerva_cpu/Mmux_$next\d_src2621_9049 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2623  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__ueie_7482 ),
    .I3(\minerva_cpu/exception/mip_r__ueip_7472 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [8]),
    .I5(\minerva_cpu/exception/mstatus_r__spp_7496 ),
    .O(\minerva_cpu/Mmux_$next\d_src2622_9050 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2624  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [8]),
    .I3(\minerva_cpu/exception/mepc_r__value [8]),
    .I4(\minerva_cpu/exception/mtvec_r__base [6]),
    .O(\minerva_cpu/Mmux_$next\d_src2623_9051 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src2625  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2622_9050 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2623_9051 ),
    .O(\minerva_cpu/Mmux_$next\d_src2624_9052 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src2626  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2624_9052 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [8]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2621_9049 ),
    .I5(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/Mmux_$next\d_src2625_9053 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src2629  (
    .I0(\minerva_cpu/Mmux_$next\d_src2627 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [8]),
    .I4(\minerva_cpu/Mmux_$next\d_src2625_9053 ),
    .O(\minerva_cpu/$next\d_src2 [8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2601  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [7]),
    .O(\minerva_cpu/Mmux_$next\d_src260 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2602  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src260 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [7]),
    .O(\minerva_cpu/Mmux_$next\d_src2601_9056 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2603  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__mtie_7483 ),
    .I3(\minerva_cpu/exception/mip_r__mtip_7473 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [7]),
    .I5(\minerva_cpu/exception/mstatus_r__mpie_7497 ),
    .O(\minerva_cpu/Mmux_$next\d_src2602_9057 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2604  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [7]),
    .I3(\minerva_cpu/exception/mepc_r__value [7]),
    .I4(\minerva_cpu/exception/mtvec_r__base [5]),
    .O(\minerva_cpu/Mmux_$next\d_src2603_9058 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src2605  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2602_9057 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2603_9058 ),
    .O(\minerva_cpu/Mmux_$next\d_src2604_9059 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src2606  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2604_9059 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [7]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2601_9056 ),
    .I5(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/Mmux_$next\d_src2605_9060 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src2609  (
    .I0(\minerva_cpu/Mmux_$next\d_src2607 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [7]),
    .I4(\minerva_cpu/Mmux_$next\d_src2605_9060 ),
    .O(\minerva_cpu/$next\d_src2 [7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src261  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [11]),
    .O(\minerva_cpu/Mmux_$next\d_src26 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src262  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src26 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [11]),
    .O(\minerva_cpu/Mmux_$next\d_src261_9063 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src263  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__meie_7480 ),
    .I3(\minerva_cpu/exception/mip_r__meip_7470 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [11]),
    .I5(\minerva_cpu/exception/mstatus_r__mpp [0]),
    .O(\minerva_cpu/Mmux_$next\d_src263_9064 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src264  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [11]),
    .I3(\minerva_cpu/exception/mepc_r__value [11]),
    .I4(\minerva_cpu/exception/mtvec_r__base [9]),
    .O(\minerva_cpu/Mmux_$next\d_src265_9065 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src265  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src263_9064 ),
    .I4(\minerva_cpu/Mmux_$next\d_src265_9065 ),
    .O(\minerva_cpu/Mmux_$next\d_src266_9066 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src266  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src266_9066 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [11]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src261_9063 ),
    .I5(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/Mmux_$next\d_src267 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src269  (
    .I0(\minerva_cpu/Mmux_$next\d_src269_9068 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [11]),
    .I4(\minerva_cpu/Mmux_$next\d_src267 ),
    .O(\minerva_cpu/$next\d_src2 [11])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2581  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/decoder_rs2_re ),
    .I2(\minerva_cpu/decoder_immediate [6]),
    .O(\minerva_cpu/Mmux_$next\d_src258 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2583  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2581_9070 ),
    .I3(\minerva_cpu/$next\x_result [6]),
    .I4(\minerva_cpu/Mmux_$next\d_src258 ),
    .O(\minerva_cpu/Mmux_$next\d_src2582_9071 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2584  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [6]),
    .I3(\minerva_cpu/exception/mepc_r__value [6]),
    .I4(\minerva_cpu/exception/mtvec_r__base [4]),
    .O(\minerva_cpu/Mmux_$next\d_src2583_9072 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/Mmux_$next\d_src2585  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/exception/mscratch_r__value [6]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2583_9072 ),
    .O(\minerva_cpu/Mmux_$next\d_src2584_9073 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/Mmux_$next\d_src2586  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [6]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I4(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2584_9073 ),
    .O(\minerva_cpu/Mmux_$next\d_src2585_9074 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2587  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [6]),
    .O(\minerva_cpu/Mmux_$next\d_src2586_9075 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2588  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src2586_9075 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [6]),
    .O(\minerva_cpu/Mmux_$next\d_src2587_9076 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA82220 ))
  \minerva_cpu/Mmux_$next\d_src2589  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2585_9074 ),
    .I3(\minerva_cpu/Mmux_$next\d_src2587_9076 ),
    .I4(\minerva_cpu/$next\x_csr_result [6]),
    .I5(\minerva_cpu/Mmux_$next\d_src2582_9071 ),
    .O(\minerva_cpu/$next\d_src2 [6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2561  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [5]),
    .O(\minerva_cpu/Mmux_$next\d_src256 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2562  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src256 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [5]),
    .O(\minerva_cpu/Mmux_$next\d_src2561_9078 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2563  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__stie_7484 ),
    .I3(\minerva_cpu/exception/mip_r__stip_7474 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [5]),
    .I5(\minerva_cpu/exception/mstatus_r__spie_7498 ),
    .O(\minerva_cpu/Mmux_$next\d_src2562_9079 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2564  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [5]),
    .I3(\minerva_cpu/exception/mepc_r__value [5]),
    .I4(\minerva_cpu/exception/mtvec_r__base [3]),
    .O(\minerva_cpu/Mmux_$next\d_src2563_9080 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src2565  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2562_9079 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2563_9080 ),
    .O(\minerva_cpu/Mmux_$next\d_src2564_9081 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src2566  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2564_9081 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [5]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2561_9078 ),
    .I5(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/Mmux_$next\d_src2565_9082 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src2569  (
    .I0(\minerva_cpu/Mmux_$next\d_src2567 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [5]),
    .I4(\minerva_cpu/Mmux_$next\d_src2565_9082 ),
    .O(\minerva_cpu/$next\d_src2 [5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2541  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [4]),
    .O(\minerva_cpu/Mmux_$next\d_src254 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2542  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src254 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [4]),
    .O(\minerva_cpu/Mmux_$next\d_src2541_9085 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2543  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__utie_7485 ),
    .I3(\minerva_cpu/exception/mip_r__utip_7475 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [4]),
    .I5(\minerva_cpu/exception/mstatus_r__upie_7499 ),
    .O(\minerva_cpu/Mmux_$next\d_src2542_9086 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2544  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [4]),
    .I3(\minerva_cpu/exception/mepc_r__value [4]),
    .I4(\minerva_cpu/exception/mtvec_r__base [2]),
    .O(\minerva_cpu/Mmux_$next\d_src2543_9087 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src2545  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2542_9086 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2543_9087 ),
    .O(\minerva_cpu/Mmux_$next\d_src2544_9088 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src2546  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2544_9088 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [4]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2541_9085 ),
    .I5(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/Mmux_$next\d_src2545_9089 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src2549  (
    .I0(\minerva_cpu/Mmux_$next\d_src2547 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [4]),
    .I4(\minerva_cpu/Mmux_$next\d_src2545_9089 ),
    .O(\minerva_cpu/$next\d_src2 [4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2521  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [3]),
    .O(\minerva_cpu/Mmux_$next\d_src252 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2522  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src252 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [3]),
    .O(\minerva_cpu/Mmux_$next\d_src2521_9092 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2523  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__msie_7486 ),
    .I3(\minerva_cpu/exception/mip_r__msip_7476 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [3]),
    .I5(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .O(\minerva_cpu/Mmux_$next\d_src2522_9093 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2524  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [3]),
    .I3(\minerva_cpu/exception/mepc_r__value [3]),
    .I4(\minerva_cpu/exception/mtvec_r__base [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2523_9094 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src2525  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2522_9093 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2523_9094 ),
    .O(\minerva_cpu/Mmux_$next\d_src2524_9095 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src2526  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2524_9095 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [3]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2521_9092 ),
    .I5(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/Mmux_$next\d_src2525_9096 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src2529  (
    .I0(\minerva_cpu/Mmux_$next\d_src2527 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [3]),
    .I4(\minerva_cpu/Mmux_$next\d_src2525_9096 ),
    .O(\minerva_cpu/$next\d_src2 [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2503  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2501_9099 ),
    .I3(\minerva_cpu/$next\x_result [31]),
    .I4(\minerva_cpu/Mmux_$next\d_src250 ),
    .O(\minerva_cpu/Mmux_$next\d_src2502_9100 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2504  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__mxl [1]),
    .I3(\minerva_cpu/exception/mepc_r__value [31]),
    .I4(\minerva_cpu/exception/mscratch_r__value [31]),
    .I5(\minerva_cpu/exception/mstatus_r__sd_7489 ),
    .O(\minerva_cpu/Mmux_$next\d_src2503_9101 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2505  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [29]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2503_9101 ),
    .O(\minerva_cpu/Mmux_$next\d_src2504_9102 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2506  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2504_9102 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__interrupt_7479 ),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2505_9103 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2507  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [31]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [31]),
    .I5(\minerva_cpu/Mmux_$next\d_src2505_9103 ),
    .O(\minerva_cpu/Mmux_$next\d_src2506_9104 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2508  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2506_9104 ),
    .I3(\minerva_cpu/$next\x_csr_result [31]),
    .I4(\minerva_cpu/Mmux_$next\d_src2502_9100 ),
    .O(\minerva_cpu/$next\d_src2 [31])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2483  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2481_9106 ),
    .I3(\minerva_cpu/$next\x_result [30]),
    .I4(\minerva_cpu/Mmux_$next\d_src248_9105 ),
    .O(\minerva_cpu/Mmux_$next\d_src2482_9107 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2484  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__mxl [0]),
    .I3(\minerva_cpu/exception/mepc_r__value [30]),
    .I4(\minerva_cpu/exception/mtvec_r__base [28]),
    .O(\minerva_cpu/Mmux_$next\d_src2483_9108 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/Mmux_$next\d_src2485  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/exception/mscratch_r__value [30]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2483_9108 ),
    .O(\minerva_cpu/Mmux_$next\d_src2484_9109 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/Mmux_$next\d_src2486  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [30]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I4(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2484_9109 ),
    .O(\minerva_cpu/Mmux_$next\d_src2485_9110 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2487  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [30]),
    .O(\minerva_cpu/Mmux_$next\d_src2486_9111 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2488  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src2486_9111 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [30]),
    .O(\minerva_cpu/Mmux_$next\d_src2487_9112 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA82220 ))
  \minerva_cpu/Mmux_$next\d_src2489  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2485_9110 ),
    .I3(\minerva_cpu/Mmux_$next\d_src2487_9112 ),
    .I4(\minerva_cpu/$next\x_csr_result [30]),
    .I5(\minerva_cpu/Mmux_$next\d_src2482_9107 ),
    .O(\minerva_cpu/$next\d_src2 [30])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2461  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/decoder_rs2_re ),
    .I2(\minerva_cpu/decoder_immediate [2]),
    .O(\minerva_cpu/Mmux_$next\d_src246_9113 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2463  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2461_9114 ),
    .I3(\minerva_cpu/$next\x_result [2]),
    .I4(\minerva_cpu/Mmux_$next\d_src246_9113 ),
    .O(\minerva_cpu/Mmux_$next\d_src2462_9115 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2464  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [2]),
    .I3(\minerva_cpu/exception/mepc_r__value [2]),
    .I4(\minerva_cpu/exception/mtvec_r__base [0]),
    .O(\minerva_cpu/Mmux_$next\d_src2463_9116 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/Mmux_$next\d_src2465  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/exception/mscratch_r__value [2]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2463_9116 ),
    .O(\minerva_cpu/Mmux_$next\d_src2464_9117 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/Mmux_$next\d_src2466  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [2]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I4(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2464_9117 ),
    .O(\minerva_cpu/Mmux_$next\d_src2465_9118 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2467  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [2]),
    .O(\minerva_cpu/Mmux_$next\d_src2466_9119 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2468  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src2466_9119 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [2]),
    .O(\minerva_cpu/Mmux_$next\d_src2467_9120 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA82220 ))
  \minerva_cpu/Mmux_$next\d_src2469  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2465_9118 ),
    .I3(\minerva_cpu/Mmux_$next\d_src2467_9120 ),
    .I4(\minerva_cpu/$next\x_csr_result [2]),
    .I5(\minerva_cpu/Mmux_$next\d_src2462_9115 ),
    .O(\minerva_cpu/$next\d_src2 [2])
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  \minerva_cpu/Mmux_$next\d_src2441  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/exception/mepc_r__value [29]),
    .I4(\minerva_cpu/exception/mscratch_r__value [29]),
    .I5(\minerva_cpu/exception/mcause_r__ecode [29]),
    .O(\minerva_cpu/Mmux_$next\d_src244_9121 )
  );
  LUT5 #(
    .INIT ( 32'h8888F888 ))
  \minerva_cpu/Mmux_$next\d_src2442  (
    .I0(\minerva_cpu/Mmux_$next\d_src244_9121 ),
    .I1(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/exception/irq_pending_r__value [29]),
    .I4(\minerva_cpu/payload__instruction$40[24] ),
    .O(\minerva_cpu/Mmux_$next\d_src2441_9122 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \minerva_cpu/Mmux_$next\d_src2443  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/exception/irq_mask_r__value [29]),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/$next\port__data$3<2>21 ),
    .I4(\minerva_cpu/exception/mtvec_r__base [27]),
    .O(\minerva_cpu/Mmux_$next\d_src2442_9123 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \minerva_cpu/Mmux_$next\d_src2444  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2441_9122 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2442_9123 ),
    .I5(\minerva_cpu/$next\x_csr_result [29]),
    .O(\minerva_cpu/Mmux_$next\d_src2443_9124 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA280 ))
  \minerva_cpu/Mmux_$next\d_src2447  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/$next\x_result [29]),
    .I3(\minerva_cpu/Mmux_$next\d_src2445_9126 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2444_9125 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2443_9124 ),
    .O(\minerva_cpu/$next\d_src2 [29])
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  \minerva_cpu/Mmux_$next\d_src2421  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/exception/mepc_r__value [28]),
    .I4(\minerva_cpu/exception/mscratch_r__value [28]),
    .I5(\minerva_cpu/exception/mcause_r__ecode [28]),
    .O(\minerva_cpu/Mmux_$next\d_src242_9127 )
  );
  LUT5 #(
    .INIT ( 32'h8888F888 ))
  \minerva_cpu/Mmux_$next\d_src2422  (
    .I0(\minerva_cpu/Mmux_$next\d_src242_9127 ),
    .I1(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/exception/irq_pending_r__value [28]),
    .I4(\minerva_cpu/payload__instruction$40[24] ),
    .O(\minerva_cpu/Mmux_$next\d_src2421_9128 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \minerva_cpu/Mmux_$next\d_src2423  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/exception/irq_mask_r__value [28]),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/$next\port__data$3<2>21 ),
    .I4(\minerva_cpu/exception/mtvec_r__base [26]),
    .O(\minerva_cpu/Mmux_$next\d_src2422_9129 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \minerva_cpu/Mmux_$next\d_src2424  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2421_9128 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2422_9129 ),
    .I5(\minerva_cpu/$next\x_csr_result [28]),
    .O(\minerva_cpu/Mmux_$next\d_src2423_9130 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA280 ))
  \minerva_cpu/Mmux_$next\d_src2427  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/$next\x_result [28]),
    .I3(\minerva_cpu/Mmux_$next\d_src2425_9132 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2424_9131 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2423_9130 ),
    .O(\minerva_cpu/$next\d_src2 [28])
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  \minerva_cpu/Mmux_$next\d_src2401  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/exception/mepc_r__value [27]),
    .I4(\minerva_cpu/exception/mscratch_r__value [27]),
    .I5(\minerva_cpu/exception/mcause_r__ecode [27]),
    .O(\minerva_cpu/Mmux_$next\d_src240 )
  );
  LUT5 #(
    .INIT ( 32'h8888F888 ))
  \minerva_cpu/Mmux_$next\d_src2402  (
    .I0(\minerva_cpu/Mmux_$next\d_src240 ),
    .I1(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/exception/irq_pending_r__value [27]),
    .I4(\minerva_cpu/payload__instruction$40[24] ),
    .O(\minerva_cpu/Mmux_$next\d_src2401_9134 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \minerva_cpu/Mmux_$next\d_src2403  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/exception/irq_mask_r__value [27]),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/$next\port__data$3<2>21 ),
    .I4(\minerva_cpu/exception/mtvec_r__base [25]),
    .O(\minerva_cpu/Mmux_$next\d_src2402_9135 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \minerva_cpu/Mmux_$next\d_src2404  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2401_9134 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2402_9135 ),
    .I5(\minerva_cpu/$next\x_csr_result [27]),
    .O(\minerva_cpu/Mmux_$next\d_src2403_9136 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA280 ))
  \minerva_cpu/Mmux_$next\d_src2407  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/$next\x_result [27]),
    .I3(\minerva_cpu/Mmux_$next\d_src2405_9138 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2404_9137 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2403_9136 ),
    .O(\minerva_cpu/$next\d_src2 [27])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src241  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/decoder_rs2_re ),
    .I2(\minerva_cpu/decoder_immediate [10]),
    .O(\minerva_cpu/Mmux_$next\d_src24 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src243  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src241_9140 ),
    .I3(\minerva_cpu/$next\x_result [10]),
    .I4(\minerva_cpu/Mmux_$next\d_src24 ),
    .O(\minerva_cpu/Mmux_$next\d_src243_9141 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src244  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [10]),
    .I3(\minerva_cpu/exception/mepc_r__value [10]),
    .I4(\minerva_cpu/exception/mtvec_r__base [8]),
    .O(\minerva_cpu/Mmux_$next\d_src245_9142 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/Mmux_$next\d_src245  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/exception/mscratch_r__value [10]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/Mmux_$next\d_src245_9142 ),
    .O(\minerva_cpu/Mmux_$next\d_src247_9143 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/Mmux_$next\d_src246  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [10]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I4(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I5(\minerva_cpu/Mmux_$next\d_src247_9143 ),
    .O(\minerva_cpu/Mmux_$next\d_src249_9144 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src247  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [10]),
    .O(\minerva_cpu/Mmux_$next\d_src2410 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src248  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src2410 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [10]),
    .O(\minerva_cpu/Mmux_$next\d_src2411 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA82220 ))
  \minerva_cpu/Mmux_$next\d_src249  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src249_9144 ),
    .I3(\minerva_cpu/Mmux_$next\d_src2411 ),
    .I4(\minerva_cpu/$next\x_csr_result [10]),
    .I5(\minerva_cpu/Mmux_$next\d_src243_9141 ),
    .O(\minerva_cpu/$next\d_src2 [10])
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  \minerva_cpu/Mmux_$next\d_src2381  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/exception/mepc_r__value [26]),
    .I4(\minerva_cpu/exception/mscratch_r__value [26]),
    .I5(\minerva_cpu/exception/mcause_r__ecode [26]),
    .O(\minerva_cpu/Mmux_$next\d_src238 )
  );
  LUT5 #(
    .INIT ( 32'h8888F888 ))
  \minerva_cpu/Mmux_$next\d_src2382  (
    .I0(\minerva_cpu/Mmux_$next\d_src238 ),
    .I1(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/exception/irq_pending_r__value [26]),
    .I4(\minerva_cpu/payload__instruction$40[24] ),
    .O(\minerva_cpu/Mmux_$next\d_src2381_9148 )
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \minerva_cpu/Mmux_$next\d_src2383  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/exception/irq_mask_r__value [26]),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/$next\port__data$3<2>21 ),
    .I4(\minerva_cpu/exception/mtvec_r__base [24]),
    .O(\minerva_cpu/Mmux_$next\d_src2382_9149 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \minerva_cpu/Mmux_$next\d_src2384  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2381_9148 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2382_9149 ),
    .I5(\minerva_cpu/$next\x_csr_result [26]),
    .O(\minerva_cpu/Mmux_$next\d_src2383_9150 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA280 ))
  \minerva_cpu/Mmux_$next\d_src2387  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/$next\x_result [26]),
    .I3(\minerva_cpu/Mmux_$next\d_src2385_9152 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2384_9151 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2383_9150 ),
    .O(\minerva_cpu/$next\d_src2 [26])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2363  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2361_9154 ),
    .I3(\minerva_cpu/$next\x_result [25]),
    .I4(\minerva_cpu/Mmux_$next\d_src236 ),
    .O(\minerva_cpu/Mmux_$next\d_src2362_9155 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2364  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [25]),
    .I3(\minerva_cpu/exception/mepc_r__value [25]),
    .I4(\minerva_cpu/exception/mtvec_r__base [23]),
    .O(\minerva_cpu/Mmux_$next\d_src2363_9156 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/Mmux_$next\d_src2365  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/exception/mscratch_r__value [25]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2363_9156 ),
    .O(\minerva_cpu/Mmux_$next\d_src2364_9157 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/Mmux_$next\d_src2366  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [25]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I4(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2364_9157 ),
    .O(\minerva_cpu/Mmux_$next\d_src2365_9158 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2367  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [25]),
    .O(\minerva_cpu/Mmux_$next\d_src2366_9159 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2368  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src2366_9159 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [25]),
    .O(\minerva_cpu/Mmux_$next\d_src2367_9160 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA82220 ))
  \minerva_cpu/Mmux_$next\d_src2369  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2365_9158 ),
    .I3(\minerva_cpu/Mmux_$next\d_src2367_9160 ),
    .I4(\minerva_cpu/$next\x_csr_result [25]),
    .I5(\minerva_cpu/Mmux_$next\d_src2362_9155 ),
    .O(\minerva_cpu/$next\d_src2 [25])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2343  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2341_9162 ),
    .I3(\minerva_cpu/$next\x_result [24]),
    .I4(\minerva_cpu/Mmux_$next\d_src234 ),
    .O(\minerva_cpu/Mmux_$next\d_src2342_9163 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2344  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [24]),
    .I3(\minerva_cpu/exception/mepc_r__value [24]),
    .I4(\minerva_cpu/exception/mtvec_r__base [22]),
    .O(\minerva_cpu/Mmux_$next\d_src2343_9164 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/Mmux_$next\d_src2345  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/exception/mscratch_r__value [24]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2343_9164 ),
    .O(\minerva_cpu/Mmux_$next\d_src2344_9165 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/Mmux_$next\d_src2346  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [24]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I4(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2344_9165 ),
    .O(\minerva_cpu/Mmux_$next\d_src2345_9166 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2347  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [24]),
    .O(\minerva_cpu/Mmux_$next\d_src2346_9167 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2348  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src2346_9167 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [24]),
    .O(\minerva_cpu/Mmux_$next\d_src2347_9168 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA82220 ))
  \minerva_cpu/Mmux_$next\d_src2349  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2345_9166 ),
    .I3(\minerva_cpu/Mmux_$next\d_src2347_9168 ),
    .I4(\minerva_cpu/$next\x_csr_result [24]),
    .I5(\minerva_cpu/Mmux_$next\d_src2342_9163 ),
    .O(\minerva_cpu/$next\d_src2 [24])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2323  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2321_9170 ),
    .I3(\minerva_cpu/$next\x_result [23]),
    .I4(\minerva_cpu/Mmux_$next\d_src232 ),
    .O(\minerva_cpu/Mmux_$next\d_src2322_9171 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2324  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [23]),
    .I3(\minerva_cpu/exception/mepc_r__value [23]),
    .I4(\minerva_cpu/exception/mtvec_r__base [21]),
    .O(\minerva_cpu/Mmux_$next\d_src2323_9172 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/Mmux_$next\d_src2325  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/exception/mscratch_r__value [23]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2323_9172 ),
    .O(\minerva_cpu/Mmux_$next\d_src2324_9173 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/Mmux_$next\d_src2326  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [23]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I4(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I5(\minerva_cpu/Mmux_$next\d_src2324_9173 ),
    .O(\minerva_cpu/Mmux_$next\d_src2325_9174 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2327  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [23]),
    .O(\minerva_cpu/Mmux_$next\d_src2326_9175 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2328  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src2326_9175 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [23]),
    .O(\minerva_cpu/Mmux_$next\d_src2327_9176 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAA82220 ))
  \minerva_cpu/Mmux_$next\d_src2329  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2325_9174 ),
    .I3(\minerva_cpu/Mmux_$next\d_src2327_9176 ),
    .I4(\minerva_cpu/$next\x_csr_result [23]),
    .I5(\minerva_cpu/Mmux_$next\d_src2322_9171 ),
    .O(\minerva_cpu/$next\d_src2 [23])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2303  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2301_9178 ),
    .I3(\minerva_cpu/$next\x_result [22]),
    .I4(\minerva_cpu/Mmux_$next\d_src230 ),
    .O(\minerva_cpu/Mmux_$next\d_src2302_9179 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2304  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [22]),
    .I3(\minerva_cpu/exception/mepc_r__value [22]),
    .I4(\minerva_cpu/exception/mscratch_r__value [22]),
    .I5(\minerva_cpu/exception/mstatus_r__tsr_7490 ),
    .O(\minerva_cpu/Mmux_$next\d_src2303_9180 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2305  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [20]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2303_9180 ),
    .O(\minerva_cpu/Mmux_$next\d_src2304_9181 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2306  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2304_9181 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [22]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2305_9182 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2307  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [22]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [22]),
    .I5(\minerva_cpu/Mmux_$next\d_src2305_9182 ),
    .O(\minerva_cpu/Mmux_$next\d_src2306_9183 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2308  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2306_9183 ),
    .I3(\minerva_cpu/$next\x_csr_result [22]),
    .I4(\minerva_cpu/Mmux_$next\d_src2302_9179 ),
    .O(\minerva_cpu/$next\d_src2 [22])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2283  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2281_9185 ),
    .I3(\minerva_cpu/$next\x_result [21]),
    .I4(\minerva_cpu/Mmux_$next\d_src228_9184 ),
    .O(\minerva_cpu/Mmux_$next\d_src2282_9186 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2284  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [21]),
    .I3(\minerva_cpu/exception/mepc_r__value [21]),
    .I4(\minerva_cpu/exception/mscratch_r__value [21]),
    .I5(\minerva_cpu/exception/mstatus_r__tw_7491 ),
    .O(\minerva_cpu/Mmux_$next\d_src2283_9187 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2285  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [19]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2283_9187 ),
    .O(\minerva_cpu/Mmux_$next\d_src2284_9188 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2286  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2284_9188 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [21]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2285_9189 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2287  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [21]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [21]),
    .I5(\minerva_cpu/Mmux_$next\d_src2285_9189 ),
    .O(\minerva_cpu/Mmux_$next\d_src2286_9190 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2288  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2286_9190 ),
    .I3(\minerva_cpu/$next\x_csr_result [21]),
    .I4(\minerva_cpu/Mmux_$next\d_src2282_9186 ),
    .O(\minerva_cpu/$next\d_src2 [21])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2263  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2261_9192 ),
    .I3(\minerva_cpu/$next\x_result [20]),
    .I4(\minerva_cpu/Mmux_$next\d_src226_9191 ),
    .O(\minerva_cpu/Mmux_$next\d_src2262_9193 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2264  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [20]),
    .I3(\minerva_cpu/exception/mepc_r__value [20]),
    .I4(\minerva_cpu/exception/mscratch_r__value [20]),
    .I5(\minerva_cpu/exception/mstatus_r__tvm_7492 ),
    .O(\minerva_cpu/Mmux_$next\d_src2263_9194 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2265  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [18]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2263_9194 ),
    .O(\minerva_cpu/Mmux_$next\d_src2264_9195 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2266  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2264_9195 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [20]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2265_9196 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2267  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [20]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [20]),
    .I5(\minerva_cpu/Mmux_$next\d_src2265_9196 ),
    .O(\minerva_cpu/Mmux_$next\d_src2266_9197 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2268  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2266_9197 ),
    .I3(\minerva_cpu/$next\x_csr_result [20]),
    .I4(\minerva_cpu/Mmux_$next\d_src2262_9193 ),
    .O(\minerva_cpu/$next\d_src2 [20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src2241  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [1]),
    .O(\minerva_cpu/Mmux_$next\d_src224_9198 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src2242  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src224_9198 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2241_9199 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2243  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__ssie_7487 ),
    .I3(\minerva_cpu/exception/mip_r__ssip_7477 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [1]),
    .I5(\minerva_cpu/exception/mstatus_r__sie_7501 ),
    .O(\minerva_cpu/Mmux_$next\d_src2242_9200 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src2244  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [1]),
    .I3(\minerva_cpu/exception/mepc_r__value [1]),
    .I4(\minerva_cpu/exception/mtvec_r__mode [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2243_9201 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src2245  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src2242_9200 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2243_9201 ),
    .O(\minerva_cpu/Mmux_$next\d_src2244_9202 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src2246  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2244_9202 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [1]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src2241_9199 ),
    .I5(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2245_9203 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src2249  (
    .I0(\minerva_cpu/Mmux_$next\d_src2247_9205 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [1]),
    .I4(\minerva_cpu/Mmux_$next\d_src2245_9203 ),
    .O(\minerva_cpu/$next\d_src2 [1])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2221  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [19]),
    .O(\minerva_cpu/Mmux_$next\d_src222_9206 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2223  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2221_9207 ),
    .I3(\minerva_cpu/$next\x_result [19]),
    .I4(\minerva_cpu/Mmux_$next\d_src222_9206 ),
    .O(\minerva_cpu/Mmux_$next\d_src2222_9208 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2224  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [19]),
    .I3(\minerva_cpu/exception/mepc_r__value [19]),
    .I4(\minerva_cpu/exception/mscratch_r__value [19]),
    .I5(\minerva_cpu/exception/mstatus_r__mxr_7493 ),
    .O(\minerva_cpu/Mmux_$next\d_src2223_9209 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2225  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [17]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2223_9209 ),
    .O(\minerva_cpu/Mmux_$next\d_src2224_9210 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2226  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2224_9210 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [19]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2225_9211 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2227  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [19]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [19]),
    .I5(\minerva_cpu/Mmux_$next\d_src2225_9211 ),
    .O(\minerva_cpu/Mmux_$next\d_src2226_9212 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2228  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2226_9212 ),
    .I3(\minerva_cpu/$next\x_csr_result [19]),
    .I4(\minerva_cpu/Mmux_$next\d_src2222_9208 ),
    .O(\minerva_cpu/$next\d_src2 [19])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2201  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [18]),
    .O(\minerva_cpu/Mmux_$next\d_src220 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2203  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2201_9214 ),
    .I3(\minerva_cpu/$next\x_result [18]),
    .I4(\minerva_cpu/Mmux_$next\d_src220 ),
    .O(\minerva_cpu/Mmux_$next\d_src2202_9215 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2204  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [18]),
    .I3(\minerva_cpu/exception/mepc_r__value [18]),
    .I4(\minerva_cpu/exception/mscratch_r__value [18]),
    .I5(\minerva_cpu/exception/mstatus_r__sum_7494 ),
    .O(\minerva_cpu/Mmux_$next\d_src2203_9216 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2205  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [16]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2203_9216 ),
    .O(\minerva_cpu/Mmux_$next\d_src2204_9217 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2206  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2204_9217 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [18]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2205_9218 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2207  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [18]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [18]),
    .I5(\minerva_cpu/Mmux_$next\d_src2205_9218 ),
    .O(\minerva_cpu/Mmux_$next\d_src2206_9219 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2208  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2206_9219 ),
    .I3(\minerva_cpu/$next\x_csr_result [18]),
    .I4(\minerva_cpu/Mmux_$next\d_src2202_9215 ),
    .O(\minerva_cpu/$next\d_src2 [18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/Mmux_$next\d_src221  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/exception/irq_pending_r__value [0]),
    .O(\minerva_cpu/Mmux_$next\d_src22 )
  );
  LUT6 #(
    .INIT ( 64'hAA80808080808080 ))
  \minerva_cpu/Mmux_$next\d_src222  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/Mmux_$next\d_src22 ),
    .I2(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I3(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I4(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I5(\minerva_cpu/exception/mcause_r__ecode [0]),
    .O(\minerva_cpu/Mmux_$next\d_src221_9221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src223  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/mie_r__usie_7488 ),
    .I3(\minerva_cpu/exception/mip_r__usip_7478 ),
    .I4(\minerva_cpu/exception/mscratch_r__value [0]),
    .I5(\minerva_cpu/exception/mstatus_r__uie_7502 ),
    .O(\minerva_cpu/Mmux_$next\d_src223_9222 )
  );
  LUT5 #(
    .INIT ( 32'h76325410 ))
  \minerva_cpu/Mmux_$next\d_src224  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [0]),
    .I3(\minerva_cpu/exception/mepc_r__value [0]),
    .I4(\minerva_cpu/exception/mtvec_r__mode [0]),
    .O(\minerva_cpu/Mmux_$next\d_src225_9223 )
  );
  LUT5 #(
    .INIT ( 32'h22200200 ))
  \minerva_cpu/Mmux_$next\d_src225  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/Mmux_$next\d_src223_9222 ),
    .I4(\minerva_cpu/Mmux_$next\d_src225_9223 ),
    .O(\minerva_cpu/Mmux_$next\d_src227_9224 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/Mmux_$next\d_src226  (
    .I0(\minerva_cpu/$285 ),
    .I1(\minerva_cpu/Mmux_$next\d_src227_9224 ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [0]),
    .I3(\minerva_cpu/csrf/$next\port__data$3<1>3 ),
    .I4(\minerva_cpu/Mmux_$next\d_src221_9221 ),
    .I5(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/Mmux_$next\d_src229_9225 )
  );
  LUT5 #(
    .INIT ( 32'hEFEEABAA ))
  \minerva_cpu/Mmux_$next\d_src229  (
    .I0(\minerva_cpu/Mmux_$next\d_src2211 ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_immediate [0]),
    .I4(\minerva_cpu/Mmux_$next\d_src229_9225 ),
    .O(\minerva_cpu/$next\d_src2 [0])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2181  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [17]),
    .O(\minerva_cpu/Mmux_$next\d_src218 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2183  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2181_9229 ),
    .I3(\minerva_cpu/$next\x_result [17]),
    .I4(\minerva_cpu/Mmux_$next\d_src218 ),
    .O(\minerva_cpu/Mmux_$next\d_src2182_9230 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2184  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [17]),
    .I3(\minerva_cpu/exception/mepc_r__value [17]),
    .I4(\minerva_cpu/exception/mscratch_r__value [17]),
    .I5(\minerva_cpu/exception/mstatus_r__mprv_7495 ),
    .O(\minerva_cpu/Mmux_$next\d_src2183_9231 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2185  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [15]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2183_9231 ),
    .O(\minerva_cpu/Mmux_$next\d_src2184_9232 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2186  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2184_9232 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [17]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2185_9233 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2187  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [17]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [17]),
    .I5(\minerva_cpu/Mmux_$next\d_src2185_9233 ),
    .O(\minerva_cpu/Mmux_$next\d_src2186_9234 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2188  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2186_9234 ),
    .I3(\minerva_cpu/$next\x_csr_result [17]),
    .I4(\minerva_cpu/Mmux_$next\d_src2182_9230 ),
    .O(\minerva_cpu/$next\d_src2 [17])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2161  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [16]),
    .O(\minerva_cpu/Mmux_$next\d_src216 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2163  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2161_9236 ),
    .I3(\minerva_cpu/$next\x_result [16]),
    .I4(\minerva_cpu/Mmux_$next\d_src216 ),
    .O(\minerva_cpu/Mmux_$next\d_src2162_9237 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2164  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [16]),
    .I3(\minerva_cpu/exception/mepc_r__value [16]),
    .I4(\minerva_cpu/exception/mscratch_r__value [16]),
    .I5(\minerva_cpu/exception/mstatus_r__xs [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2163_9238 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2165  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [14]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2163_9238 ),
    .O(\minerva_cpu/Mmux_$next\d_src2164_9239 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2166  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2164_9239 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [16]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2165_9240 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2167  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [16]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [16]),
    .I5(\minerva_cpu/Mmux_$next\d_src2165_9240 ),
    .O(\minerva_cpu/Mmux_$next\d_src2166_9241 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2168  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2166_9241 ),
    .I3(\minerva_cpu/$next\x_csr_result [16]),
    .I4(\minerva_cpu/Mmux_$next\d_src2162_9237 ),
    .O(\minerva_cpu/$next\d_src2 [16])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2141  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [15]),
    .O(\minerva_cpu/Mmux_$next\d_src214 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2143  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2141_9243 ),
    .I3(\minerva_cpu/$next\x_result [15]),
    .I4(\minerva_cpu/Mmux_$next\d_src214 ),
    .O(\minerva_cpu/Mmux_$next\d_src2142_9244 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2144  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [15]),
    .I3(\minerva_cpu/exception/mepc_r__value [15]),
    .I4(\minerva_cpu/exception/mscratch_r__value [15]),
    .I5(\minerva_cpu/exception/mstatus_r__xs [0]),
    .O(\minerva_cpu/Mmux_$next\d_src2143_9245 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2145  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [13]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2143_9245 ),
    .O(\minerva_cpu/Mmux_$next\d_src2144_9246 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2146  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2144_9246 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [15]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2145_9247 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2147  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [15]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [15]),
    .I5(\minerva_cpu/Mmux_$next\d_src2145_9247 ),
    .O(\minerva_cpu/Mmux_$next\d_src2146_9248 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2148  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2146_9248 ),
    .I3(\minerva_cpu/$next\x_csr_result [15]),
    .I4(\minerva_cpu/Mmux_$next\d_src2142_9244 ),
    .O(\minerva_cpu/$next\d_src2 [15])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2121  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [14]),
    .O(\minerva_cpu/Mmux_$next\d_src212 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2123  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2121_9250 ),
    .I3(\minerva_cpu/$next\x_result [14]),
    .I4(\minerva_cpu/Mmux_$next\d_src212 ),
    .O(\minerva_cpu/Mmux_$next\d_src2122_9251 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2124  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [14]),
    .I3(\minerva_cpu/exception/mepc_r__value [14]),
    .I4(\minerva_cpu/exception/mscratch_r__value [14]),
    .I5(\minerva_cpu/exception/mstatus_r__fs [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2123_9252 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2125  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [12]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2123_9252 ),
    .O(\minerva_cpu/Mmux_$next\d_src2124_9253 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2126  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2124_9253 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [14]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2125_9254 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2127  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [14]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [14]),
    .I5(\minerva_cpu/Mmux_$next\d_src2125_9254 ),
    .O(\minerva_cpu/Mmux_$next\d_src2126_9255 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2128  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2126_9255 ),
    .I3(\minerva_cpu/$next\x_csr_result [14]),
    .I4(\minerva_cpu/Mmux_$next\d_src2122_9251 ),
    .O(\minerva_cpu/$next\d_src2 [14])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/Mmux_$next\d_src2102  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/decoder_immediate [13]),
    .O(\minerva_cpu/Mmux_$next\d_src210 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2104  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2102_9257 ),
    .I3(\minerva_cpu/$next\x_result [13]),
    .I4(\minerva_cpu/Mmux_$next\d_src210 ),
    .O(\minerva_cpu/Mmux_$next\d_src2103_9258 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/Mmux_$next\d_src2105  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/misa_r__extensions [13]),
    .I3(\minerva_cpu/exception/mepc_r__value [13]),
    .I4(\minerva_cpu/exception/mscratch_r__value [13]),
    .I5(\minerva_cpu/exception/mstatus_r__fs [0]),
    .O(\minerva_cpu/Mmux_$next\d_src2104_9259 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/Mmux_$next\d_src2106  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/exception/mtvec_r__base [11]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .I5(\minerva_cpu/Mmux_$next\d_src2104_9259 ),
    .O(\minerva_cpu/Mmux_$next\d_src2105_9260 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  \minerva_cpu/Mmux_$next\d_src2107  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2105_9260 ),
    .I2(\minerva_cpu/csrf/$next\port__data$3<1>21 ),
    .I3(\minerva_cpu/exception/mcause_r__ecode [13]),
    .I4(\minerva_cpu/payload__instruction$40[26] ),
    .O(\minerva_cpu/Mmux_$next\d_src2106_9261 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF20882000 ))
  \minerva_cpu/Mmux_$next\d_src2108  (
    .I0(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/exception/irq_mask_r__value [13]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/exception/irq_pending_r__value [13]),
    .I5(\minerva_cpu/Mmux_$next\d_src2106_9261 ),
    .O(\minerva_cpu/Mmux_$next\d_src2107_9262 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src2109  (
    .I0(\minerva_cpu/decoder_csr ),
    .I1(\minerva_cpu/$285 ),
    .I2(\minerva_cpu/Mmux_$next\d_src2107_9262 ),
    .I3(\minerva_cpu/$next\x_csr_result [13]),
    .I4(\minerva_cpu/Mmux_$next\d_src2103_9258 ),
    .O(\minerva_cpu/$next\d_src2 [13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/d/$371  (
    .I0(\minerva_cpu/payload__bypass_x$53_7094 ),
    .I1(\minerva_cpu/payload__rd_we$48_7071 ),
    .O(\minerva_cpu/d/$37 )
  );
  LUT6 #(
    .INIT ( 64'h8888008000800080 ))
  \minerva_cpu/d/$372  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/d/$37 ),
    .I2(\minerva_cpu/$183 ),
    .I3(\minerva_cpu/decoder/$next\fmt[2] ),
    .I4(\minerva_cpu/decoder_rs2_re ),
    .I5(\minerva_cpu/$195 ),
    .O(\minerva_cpu/d/$371_9264 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/d/$373  (
    .I0(\minerva_cpu/payload__rd_we$84_7290 ),
    .I1(\minerva_cpu/payload__bypass_m$86_7291 ),
    .I2(\minerva_cpu/x/valid$1_7368 ),
    .O(\minerva_cpu/d/$372_9265 )
  );
  LUT5 #(
    .INIT ( 32'hAA080808 ))
  \minerva_cpu/d/$374  (
    .I0(\minerva_cpu/d/$372_9265 ),
    .I1(\minerva_cpu/$187 ),
    .I2(\minerva_cpu/decoder/$next\fmt[2] ),
    .I3(\minerva_cpu/decoder_rs2_re ),
    .I4(\minerva_cpu/$199 ),
    .O(\minerva_cpu/d/$373_9266 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \minerva_cpu/$1995_SW0  (
    .I0(\minerva_cpu/payload__rd$82 [3]),
    .I1(\minerva_cpu/payload__instruction$40[23] ),
    .I2(\minerva_cpu/payload__rd$82 [4]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/payload__rd$82 [1]),
    .I5(\minerva_cpu/payload__instruction$40[21] ),
    .O(N1231)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \minerva_cpu/$1995  (
    .I0(N1231),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__rd$82 [2]),
    .I3(\minerva_cpu/payload__rd$82 [0]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .O(\minerva_cpu/$199 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \minerva_cpu/$1955_SW0  (
    .I0(\minerva_cpu/payload__rd$46 [3]),
    .I1(\minerva_cpu/payload__instruction$40[23] ),
    .I2(\minerva_cpu/payload__rd$46 [4]),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/payload__rd$46 [1]),
    .I5(\minerva_cpu/payload__instruction$40[21] ),
    .O(N1233)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \minerva_cpu/$1955  (
    .I0(N1233),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__rd$46 [2]),
    .I3(\minerva_cpu/payload__rd$46 [0]),
    .I4(\minerva_cpu/payload__instruction$40[20] ),
    .O(\minerva_cpu/$195 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \minerva_cpu/$1875_SW0  (
    .I0(\minerva_cpu/payload__rd$82 [3]),
    .I1(\minerva_cpu/payload__instruction$40[18] ),
    .I2(\minerva_cpu/payload__rd$82 [0]),
    .I3(\minerva_cpu/payload__instruction$40[15] ),
    .I4(\minerva_cpu/payload__rd$82 [1]),
    .I5(\minerva_cpu/payload__instruction$40[16] ),
    .O(N1235)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \minerva_cpu/$1875  (
    .I0(N1235),
    .I1(\minerva_cpu/payload__instruction$40[17] ),
    .I2(\minerva_cpu/payload__rd$82 [2]),
    .I3(\minerva_cpu/payload__rd$82 [4]),
    .I4(\minerva_cpu/payload__instruction$40[19] ),
    .O(\minerva_cpu/$187 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \minerva_cpu/$1835_SW0  (
    .I0(\minerva_cpu/payload__rd$46 [3]),
    .I1(\minerva_cpu/payload__instruction$40[18] ),
    .I2(\minerva_cpu/payload__rd$46 [0]),
    .I3(\minerva_cpu/payload__instruction$40[15] ),
    .I4(\minerva_cpu/payload__rd$46 [1]),
    .I5(\minerva_cpu/payload__instruction$40[16] ),
    .O(N1237)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \minerva_cpu/$1835  (
    .I0(N1237),
    .I1(\minerva_cpu/payload__instruction$40[17] ),
    .I2(\minerva_cpu/payload__rd$46 [2]),
    .I3(\minerva_cpu/payload__rd$46 [4]),
    .I4(\minerva_cpu/payload__instruction$40[19] ),
    .O(\minerva_cpu/$183 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/$2831  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/payload__rd$114 [1]),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/payload__rd$114 [0]),
    .I4(\minerva_cpu/payload__instruction$40[22] ),
    .I5(\minerva_cpu/payload__rd$114 [2]),
    .O(\minerva_cpu/$2831_9271 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \minerva_cpu/$2832  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/payload__rd$114 [4]),
    .I2(\minerva_cpu/payload__instruction$40[23] ),
    .I3(\minerva_cpu/payload__rd$114 [3]),
    .I4(\minerva_cpu/payload__rd_we$116_7139 ),
    .I5(\minerva_cpu/w_valid_r_6993 ),
    .O(\minerva_cpu/$2832_9272 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \minerva_cpu/$270_PWR_11_o_equal_190_o1  (
    .I0(\minerva_cpu/payload__instruction$40[16] ),
    .I1(\minerva_cpu/payload__rd$114 [1]),
    .I2(\minerva_cpu/payload__instruction$40[15] ),
    .I3(\minerva_cpu/payload__rd$114 [0]),
    .I4(\minerva_cpu/payload__instruction$40[17] ),
    .I5(\minerva_cpu/payload__rd$114 [2]),
    .O(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000000000 ))
  \minerva_cpu/$270_PWR_11_o_equal_190_o2  (
    .I0(\minerva_cpu/payload__instruction$40[19] ),
    .I1(\minerva_cpu/payload__rd$114 [4]),
    .I2(\minerva_cpu/payload__instruction$40[18] ),
    .I3(\minerva_cpu/payload__rd$114 [3]),
    .I4(\minerva_cpu/payload__rd_we$116_7139 ),
    .I5(\minerva_cpu/w_valid_r_6993 ),
    .O(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src183  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src181_9276 ),
    .I3(\minerva_cpu/$next\x_result [12]),
    .I4(\minerva_cpu/Mmux_$next\d_src18 ),
    .O(\minerva_cpu/$next\d_src1 [12])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1643  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1641_9278 ),
    .I3(\minerva_cpu/$next\x_result [9]),
    .I4(\minerva_cpu/Mmux_$next\d_src164 ),
    .O(\minerva_cpu/$next\d_src1 [9])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1623  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1621_9280 ),
    .I3(\minerva_cpu/$next\x_result [8]),
    .I4(\minerva_cpu/Mmux_$next\d_src162_9279 ),
    .O(\minerva_cpu/$next\d_src1 [8])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1603  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1601_9282 ),
    .I3(\minerva_cpu/$next\x_result [7]),
    .I4(\minerva_cpu/Mmux_$next\d_src160 ),
    .O(\minerva_cpu/$next\d_src1 [7])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src163  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src161_9284 ),
    .I3(\minerva_cpu/$next\x_result [11]),
    .I4(\minerva_cpu/Mmux_$next\d_src16 ),
    .O(\minerva_cpu/$next\d_src1 [11])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1583  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1581_9286 ),
    .I3(\minerva_cpu/$next\x_result [6]),
    .I4(\minerva_cpu/Mmux_$next\d_src158 ),
    .O(\minerva_cpu/$next\d_src1 [6])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1563  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1561_9288 ),
    .I3(\minerva_cpu/$next\x_result [5]),
    .I4(\minerva_cpu/Mmux_$next\d_src156 ),
    .O(\minerva_cpu/$next\d_src1 [5])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1543  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1541_9290 ),
    .I3(\minerva_cpu/$next\x_result [4]),
    .I4(\minerva_cpu/Mmux_$next\d_src154 ),
    .O(\minerva_cpu/$next\d_src1 [4])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1523  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1521_9292 ),
    .I3(\minerva_cpu/$next\x_result [3]),
    .I4(\minerva_cpu/Mmux_$next\d_src152 ),
    .O(\minerva_cpu/$next\d_src1 [3])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1503  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1501_9294 ),
    .I3(\minerva_cpu/$next\x_result [31]),
    .I4(\minerva_cpu/Mmux_$next\d_src150 ),
    .O(\minerva_cpu/$next\d_src1 [31])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1483  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1481_9296 ),
    .I3(\minerva_cpu/$next\x_result [30]),
    .I4(\minerva_cpu/Mmux_$next\d_src148 ),
    .O(\minerva_cpu/$next\d_src1 [30])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1463  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1461_9298 ),
    .I3(\minerva_cpu/$next\x_result [2]),
    .I4(\minerva_cpu/Mmux_$next\d_src146 ),
    .O(\minerva_cpu/$next\d_src1 [2])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1443  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1441_9300 ),
    .I3(\minerva_cpu/$next\x_result [29]),
    .I4(\minerva_cpu/Mmux_$next\d_src144 ),
    .O(\minerva_cpu/$next\d_src1 [29])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1423  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1421_9302 ),
    .I3(\minerva_cpu/$next\x_result [28]),
    .I4(\minerva_cpu/Mmux_$next\d_src142_9301 ),
    .O(\minerva_cpu/$next\d_src1 [28])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1403  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1401_9304 ),
    .I3(\minerva_cpu/$next\x_result [27]),
    .I4(\minerva_cpu/Mmux_$next\d_src140 ),
    .O(\minerva_cpu/$next\d_src1 [27])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src143  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src141_9306 ),
    .I3(\minerva_cpu/$next\x_result [10]),
    .I4(\minerva_cpu/Mmux_$next\d_src14 ),
    .O(\minerva_cpu/$next\d_src1 [10])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1383  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1381_9308 ),
    .I3(\minerva_cpu/$next\x_result [26]),
    .I4(\minerva_cpu/Mmux_$next\d_src138 ),
    .O(\minerva_cpu/$next\d_src1 [26])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1363  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1361_9310 ),
    .I3(\minerva_cpu/$next\x_result [25]),
    .I4(\minerva_cpu/Mmux_$next\d_src136 ),
    .O(\minerva_cpu/$next\d_src1 [25])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1343  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1341_9312 ),
    .I3(\minerva_cpu/$next\x_result [24]),
    .I4(\minerva_cpu/Mmux_$next\d_src134 ),
    .O(\minerva_cpu/$next\d_src1 [24])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1323  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1321_9314 ),
    .I3(\minerva_cpu/$next\x_result [23]),
    .I4(\minerva_cpu/Mmux_$next\d_src132 ),
    .O(\minerva_cpu/$next\d_src1 [23])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1303  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1301_9316 ),
    .I3(\minerva_cpu/$next\x_result [22]),
    .I4(\minerva_cpu/Mmux_$next\d_src130 ),
    .O(\minerva_cpu/$next\d_src1 [22])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1283  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1281_9318 ),
    .I3(\minerva_cpu/$next\x_result [21]),
    .I4(\minerva_cpu/Mmux_$next\d_src128 ),
    .O(\minerva_cpu/$next\d_src1 [21])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1263  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1261_9320 ),
    .I3(\minerva_cpu/$next\x_result [20]),
    .I4(\minerva_cpu/Mmux_$next\d_src126 ),
    .O(\minerva_cpu/$next\d_src1 [20])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1223  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1221_9323 ),
    .I3(\minerva_cpu/$next\x_result [19]),
    .I4(\minerva_cpu/Mmux_$next\d_src122_9322 ),
    .O(\minerva_cpu/$next\d_src1 [19])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1203  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1201_9325 ),
    .I3(\minerva_cpu/$next\x_result [18]),
    .I4(\minerva_cpu/Mmux_$next\d_src120 ),
    .O(\minerva_cpu/$next\d_src1 [18])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1183  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1181_9328 ),
    .I3(\minerva_cpu/$next\x_result [17]),
    .I4(\minerva_cpu/Mmux_$next\d_src118 ),
    .O(\minerva_cpu/$next\d_src1 [17])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1163  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1161_9330 ),
    .I3(\minerva_cpu/$next\x_result [16]),
    .I4(\minerva_cpu/Mmux_$next\d_src116 ),
    .O(\minerva_cpu/$next\d_src1 [16])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1143  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1141_9332 ),
    .I3(\minerva_cpu/$next\x_result [15]),
    .I4(\minerva_cpu/Mmux_$next\d_src114 ),
    .O(\minerva_cpu/$next\d_src1 [15])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1123  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1121_9334 ),
    .I3(\minerva_cpu/$next\x_result [14]),
    .I4(\minerva_cpu/Mmux_$next\d_src112 ),
    .O(\minerva_cpu/$next\d_src1 [14])
  );
  LUT5 #(
    .INIT ( 32'hFFFFA820 ))
  \minerva_cpu/Mmux_$next\d_src1104  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/$266 ),
    .I2(\minerva_cpu/Mmux_$next\d_src1102_9336 ),
    .I3(\minerva_cpu/$next\x_result [13]),
    .I4(\minerva_cpu/Mmux_$next\d_src110 ),
    .O(\minerva_cpu/$next\d_src1 [13])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \minerva_cpu/Mmux_$next\m_result11  (
    .I0(\minerva_cpu/payload__shift$89_7297 ),
    .I1(\minerva_cpu/shifter/m_result$9 [0]),
    .I2(\minerva_cpu/shifter/m_direction_8240 ),
    .I3(\minerva_cpu/shifter/m_result$9 [31]),
    .I4(\minerva_cpu/payload__result$87 [0]),
    .O(\minerva_cpu/Mmux_$next\m_result1 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\m_result12  (
    .I0(\minerva_cpu/payload__compare$98_7296 ),
    .I1(\minerva_cpu/Mmux_$next\m_result1 ),
    .I2(\minerva_cpu/payload__condition_met$103_7300 ),
    .O(\minerva_cpu/$next\m_result [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result92  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result9 ),
    .I2(\minerva_cpu/n1099 [15]),
    .O(\minerva_cpu/$next\x_result [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result82  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result8 ),
    .I2(\minerva_cpu/n1099 [14]),
    .O(\minerva_cpu/$next\x_result [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result72  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result7 ),
    .I2(\minerva_cpu/n1099 [13]),
    .O(\minerva_cpu/$next\x_result [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result62  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result6 ),
    .I2(\minerva_cpu/n1099 [12]),
    .O(\minerva_cpu/$next\x_result [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result52  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result5 ),
    .I2(\minerva_cpu/n1099 [11]),
    .O(\minerva_cpu/$next\x_result [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result42  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result4 ),
    .I2(\minerva_cpu/n1099 [10]),
    .O(\minerva_cpu/$next\x_result [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result322  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result32_9344 ),
    .I2(\minerva_cpu/n1099 [7]),
    .O(\minerva_cpu/$next\x_result [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result312  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result31_9345 ),
    .I2(\minerva_cpu/n1099 [6]),
    .O(\minerva_cpu/$next\x_result [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result302  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result30 ),
    .I2(\minerva_cpu/n1099 [5]),
    .O(\minerva_cpu/$next\x_result [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result32  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result3 ),
    .I2(\minerva_cpu/n1099 [9]),
    .O(\minerva_cpu/$next\x_result [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result292  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result29 ),
    .I2(\minerva_cpu/n1099 [4]),
    .O(\minerva_cpu/$next\x_result [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result282  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result28 ),
    .I2(\minerva_cpu/n1099 [3]),
    .O(\minerva_cpu/$next\x_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result252  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result25 ),
    .I2(\minerva_cpu/n1099 [29]),
    .O(\minerva_cpu/$next\x_result [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result242  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result24 ),
    .I2(\minerva_cpu/n1099 [28]),
    .O(\minerva_cpu/$next\x_result [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result222  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result22_9352 ),
    .I2(\minerva_cpu/n1099 [27]),
    .O(\minerva_cpu/$next\x_result [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result212  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result21_9353 ),
    .I2(\minerva_cpu/n1099 [26]),
    .O(\minerva_cpu/$next\x_result [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result202  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result20 ),
    .I2(\minerva_cpu/n1099 [25]),
    .O(\minerva_cpu/$next\x_result [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result22  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result2 ),
    .I2(\minerva_cpu/n1099 [8]),
    .O(\minerva_cpu/$next\x_result [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result192  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result19 ),
    .I2(\minerva_cpu/n1099 [24]),
    .O(\minerva_cpu/$next\x_result [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result182  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result18 ),
    .I2(\minerva_cpu/n1099 [23]),
    .O(\minerva_cpu/$next\x_result [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result172  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result17 ),
    .I2(\minerva_cpu/n1099 [22]),
    .O(\minerva_cpu/$next\x_result [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result162  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result16 ),
    .I2(\minerva_cpu/n1099 [21]),
    .O(\minerva_cpu/$next\x_result [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result152  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result15 ),
    .I2(\minerva_cpu/n1099 [20]),
    .O(\minerva_cpu/$next\x_result [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result142  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result14 ),
    .I2(\minerva_cpu/n1099 [19]),
    .O(\minerva_cpu/$next\x_result [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result132  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result13 ),
    .I2(\minerva_cpu/n1099 [18]),
    .O(\minerva_cpu/$next\x_result [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result112  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result11 ),
    .I2(\minerva_cpu/n1099 [17]),
    .O(\minerva_cpu/$next\x_result [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/Mmux_$next\x_result102  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/Mmux_$next\x_result10 ),
    .I2(\minerva_cpu/n1099 [16]),
    .O(\minerva_cpu/$next\x_result [18])
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \minerva_cpu/Mmux_$next\d_src2101_SW0  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/payload__instruction$40[23] ),
    .O(N1239)
  );
  LUT6 #(
    .INIT ( 64'h2222222222222220 ))
  \minerva_cpu/Mmux_$next\d_src2101  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/payload__instruction$40[22] ),
    .I4(\minerva_cpu/payload__instruction$40[21] ),
    .I5(N1239),
    .O(\minerva_cpu/Mmux_$next\d_src2101_6221 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \minerva_cpu/$258_SW0  (
    .I0(\minerva_cpu/payload__rd$114 [4]),
    .I1(\minerva_cpu/payload__rd$114 [1]),
    .O(N1241)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  \minerva_cpu/$258  (
    .I0(\minerva_cpu/m/valid$1_7369 ),
    .I1(\minerva_cpu/payload__rd_we$116_7139 ),
    .I2(\minerva_cpu/payload__rd$114 [3]),
    .I3(\minerva_cpu/payload__rd$114 [2]),
    .I4(\minerva_cpu/payload__rd$114 [0]),
    .I5(N1241),
    .O(\minerva_cpu/$258_6562 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux321  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [0]),
    .I2(\minerva_cpu/payload__load_data$123 [16]),
    .O(\minerva_cpu/mux32 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux322  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [24]),
    .I4(\minerva_cpu/payload__load_data$123 [8]),
    .I5(\minerva_cpu/mux32 ),
    .O(\minerva_cpu/mux321_9368 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux323  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux321_9368 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [0]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [0]),
    .O(\minerva_cpu/$next\w_result [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDDDAAAAA888 ))
  \minerva_cpu/mux110  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ),
    .I3(\minerva_cpu/payload__load_data$123 [10]),
    .I4(N1245),
    .I5(\minerva_cpu/payload__result$118 [10]),
    .O(\minerva_cpu/$next\w_result [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDDDAAAAA888 ))
  \minerva_cpu/mux101  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ),
    .I3(\minerva_cpu/payload__load_data$123 [11]),
    .I4(N1247),
    .I5(\minerva_cpu/payload__result$118 [11]),
    .O(\minerva_cpu/$next\w_result [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDDDAAAAA888 ))
  \minerva_cpu/mux102  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ),
    .I3(\minerva_cpu/payload__load_data$123 [12]),
    .I4(N1249),
    .I5(\minerva_cpu/payload__result$118 [12]),
    .O(\minerva_cpu/$next\w_result [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDDDAAAAA888 ))
  \minerva_cpu/mux103  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ),
    .I3(\minerva_cpu/payload__load_data$123 [13]),
    .I4(N1251),
    .I5(\minerva_cpu/payload__result$118 [13]),
    .O(\minerva_cpu/$next\w_result [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDDDAAAAA888 ))
  \minerva_cpu/mux104  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ),
    .I3(\minerva_cpu/payload__load_data$123 [14]),
    .I4(N1253),
    .I5(\minerva_cpu/payload__result$118 [14]),
    .O(\minerva_cpu/$next\w_result [14])
  );
  LUT6 #(
    .INIT ( 64'hAEAA00AAAE000000 ))
  \minerva_cpu/mux1051  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__load_mask$122 [2]),
    .I3(\minerva_cpu/payload__result$118 [1]),
    .I4(\minerva_cpu/payload__load_data$123 [31]),
    .I5(\minerva_cpu/payload__load_data$123 [15]),
    .O(\minerva_cpu/mux105 )
  );
  LUT6 #(
    .INIT ( 64'hAA3BAA0BAA38AA08 ))
  \minerva_cpu/mux1052  (
    .I0(\minerva_cpu/payload__load_data$123 [15]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_mask$122 [1]),
    .I4(\minerva_cpu/payload__load_data$123 [23]),
    .I5(\minerva_cpu/payload__load_data$123 [7]),
    .O(\minerva_cpu/mux1051_9375 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \minerva_cpu/mux1053  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__load_mask$122 [2]),
    .O(\minerva_cpu/mux1052_9376 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux1054  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux105 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/mux1052_9376 ),
    .I4(\minerva_cpu/mux1051_9375 ),
    .I5(\minerva_cpu/payload__result$118 [15]),
    .O(\minerva_cpu/$next\w_result [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux10111  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [1]),
    .I2(\minerva_cpu/payload__load_data$123 [17]),
    .O(\minerva_cpu/mux1011 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux10113  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [25]),
    .I4(\minerva_cpu/payload__load_data$123 [9]),
    .I5(\minerva_cpu/mux1011 ),
    .O(\minerva_cpu/mux10111_9378 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux10114  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux10111_9378 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [1]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [1]),
    .O(\minerva_cpu/$next\w_result [1])
  );
  LUT4 #(
    .INIT ( 16'h5D08 ))
  \minerva_cpu/mux10152  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux1015 ),
    .I2(\minerva_cpu/payload__load_mask$122 [2]),
    .I3(\minerva_cpu/payload__result$118 [23]),
    .O(\minerva_cpu/$next\w_result [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux101121  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [2]),
    .I2(\minerva_cpu/payload__load_data$123 [18]),
    .O(\minerva_cpu/mux10112 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux101122  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [26]),
    .I4(\minerva_cpu/payload__load_data$123 [10]),
    .I5(\minerva_cpu/mux10112 ),
    .O(\minerva_cpu/mux101121_9381 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux101123  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux101121_9381 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [2]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [2]),
    .O(\minerva_cpu/$next\w_result [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux101151  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [3]),
    .I2(\minerva_cpu/payload__load_data$123 [19]),
    .O(\minerva_cpu/mux10115 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux101152  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [27]),
    .I4(\minerva_cpu/payload__load_data$123 [11]),
    .I5(\minerva_cpu/mux10115 ),
    .O(\minerva_cpu/mux101151_9383 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux101153  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux101151_9383 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [3]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [3]),
    .O(\minerva_cpu/$next\w_result [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux101161  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [4]),
    .I2(\minerva_cpu/payload__load_data$123 [20]),
    .O(\minerva_cpu/mux10116 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux101162  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [28]),
    .I4(\minerva_cpu/payload__load_data$123 [12]),
    .I5(\minerva_cpu/mux10116 ),
    .O(\minerva_cpu/mux101161_9385 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux101163  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux101161_9385 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [4]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [4]),
    .O(\minerva_cpu/$next\w_result [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux101171  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [5]),
    .I2(\minerva_cpu/payload__load_data$123 [21]),
    .O(\minerva_cpu/mux10117 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux101172  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [29]),
    .I4(\minerva_cpu/payload__load_data$123 [13]),
    .I5(\minerva_cpu/mux10117 ),
    .O(\minerva_cpu/mux101171_9387 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux101173  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux101171_9387 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [5]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [5]),
    .O(\minerva_cpu/$next\w_result [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux101181  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [6]),
    .I2(\minerva_cpu/payload__load_data$123 [22]),
    .O(\minerva_cpu/mux10118 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux101182  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [30]),
    .I4(\minerva_cpu/payload__load_data$123 [14]),
    .I5(\minerva_cpu/mux10118 ),
    .O(\minerva_cpu/mux101181_9389 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux101183  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux101181_9389 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [6]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [6]),
    .O(\minerva_cpu/$next\w_result [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \minerva_cpu/mux101191  (
    .I0(\minerva_cpu/payload__result$118 [1]),
    .I1(\minerva_cpu/payload__load_data$123 [7]),
    .I2(\minerva_cpu/payload__load_data$123 [23]),
    .O(\minerva_cpu/mux10119 )
  );
  LUT6 #(
    .INIT ( 64'hFFBFFBBB44044000 ))
  \minerva_cpu/mux101192  (
    .I0(\minerva_cpu/payload__load_mask$122 [0]),
    .I1(\minerva_cpu/payload__result$118 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [31]),
    .I4(\minerva_cpu/payload__load_data$123 [15]),
    .I5(\minerva_cpu/mux10119 ),
    .O(\minerva_cpu/mux101191_9391 )
  );
  LUT6 #(
    .INIT ( 64'hFF5D5D5DAA080808 ))
  \minerva_cpu/mux101193  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/mux101191_9391 ),
    .I2(\minerva_cpu/payload__load_mask$122 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [7]),
    .I4(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result162 ),
    .I5(\minerva_cpu/payload__result$118 [7]),
    .O(\minerva_cpu/$next\w_result [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDDDAAAAA888 ))
  \minerva_cpu/mux10120  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ),
    .I3(\minerva_cpu/payload__load_data$123 [8]),
    .I4(N1255),
    .I5(\minerva_cpu/payload__result$118 [8]),
    .O(\minerva_cpu/$next\w_result [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFDDDAAAAA888 ))
  \minerva_cpu/mux10121  (
    .I0(\minerva_cpu/payload__load$120_6979 ),
    .I1(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 ),
    .I2(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 ),
    .I3(\minerva_cpu/payload__load_data$123 [9]),
    .I4(N1257),
    .I5(\minerva_cpu/payload__result$118 [9]),
    .O(\minerva_cpu/$next\w_result [9])
  );
  LUT6 #(
    .INIT ( 64'hFEBA541054105410 ))
  \minerva_cpu/exception/Mmux_mstatus_r__mie_x_mret_MUX_1778_o11  (
    .I0(\minerva_cpu/payload__mret$77_7154 ),
    .I1(\minerva_cpu/csrf_mstatus_we ),
    .I2(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I3(\minerva_cpu/csrf_mstatus_w__mie ),
    .I4(\minerva_cpu/exception/$7 ),
    .I5(\minerva_cpu/exception/mstatus_r__mpie_7497 ),
    .O(\minerva_cpu/exception/Mmux_mstatus_r__mie_x_mret_MUX_1778_o1 )
  );
  LUT6 #(
    .INIT ( 64'h54105410FFFF5410 ))
  \minerva_cpu/exception/Mmux_mstatus_r__mie_x_mret_MUX_1778_o12  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/csrf_mstatus_we ),
    .I2(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I3(\minerva_cpu/csrf_mstatus_w__mie ),
    .I4(\minerva_cpu/exception/Mmux_mstatus_r__mie_x_mret_MUX_1778_o1 ),
    .I5(\minerva_cpu/f_x_raise ),
    .O(\minerva_cpu/exception/mstatus_r__mie_x_mret_MUX_1778_o )
  );
  LUT6 #(
    .INIT ( 64'h08880888F8880888 ))
  \minerva_cpu/exception/Mmux__n035123  (
    .I0(\minerva_cpu/$next\x_csr_result [2]),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I2(\minerva_cpu/exception/$7 ),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/exception/trap_pe_n ),
    .I5(N1259),
    .O(\minerva_cpu/exception/_n0351 [2])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03622  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [8]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [8]),
    .I5(N1261),
    .O(\minerva_cpu/exception/_n0362 [10])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03623  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [9]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [9]),
    .I5(N1263),
    .O(\minerva_cpu/exception/_n0362 [11])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03624  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [10]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [10]),
    .I5(N1265),
    .O(\minerva_cpu/exception/_n0362 [12])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03625  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [11]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [11]),
    .I5(N1267),
    .O(\minerva_cpu/exception/_n0362 [13])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03626  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [12]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [12]),
    .I5(N1269),
    .O(\minerva_cpu/exception/_n0362 [14])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03627  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [13]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [13]),
    .I5(N1271),
    .O(\minerva_cpu/exception/_n0362 [15])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03628  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [14]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [14]),
    .I5(N1273),
    .O(\minerva_cpu/exception/_n0362 [16])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n03629  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [15]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [15]),
    .I5(N1275),
    .O(\minerva_cpu/exception/_n0362 [17])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036210  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [16]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [16]),
    .I5(N1277),
    .O(\minerva_cpu/exception/_n0362 [18])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036211  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [17]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [17]),
    .I5(N1279),
    .O(\minerva_cpu/exception/_n0362 [19])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036213  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [18]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [18]),
    .I5(N1281),
    .O(\minerva_cpu/exception/_n0362 [20])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036214  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [19]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [19]),
    .I5(N1283),
    .O(\minerva_cpu/exception/_n0362 [21])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036215  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [20]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [20]),
    .I5(N1285),
    .O(\minerva_cpu/exception/_n0362 [22])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036216  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [21]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [21]),
    .I5(N1287),
    .O(\minerva_cpu/exception/_n0362 [23])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036217  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [22]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [22]),
    .I5(N1289),
    .O(\minerva_cpu/exception/_n0362 [24])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036218  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [23]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [23]),
    .I5(N1291),
    .O(\minerva_cpu/exception/_n0362 [25])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036219  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [24]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [24]),
    .I5(N1293),
    .O(\minerva_cpu/exception/_n0362 [26])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036220  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [25]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [25]),
    .I5(N1295),
    .O(\minerva_cpu/exception/_n0362 [27])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036221  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [26]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [26]),
    .I5(N1297),
    .O(\minerva_cpu/exception/_n0362 [28])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036222  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [27]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [27]),
    .I5(N1299),
    .O(\minerva_cpu/exception/_n0362 [29])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n0362232  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [0]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [0]),
    .I5(\minerva_cpu/exception/Mmux__n036223 ),
    .O(\minerva_cpu/exception/_n0362 [2])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036224  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [28]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [28]),
    .I5(N1301),
    .O(\minerva_cpu/exception/_n0362 [30])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036225  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [29]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [29]),
    .I5(N1303),
    .O(\minerva_cpu/exception/_n0362 [31])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036226  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [1]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [1]),
    .I5(N1305),
    .O(\minerva_cpu/exception/_n0362 [3])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036227  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [2]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [2]),
    .I5(N1307),
    .O(\minerva_cpu/exception/_n0362 [4])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036228  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [3]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [3]),
    .I5(N1309),
    .O(\minerva_cpu/exception/_n0362 [5])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036229  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [4]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [4]),
    .I5(N1311),
    .O(\minerva_cpu/exception/_n0362 [6])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036230  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [5]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [5]),
    .I5(N1313),
    .O(\minerva_cpu/exception/_n0362 [7])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036231  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [6]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [6]),
    .I5(N1315),
    .O(\minerva_cpu/exception/_n0362 [8])
  );
  LUT6 #(
    .INIT ( 64'hFDFF75FFA8202020 ))
  \minerva_cpu/exception/Mmux__n036232  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/exception/n0343 [7]),
    .I3(\minerva_cpu/f_x_raise ),
    .I4(\minerva_cpu/payload__pc$43 [7]),
    .I5(N1317),
    .O(\minerva_cpu/exception/_n0362 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o11  (
    .I0(\minerva_cpu/exception/irq_pending_r__value [24]),
    .I1(\minerva_cpu/exception/irq_pending_r__value [25]),
    .I2(\minerva_cpu/exception/irq_pending_r__value [22]),
    .I3(\minerva_cpu/exception/irq_pending_r__value [23]),
    .I4(\minerva_cpu/exception/irq_pending_r__value [20]),
    .I5(\minerva_cpu/exception/irq_pending_r__value [21]),
    .O(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o12  (
    .I0(\minerva_cpu/exception/irq_pending_r__value [2]),
    .I1(\minerva_cpu/exception/irq_pending_r__value [30]),
    .I2(\minerva_cpu/exception/irq_pending_r__value [28]),
    .I3(\minerva_cpu/exception/irq_pending_r__value [29]),
    .I4(\minerva_cpu/exception/irq_pending_r__value [26]),
    .I5(\minerva_cpu/exception/irq_pending_r__value [27]),
    .O(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o11_9430 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o13  (
    .I0(\minerva_cpu/exception/irq_pending_r__value [13]),
    .I1(\minerva_cpu/exception/irq_pending_r__value [14]),
    .I2(\minerva_cpu/exception/irq_pending_r__value [11]),
    .I3(\minerva_cpu/exception/irq_pending_r__value [12]),
    .I4(\minerva_cpu/exception/irq_pending_r__value [0]),
    .I5(\minerva_cpu/exception/irq_pending_r__value [10]),
    .O(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o12_9431 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o14  (
    .I0(\minerva_cpu/exception/irq_pending_r__value [19]),
    .I1(\minerva_cpu/exception/irq_pending_r__value [1]),
    .I2(\minerva_cpu/exception/irq_pending_r__value [17]),
    .I3(\minerva_cpu/exception/irq_pending_r__value [18]),
    .I4(\minerva_cpu/exception/irq_pending_r__value [15]),
    .I5(\minerva_cpu/exception/irq_pending_r__value [16]),
    .O(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o13_9432 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o15  (
    .I0(\minerva_cpu/exception/irq_pending_r__value [8]),
    .I1(\minerva_cpu/exception/irq_pending_r__value [9]),
    .O(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o14_9433 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o16  (
    .I0(\minerva_cpu/exception/irq_pending_r__value [6]),
    .I1(\minerva_cpu/exception/irq_pending_r__value [7]),
    .I2(\minerva_cpu/exception/irq_pending_r__value [4]),
    .I3(\minerva_cpu/exception/irq_pending_r__value [5]),
    .I4(\minerva_cpu/exception/irq_pending_r__value [31]),
    .I5(\minerva_cpu/exception/irq_pending_r__value [3]),
    .O(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o15_9434 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o17  (
    .I0(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o14_9433 ),
    .I1(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o15_9434 ),
    .I2(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o1 ),
    .I3(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o11_9430 ),
    .I4(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o12_9431 ),
    .I5(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o13_9432 ),
    .O(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o16_9435 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc91  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [19]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [19]),
    .I4(\minerva_cpu/exception/mtvec_r__base [17]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc9 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc92  (
    .I0(\minerva_cpu/fetch/$1/n0042 [17]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [17]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc9 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc91_9438 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc81  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [18]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [18]),
    .I4(\minerva_cpu/exception/mtvec_r__base [16]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc8 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc82  (
    .I0(\minerva_cpu/fetch/$1/n0042 [16]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [16]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc8 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc81_9440 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc71  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [17]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [17]),
    .I4(\minerva_cpu/exception/mtvec_r__base [15]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc7 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc72  (
    .I0(\minerva_cpu/fetch/$1/n0042 [15]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [15]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc7 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc71_9442 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc61  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [16]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [16]),
    .I4(\minerva_cpu/exception/mtvec_r__base [14]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc6 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc62  (
    .I0(\minerva_cpu/fetch/$1/n0042 [14]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [14]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc6 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc61_9444 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc51  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [15]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [15]),
    .I4(\minerva_cpu/exception/mtvec_r__base [13]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc5 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc52  (
    .I0(\minerva_cpu/fetch/$1/n0042 [13]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [13]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc5 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc51_9446 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc41  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [14]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [14]),
    .I4(\minerva_cpu/exception/mtvec_r__base [12]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc4 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc42  (
    .I0(\minerva_cpu/fetch/$1/n0042 [12]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [12]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc4 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc41_9448 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc301  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [11]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [11]),
    .I4(\minerva_cpu/exception/mtvec_r__base [9]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc30 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc302  (
    .I0(\minerva_cpu/fetch/$1/n0042 [9]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [9]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc30 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc301_9450 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc31  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [13]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [13]),
    .I4(\minerva_cpu/exception/mtvec_r__base [11]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc3 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc32  (
    .I0(\minerva_cpu/fetch/$1/n0042 [11]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [11]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc3 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc31_9452 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc291  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [10]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [10]),
    .I4(\minerva_cpu/exception/mtvec_r__base [8]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc29 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc292  (
    .I0(\minerva_cpu/fetch/$1/n0042 [8]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [8]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc29 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc291_9454 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc281  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [9]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [9]),
    .I4(\minerva_cpu/exception/mtvec_r__base [7]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc28 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc282  (
    .I0(\minerva_cpu/fetch/$1/n0042 [7]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [7]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc28 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc281_9456 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc271  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [8]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [8]),
    .I4(\minerva_cpu/exception/mtvec_r__base [6]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc27 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc272  (
    .I0(\minerva_cpu/fetch/$1/n0042 [6]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [6]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc27 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc271_9458 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc261  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [7]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [7]),
    .I4(\minerva_cpu/exception/mtvec_r__base [5]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc26 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc262  (
    .I0(\minerva_cpu/fetch/$1/n0042 [5]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [5]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc26 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc261_9460 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc251  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [6]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [6]),
    .I4(\minerva_cpu/exception/mtvec_r__base [4]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc25 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc252  (
    .I0(\minerva_cpu/fetch/$1/n0042 [4]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [4]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc25 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc251_9462 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc241  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [5]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [5]),
    .I4(\minerva_cpu/exception/mtvec_r__base [3]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc24 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc242  (
    .I0(\minerva_cpu/fetch/$1/n0042 [3]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [3]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc24 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc241_9464 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc231  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [4]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [4]),
    .I4(\minerva_cpu/exception/mtvec_r__base [2]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc23_9465 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc232  (
    .I0(\minerva_cpu/fetch/$1/n0042 [2]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [2]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc23_9465 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc231_9466 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc221  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [31]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [31]),
    .I4(\minerva_cpu/exception/mtvec_r__base [29]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc22_9467 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc222  (
    .I0(\minerva_cpu/fetch/$1/n0042 [29]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [29]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc22_9467 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc221_9468 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc211  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [30]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [30]),
    .I4(\minerva_cpu/exception/mtvec_r__base [28]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc21_9469 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc212  (
    .I0(\minerva_cpu/fetch/$1/n0042 [28]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [28]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc21_9469 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc211_9470 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc201  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [29]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [29]),
    .I4(\minerva_cpu/exception/mtvec_r__base [27]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc20 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc202  (
    .I0(\minerva_cpu/fetch/$1/n0042 [27]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [27]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc20 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc201_9472 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc21  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [12]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [12]),
    .I4(\minerva_cpu/exception/mtvec_r__base [10]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc2 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc22  (
    .I0(\minerva_cpu/fetch/$1/n0042 [10]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [10]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc2 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc210 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc191  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [28]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [28]),
    .I4(\minerva_cpu/exception/mtvec_r__base [26]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc19 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc192  (
    .I0(\minerva_cpu/fetch/$1/n0042 [26]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [26]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc19 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc191_9476 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc181  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [27]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [27]),
    .I4(\minerva_cpu/exception/mtvec_r__base [25]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc18 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc182  (
    .I0(\minerva_cpu/fetch/$1/n0042 [25]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [25]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc18 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc181_9478 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc171  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [26]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [26]),
    .I4(\minerva_cpu/exception/mtvec_r__base [24]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc17 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc172  (
    .I0(\minerva_cpu/fetch/$1/n0042 [24]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [24]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc17 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc171_9480 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc161  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [25]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [25]),
    .I4(\minerva_cpu/exception/mtvec_r__base [23]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc16 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc162  (
    .I0(\minerva_cpu/fetch/$1/n0042 [23]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [23]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc16 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc161_9482 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc151  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [24]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [24]),
    .I4(\minerva_cpu/exception/mtvec_r__base [22]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc15 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc152  (
    .I0(\minerva_cpu/fetch/$1/n0042 [22]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [22]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc15 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc151_9484 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc141  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [23]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [23]),
    .I4(\minerva_cpu/exception/mtvec_r__base [21]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc14 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc142  (
    .I0(\minerva_cpu/fetch/$1/n0042 [21]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [21]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc14 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc141_9486 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc131  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [22]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [22]),
    .I4(\minerva_cpu/exception/mtvec_r__base [20]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc13_9487 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc132  (
    .I0(\minerva_cpu/fetch/$1/n0042 [20]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [20]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc13_9487 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc131_9488 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc121  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [3]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [3]),
    .I4(\minerva_cpu/exception/mtvec_r__base [1]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc12_9489 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc122  (
    .I0(\minerva_cpu/fetch/$1/n0042 [1]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [1]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc12_9489 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc121_9490 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc111  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [21]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [21]),
    .I4(\minerva_cpu/exception/mtvec_r__base [19]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc11_9491 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc112  (
    .I0(\minerva_cpu/fetch/$1/n0042 [19]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [19]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc11_9491 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc111_9492 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc101  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [20]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [20]),
    .I4(\minerva_cpu/exception/mtvec_r__base [18]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc10 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc102  (
    .I0(\minerva_cpu/fetch/$1/n0042 [18]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [18]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc10 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc101_9494 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc11  (
    .I0(\minerva_cpu/payload__exception$110_7298 ),
    .I1(\minerva_cpu/exception/mepc_r__value [2]),
    .I2(\minerva_cpu/payload__mret$109_7299 ),
    .I3(\minerva_cpu/payload__branch_target$105 [2]),
    .I4(\minerva_cpu/exception/mtvec_r__base [0]),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc1 )
  );
  LUT6 #(
    .INIT ( 64'hBEAAB2AA8EAA82AA ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc12  (
    .I0(\minerva_cpu/fetch/$1/n0042 [0]),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/x/valid$1_7368 ),
    .I4(\minerva_cpu/payload__pc$43 [0]),
    .I5(\minerva_cpu/fetch/$1/Mmux_$next\a_pc1 ),
    .O(\minerva_cpu/fetch/$1/Mmux_$next\a_pc110 )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT2_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [10]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [2]),
    .O(N1321)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT2  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1321),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [10]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT3_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [11]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [3]),
    .O(N1323)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT3  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1323),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [11]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT4_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [12]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [4]),
    .O(N1325)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT4  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1325),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [12]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT5_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [13]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [5]),
    .O(N1327)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT5  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1327),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [13]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT6_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [14]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [6]),
    .O(N1329)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT6  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1329),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [14]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT7_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [15]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [7]),
    .O(N1331)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT7  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1331),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [15]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT8_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [16]),
    .O(N1333)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT8  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1333),
    .I4(\minerva_cpu/payload__src2$51 [0]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [16]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT9_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [17]),
    .O(N1335)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT9  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1335),
    .I4(\minerva_cpu/payload__src2$51 [1]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [17]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT10_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [18]),
    .O(N1337)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT10  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1337),
    .I4(\minerva_cpu/payload__src2$51 [2]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [18]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT11_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [19]),
    .O(N1339)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT11  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1339),
    .I4(\minerva_cpu/payload__src2$51 [3]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [19]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT13_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [20]),
    .O(N1341)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT13  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1341),
    .I4(\minerva_cpu/payload__src2$51 [4]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [20]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT14_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [21]),
    .O(N1343)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT14  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1343),
    .I4(\minerva_cpu/payload__src2$51 [5]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [21]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT15_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [22]),
    .O(N1345)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT15  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1345),
    .I4(\minerva_cpu/payload__src2$51 [6]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [22]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT16_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__src2$51 [23]),
    .O(N1347)
  );
  LUT6 #(
    .INIT ( 64'hABBBAABA01110010 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT16  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(N1347),
    .I4(\minerva_cpu/payload__src2$51 [7]),
    .I5(\minerva_cpu/loadstore/dbus__dat_w [23]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT17_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [24]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [8]),
    .I4(\minerva_cpu/payload__src2$51 [0]),
    .O(N1349)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT17  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1349),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [24]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT18_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [25]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [9]),
    .I4(\minerva_cpu/payload__src2$51 [1]),
    .O(N1351)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT18  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1351),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [25]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT19_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [26]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [10]),
    .I4(\minerva_cpu/payload__src2$51 [2]),
    .O(N1353)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT19  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1353),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [26]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT20_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [27]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [11]),
    .I4(\minerva_cpu/payload__src2$51 [3]),
    .O(N1355)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT20  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1355),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [27]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT21_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [28]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [12]),
    .I4(\minerva_cpu/payload__src2$51 [4]),
    .O(N1357)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT21  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1357),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [28]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT22_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [29]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [13]),
    .I4(\minerva_cpu/payload__src2$51 [5]),
    .O(N1359)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT22  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1359),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [29]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT24_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [30]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [14]),
    .I4(\minerva_cpu/payload__src2$51 [6]),
    .O(N1361)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT24  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1361),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [30]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hA2F2A7F7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT25_SW0  (
    .I0(\minerva_cpu/payload__funct3$55 [1]),
    .I1(\minerva_cpu/payload__src2$51 [31]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__src2$51 [15]),
    .I4(\minerva_cpu/payload__src2$51 [7]),
    .O(N1363)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT25  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1363),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [31]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT31_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [8]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [0]),
    .O(N1365)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT31  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1365),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [8]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'hD4D7 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT32_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [9]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [1]),
    .I3(\minerva_cpu/payload__src2$51 [1]),
    .O(N1367)
  );
  LUT4 #(
    .INIT ( 16'hAB01 ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT32  (
    .I0(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 ),
    .I1(\minerva_cpu/payload__funct3$55 [2]),
    .I2(N1367),
    .I3(\minerva_cpu/loadstore/dbus__dat_w [9]),
    .O(\minerva_cpu/loadstore/$34_dbus__dat_w[31]_select_52_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result2121  (
    .I0(\minerva_cpu/payload__result$118 [0]),
    .I1(\minerva_cpu/payload__result$118 [1]),
    .I2(\minerva_cpu/payload__load_data$123 [15]),
    .I3(\minerva_cpu/payload__load_data$123 [31]),
    .I4(\minerva_cpu/payload__load_data$123 [23]),
    .I5(\minerva_cpu/payload__load_data$123 [7]),
    .O(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result2121_9521 )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result2122  (
    .I0(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result2121_9521 ),
    .I1(\minerva_cpu/payload__load_mask$122 [1]),
    .I2(\minerva_cpu/payload__load_mask$122 [2]),
    .I3(\minerva_cpu/payload__load_mask$122 [0]),
    .O(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result212 )
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \minerva_cpu/shifter/Sh30_SW0  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src1$50 [0]),
    .I2(\minerva_cpu/payload__src1$50 [31]),
    .O(N1369)
  );
  LUT5 #(
    .INIT ( 32'hBFAE1504 ))
  \minerva_cpu/shifter/Sh30  (
    .I0(\minerva_cpu/payload__src2$51 [1]),
    .I1(\minerva_cpu/payload__src2$51 [0]),
    .I2(N1369),
    .I3(\minerva_cpu/shifter/$1 [30]),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh30_8200 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1281  (
    .I0(\minerva_cpu/payload__direction$63_7135 ),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src1$50 [0]),
    .I3(\minerva_cpu/payload__src1$50 [2]),
    .I4(\minerva_cpu/payload__src1$50 [29]),
    .I5(\minerva_cpu/payload__src1$50 [31]),
    .O(\minerva_cpu/shifter/Sh1281_9523 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1282  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh110 ),
    .I3(\minerva_cpu/shifter/Sh810 ),
    .I4(\minerva_cpu/shifter/Sh710 ),
    .I5(\minerva_cpu/shifter/Sh1281_9523 ),
    .O(\minerva_cpu/shifter/Sh1282_9524 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh1283  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/payload__src2$51 [4]),
    .I2(\minerva_cpu/shifter/Sh641 ),
    .I3(\minerva_cpu/shifter/Sh801 ),
    .I4(\minerva_cpu/shifter/Sh761 ),
    .I5(\minerva_cpu/shifter/Sh1282_9524 ),
    .O(\minerva_cpu/shifter/Sh128 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh143  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/payload__src2$51 [4]),
    .I2(\minerva_cpu/shifter/Sh791 ),
    .I3(\minerva_cpu/shifter/$3 ),
    .I4(N1371),
    .I5(\minerva_cpu/shifter/Sh751 ),
    .O(\minerva_cpu/shifter/Sh143_8178 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh142  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/payload__src2$51 [4]),
    .I2(\minerva_cpu/shifter/Sh781 ),
    .I3(\minerva_cpu/shifter/$3 ),
    .I4(N1373),
    .I5(\minerva_cpu/shifter/Sh741 ),
    .O(\minerva_cpu/shifter/Sh142_8179 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh141  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/payload__src2$51 [4]),
    .I2(\minerva_cpu/shifter/Sh771 ),
    .I3(\minerva_cpu/shifter/$3 ),
    .I4(N1375),
    .I5(\minerva_cpu/shifter/Sh731 ),
    .O(\minerva_cpu/shifter/Sh141_8180 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \minerva_cpu/shifter/Sh140  (
    .I0(\minerva_cpu/payload__src2$51 [2]),
    .I1(\minerva_cpu/payload__src2$51 [4]),
    .I2(\minerva_cpu/shifter/Sh761 ),
    .I3(\minerva_cpu/shifter/$3 ),
    .I4(N1377),
    .I5(\minerva_cpu/shifter/Sh721 ),
    .O(\minerva_cpu/shifter/Sh140_8181 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh139_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh31 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh27 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(N1379)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh139  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh751 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh711 ),
    .I4(N1379),
    .O(\minerva_cpu/shifter/Sh139_8182 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh138_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh30_8200 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh26 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(N1381)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh138  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh741 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh701 ),
    .I4(N1381),
    .O(\minerva_cpu/shifter/Sh138_8183 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \minerva_cpu/shifter/Sh129_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh111 ),
    .I3(\minerva_cpu/shifter/Sh102 ),
    .I4(\minerva_cpu/shifter/Sh810 ),
    .I5(\minerva_cpu/shifter/Sh110 ),
    .O(N1383)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \minerva_cpu/shifter/Sh129  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh811 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh771 ),
    .I4(\minerva_cpu/shifter/Sh651 ),
    .I5(N1383),
    .O(\minerva_cpu/shifter/Sh129_8192 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh137_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh29 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh25 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(N1385)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh137  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh731 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh691 ),
    .I4(N1385),
    .O(\minerva_cpu/shifter/Sh137_8184 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \minerva_cpu/shifter/Sh131_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh32 ),
    .I3(\minerva_cpu/shifter/Sh112 ),
    .I4(\minerva_cpu/shifter/Sh101 ),
    .I5(\minerva_cpu/shifter/Sh210 ),
    .O(N1387)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \minerva_cpu/shifter/Sh131  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh831 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh791 ),
    .I4(\minerva_cpu/shifter/Sh671 ),
    .I5(N1387),
    .O(\minerva_cpu/shifter/Sh131_8190 )
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \minerva_cpu/shifter/Sh130_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [0]),
    .I1(\minerva_cpu/payload__src2$51 [3]),
    .I2(\minerva_cpu/shifter/Sh210 ),
    .I3(\minerva_cpu/shifter/Sh101 ),
    .I4(\minerva_cpu/shifter/Sh102 ),
    .I5(\minerva_cpu/shifter/Sh111 ),
    .O(N1389)
  );
  LUT6 #(
    .INIT ( 64'hDAD08A80DFD58F85 ))
  \minerva_cpu/shifter/Sh130  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh821 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/shifter/Sh781 ),
    .I4(\minerva_cpu/shifter/Sh661 ),
    .I5(N1389),
    .O(\minerva_cpu/shifter/Sh130_8191 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFDF ))
  \minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_SW0  (
    .I0(\minerva_cpu/csrf_port__addr[8] ),
    .I1(\minerva_cpu/payload__instruction$40[27] ),
    .I2(\minerva_cpu/payload__instruction$40[29] ),
    .I3(\minerva_cpu/payload__instruction$40[23] ),
    .I4(\minerva_cpu/payload__instruction$40[30] ),
    .I5(\minerva_cpu/csrf_port__addr[12] ),
    .O(N1391)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1  (
    .I0(\minerva_cpu/payload__instruction$40[25] ),
    .I1(\minerva_cpu/payload__instruction$40[31] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/payload__instruction$40[22] ),
    .I4(\minerva_cpu/payload__instruction$40[21] ),
    .I5(N1391),
    .O(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_10_o<12>1_8249 )
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_SW0  (
    .I0(\minerva_cpu/payload__instruction$40[29] ),
    .I1(\minerva_cpu/payload__instruction$40[27] ),
    .I2(\minerva_cpu/payload__instruction$40[30] ),
    .I3(\minerva_cpu/csrf_port__addr[12] ),
    .O(N1393)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1  (
    .I0(\minerva_cpu/csrf_port__addr[8] ),
    .I1(\minerva_cpu/payload__instruction$40[31] ),
    .I2(\minerva_cpu/payload__instruction$40[25] ),
    .I3(\minerva_cpu/payload__instruction$40[24] ),
    .I4(\minerva_cpu/payload__instruction$40[23] ),
    .I5(N1393),
    .O(\minerva_cpu/csrf/port__addr[12]_GND_6_o_equal_1_o<12>1_8250 )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o<12>_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[5] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .O(N1395)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o<12>  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>11 ),
    .I1(\minerva_cpu/payload__csr_adr$71[0] ),
    .I2(\minerva_cpu/payload__csr_adr$71[1] ),
    .I3(\minerva_cpu/payload__csr_adr$71[2] ),
    .I4(\minerva_cpu/payload__csr_adr$71[4] ),
    .I5(N1395),
    .O(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \minerva_cpu/decoder/$6452  (
    .I0(\minerva_cpu/decoder/$645 ),
    .I1(\minerva_cpu/decoder_jump ),
    .I2(\minerva_cpu/decoder_lui ),
    .I3(\minerva_cpu/decoder_csr ),
    .I4(\minerva_cpu/decoder_store ),
    .I5(\minerva_cpu/decoder_branch ),
    .O(\minerva_cpu/decoder/$6451_9539 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \minerva_cpu/decoder/$6453  (
    .I0(\minerva_cpu/decoder/$6451_9539 ),
    .I1(\minerva_cpu/decoder_load ),
    .I2(\minerva_cpu/decoder_compare ),
    .I3(\minerva_cpu/decoder_shift ),
    .I4(\minerva_cpu/decoder_logic ),
    .I5(\minerva_cpu/decoder_mret ),
    .O(\minerva_cpu/decoder/$6452_9540 )
  );
  LUT5 #(
    .INIT ( 32'h777777F7 ))
  \minerva_cpu/decoder/$6454  (
    .I0(\minerva_cpu/payload__instruction$40[0] ),
    .I1(\minerva_cpu/payload__instruction$40[1] ),
    .I2(\minerva_cpu/decoder/$6452_9540 ),
    .I3(\minerva_cpu/decoder_ecall ),
    .I4(\minerva_cpu/decoder_ebreak ),
    .O(\minerva_cpu/decoder_illegal )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \minerva_cpu/decoder/$58911  (
    .I0(\minerva_cpu/payload__instruction$40[6] ),
    .I1(\minerva_cpu/payload__instruction$40[25] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/payload__instruction$40[26] ),
    .I4(\minerva_cpu/payload__instruction$40[27] ),
    .I5(\minerva_cpu/payload__instruction$40[31] ),
    .O(\minerva_cpu/decoder/$58911_9541 )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \minerva_cpu/decoder/$58912  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/payload__instruction$40[30] ),
    .I2(\minerva_cpu/payload__instruction$40[23] ),
    .I3(\minerva_cpu/payload__instruction$40[22] ),
    .O(\minerva_cpu/decoder/$58912_9542 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \minerva_cpu/decoder/$459_SW0  (
    .I0(\minerva_cpu/payload__instruction$40[13] ),
    .I1(\minerva_cpu/payload__instruction$40[14] ),
    .I2(\minerva_cpu/payload__instruction$40[12] ),
    .O(N1403)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \minerva_cpu/decoder/$459  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[4] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(N1403),
    .O(\minerva_cpu/decoder_load )
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \minerva_cpu/decoder/$373_SW0  (
    .I0(\minerva_cpu/payload__instruction$40[13] ),
    .I1(\minerva_cpu/payload__instruction$40[12] ),
    .O(N1405)
  );
  LUT6 #(
    .INIT ( 64'h0008000000080008 ))
  \minerva_cpu/decoder/$373  (
    .I0(\minerva_cpu/decoder/$187<6>1 ),
    .I1(\minerva_cpu/decoder/$3732 ),
    .I2(\minerva_cpu/payload__instruction$40[2] ),
    .I3(N1405),
    .I4(\minerva_cpu/payload__instruction$40[14] ),
    .I5(\minerva_cpu/payload__instruction$40[30] ),
    .O(\minerva_cpu/decoder_shift )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_7),
    .I(base50_clk)
  );
  IBUF   cpu_reset_IBUF (
    .I(cpu_reset),
    .O(cpu_reset_IBUF_1)
  );
  IBUF   fx2_serial_rx_IBUF (
    .I(fx2_serial_rx),
    .O(fx2_serial_rx_IBUF_2)
  );
  IBUF   pwrsw_IBUF (
    .I(pwrsw),
    .O(front_panel_switches_inv)
  );
  IOBUF   spiflash4x_dq_3_IOBUF (
    .I(spiflash_o[3]),
    .T(spiflash_oe_inv),
    .O(N1409),
    .IO(spiflash4x_dq[3])
  );
  IOBUF   spiflash4x_dq_2_IOBUF (
    .I(spiflash_o[2]),
    .T(spiflash_oe_inv),
    .O(N1410),
    .IO(spiflash4x_dq[2])
  );
  IOBUF   spiflash4x_dq_1_IOBUF (
    .I(spiflash_o[1]),
    .T(spiflash_oe_inv),
    .O(N1411),
    .IO(spiflash4x_dq[1])
  );
  IOBUF   spiflash4x_dq_0_IOBUF (
    .I(spiflash_o[0]),
    .T(spiflash_oe_inv),
    .O(N1412),
    .IO(spiflash4x_dq[0])
  );
  IOBUF   opsis_i2c_scl_IOBUF (
    .I(opsisi2c_scl_o),
    .T(opsisi2c_scl_oe_inv),
    .O(N1413),
    .IO(opsis_i2c_scl)
  );
  IOBUF   opsis_i2c_sda_IOBUF (
    .I(opsisi2c_sda_o),
    .T(opsisi2c_sda_oe_inv),
    .O(N1414),
    .IO(opsis_i2c_sda)
  );
  OBUFT   fx2_reset_OBUFT (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .T(opsis_i2c_fx2_reset_storage_full_inv),
    .O(fx2_reset)
  );
  OBUF   ddram_ba_2_OBUF (
    .I(ddram_ba_2_225),
    .O(ddram_ba[2])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_226),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_227),
    .O(ddram_ba[0])
  );
  OBUF   ddram_a_14_OBUF (
    .I(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .O(ddram_a[14])
  );
  OBUF   ddram_a_13_OBUF (
    .I(ddram_a_13_211),
    .O(ddram_a[13])
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_212),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_213),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_214),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_215),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_216),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_217),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_218),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_219),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_220),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_221),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_222),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_223),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_224),
    .O(ddram_a[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_111),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_110),
    .O(ddram_dm[0])
  );
  OBUF   fx2_serial_tx_OBUF (
    .I(suart_tx_2309),
    .O(fx2_serial_tx)
  );
  OBUF   spiflash4x_cs_n_OBUF (
    .I(spiflash4x_cs_n_OBUF_3110),
    .O(spiflash4x_cs_n)
  );
  OBUF   spiflash4x_clk_OBUF (
    .I(spiflash4x_clk_OBUF_3093),
    .O(spiflash4x_clk)
  );
  OBUF   hdled_OBUF (
    .I(hdled_OBUF_3780),
    .O(hdled)
  );
  OBUF   pwled_OBUF (
    .I(pwled_OBUF_3781),
    .O(pwled)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_228),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_229),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_230),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_231),
    .O(ddram_we_n)
  );
  OBUF   ddram_odt_OBUF (
    .I(ddram_odt_OBUF_233),
    .O(ddram_odt)
  );
  OBUF   ddram_reset_n_OBUF (
    .I(ddram_reset_n_OBUF_232),
    .O(ddram_reset_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_9586),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_1290)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_busy (
    .C(sys_clk),
    .D(suart_tx_busy_glue_set_9587),
    .R(sys_rst),
    .Q(suart_tx_busy_2308)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_zero_pending (
    .C(sys_clk),
    .D(basesoc_zero_pending_glue_set_9588),
    .R(sys_rst),
    .Q(basesoc_zero_pending_2306)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_drv (
    .C(sys_clk),
    .D(opsis_i2c_data_drv_glue_set_9589),
    .R(sys_rst),
    .Q(opsis_i2c_data_drv_2307)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_pending (
    .C(sys_clk),
    .D(suart_tx_pending_glue_set_9590),
    .R(sys_rst),
    .Q(suart_tx_pending_2311)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_busy (
    .C(sys_clk),
    .D(suart_rx_busy_glue_set_9591),
    .R(sys_rst),
    .Q(suart_rx_busy_2310)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_pending (
    .C(sys_clk),
    .D(suart_rx_pending_glue_set_9592),
    .R(sys_rst),
    .Q(suart_rx_pending_2312)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_rx_fifo_readable (
    .C(sys_clk),
    .D(suart_rx_fifo_readable_glue_set_9593),
    .R(sys_rst),
    .Q(suart_rx_fifo_readable_2314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_dq_oe (
    .C(sys_clk),
    .D(spiflash_dq_oe_glue_set_9594),
    .R(sys_rst),
    .Q(spiflash_dq_oe_2315)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n (
    .C(sys_clk),
    .D(spiflash_cs_n_glue_rst_9595),
    .S(sys_rst),
    .Q(spiflash_cs_n_2316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_9596),
    .R(sys_rst),
    .Q(spiflash_bus_ack_2317)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9597),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trascon_ready_2322)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9598),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_2319)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9599),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_ready_2321)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9600),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_ready_2326)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9601),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_2324)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9602),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trascon_ready_2327)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9603),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_2329)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9604),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_ready_2331)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9605),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_2334)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9606),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trascon_ready_2332)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9607),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_ready_2336)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9608),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trascon_ready_2337)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9609),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trascon_ready_2342)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9610),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_twtpcon_ready_2339)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine4_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9611),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_ready_2341)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9612),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_twtpcon_ready_2344)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9613),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_ready_2346)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine5_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9614),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trascon_ready_2347)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9615),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_ready_2351)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9616),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_twtpcon_ready_2349)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine6_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9617),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trascon_ready_2352)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9618),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_twtpcon_ready_2354)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trccon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9619),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_ready_2356)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_9620),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_2367)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine7_trascon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9621),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trascon_ready_2357)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_trrdcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_ready_glue_rst_9622),
    .S(sys_rst),
    .Q(basesoc_sdram_trrdcon_ready_2366)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_9623),
    .R(sys_rst),
    .Q(basesoc_grant_2368)
  );
  FDR #(
    .INIT ( 1'b0 ))
  suart_tx_fifo_readable (
    .C(sys_clk),
    .D(suart_tx_fifo_readable_glue_set_9624),
    .R(sys_rst),
    .Q(suart_tx_fifo_readable_2313)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_sda_drv_reg (
    .C(sys_clk),
    .D(opsis_i2c_sda_drv_reg_glue_set_9625),
    .R(sys_rst),
    .Q(opsis_i2c_sda_drv_reg_1289)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_reset_n_glue_set (
    .I0(half_rate_phy_record0_reset_n_BRB0_9975),
    .I1(half_rate_phy_record0_reset_n_BRB1_9976),
    .O(half_rate_phy_record0_reset_n)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_odt_glue_set (
    .I0(half_rate_phy_record0_odt_BRB0_9977),
    .I1(half_rate_phy_record0_reset_n_BRB1_9976),
    .O(half_rate_phy_record0_odt)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  half_rate_phy_record0_cke_glue_set (
    .I0(half_rate_phy_record0_cke_BRB0_9978),
    .I1(half_rate_phy_record0_reset_n_BRB1_9976),
    .O(half_rate_phy_record0_cke)
  );
  FDS #(
    .INIT ( 1'b1 ))
  suart_tx (
    .C(sys_clk),
    .D(suart_tx_glue_rst_9626),
    .S(sys_rst),
    .Q(suart_tx_2309)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_9627),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_2318)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_9628),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_2323)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_9629),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_2328)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_9630),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_2333)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_glue_set_9631),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_row_opened_2338)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_glue_set_9632),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_row_opened_2343)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_glue_set_9633),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_row_opened_2348)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_glue_set_9634),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_row_opened_2353)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9635),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9636),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9637),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine4_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9638),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine4_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9639),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9640),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9641),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9642),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9643),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9644),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9645),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine5_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9646),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine5_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9647),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine7_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9648),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine7_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9649),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine6_trccon_count_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9650),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine6_trccon_count[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_trrdcon_count (
    .C(sys_clk),
    .D(basesoc_sdram_trrdcon_count_glue_set_9651),
    .R(sys_rst),
    .Q(basesoc_sdram_trrdcon_count_2365)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_9652),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_9653),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_9654),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_9655),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_9656),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_9657),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_9658),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_9659),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_9660),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/f/valid$1  (
    .C(sys_clk),
    .D(\minerva_cpu/f/valid$1_glue_rst_9661 ),
    .Q(\minerva_cpu/f/valid$1_7371 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/f/valid$1_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/f/$18_valid$8_Select_3_o ),
    .O(\minerva_cpu/f/valid$1_glue_rst_9661 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/d/valid$1  (
    .C(sys_clk),
    .D(\minerva_cpu/d/valid$1_glue_rst_9662 ),
    .Q(\minerva_cpu/d/valid$1_7373 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/d/valid$1_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/d/$17_valid$4_Select_3_o ),
    .O(\minerva_cpu/d/valid$1_glue_rst_9662 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/a/valid  (
    .C(sys_clk),
    .D(\minerva_cpu/a/valid_glue_rst_9663 ),
    .Q(\minerva_cpu/a/valid_7375 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/x/valid$1  (
    .C(sys_clk),
    .D(\minerva_cpu/x/valid$1_glue_rst_9664 ),
    .Q(\minerva_cpu/x/valid$1_7368 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/m/valid$1  (
    .C(sys_clk),
    .D(\minerva_cpu/m/valid$1_glue_rst_9665 ),
    .Q(\minerva_cpu/m/valid$1_7369 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__misaligned_fetch$45  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__misaligned_fetch$45_glue_rst_9666 ),
    .Q(\minerva_cpu/payload__misaligned_fetch$45_7059 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__misaligned_fetch$39  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__misaligned_fetch$39_glue_rst_9667 ),
    .Q(\minerva_cpu/payload__misaligned_fetch$39_7025 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__bus_error$74  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__bus_error$74_glue_rst_9668 ),
    .Q(\minerva_cpu/payload__bus_error$74_7060 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__misaligned_fetch$35  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__misaligned_fetch$35_glue_rst_9670 ),
    .Q(\minerva_cpu/payload__misaligned_fetch$35_6994 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/payload__misaligned_fetch$35_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__misaligned_fetch$35_glue_ce_9669 ),
    .O(\minerva_cpu/payload__misaligned_fetch$35_glue_rst_9670 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__bus_error$41  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__bus_error$41_glue_rst_9671 ),
    .Q(\minerva_cpu/payload__bus_error$41_7923 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/w_valid_r  (
    .C(sys_clk),
    .D(\minerva_cpu/w_valid_r_glue_rst_9672 ),
    .Q(\minerva_cpu/w_valid_r_6993 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__condition_met$103  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__condition_met$103_glue_rst_9673 ),
    .Q(\minerva_cpu/payload__condition_met$103_7300 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__load$120  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__load$120_glue_rst_9674 ),
    .Q(\minerva_cpu/payload__load$120_6979 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__branch_predict_taken  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__branch_predict_taken_glue_rst_9675 ),
    .Q(\minerva_cpu/payload__branch_predict_taken_7252 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__load$91  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__load$91_glue_rst_9676 ),
    .Q(\minerva_cpu/payload__load$91_7292 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__compare$98  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__compare$98_glue_rst_9677 ),
    .Q(\minerva_cpu/payload__compare$98_7296 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__shift$89  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__shift$89_glue_rst_9678 ),
    .Q(\minerva_cpu/payload__shift$89_7297 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__mret$109  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__mret$109_glue_rst_9679 ),
    .Q(\minerva_cpu/payload__mret$109_7299 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__rd_we$48  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__rd_we$48_glue_rst_9680 ),
    .Q(\minerva_cpu/payload__rd_we$48_7071 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__rs1_re$49  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__rs1_re$49_glue_rst_9681 ),
    .Q(\minerva_cpu/payload__rs1_re$49_7072 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__bypass_m$54  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__bypass_m$54_glue_rst_9682 ),
    .Q(\minerva_cpu/payload__bypass_m$54_7095 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__bypass_x$53  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__bypass_x$53_glue_rst_9683 ),
    .Q(\minerva_cpu/payload__bypass_x$53_7094 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__load$56  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__load$56_glue_rst_9684 ),
    .Q(\minerva_cpu/payload__load$56_7129 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__store$57  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__store$57_glue_rst_9685 ),
    .Q(\minerva_cpu/payload__store$57_7130 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__adder_sub$58  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__adder_sub$58_glue_rst_9687 ),
    .Q(\minerva_cpu/payload__adder_sub$58_7131 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/payload__adder_sub$58_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__adder_sub$58_glue_ce_9686 ),
    .O(\minerva_cpu/payload__adder_sub$58_glue_rst_9687 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__logic$59  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__logic$59_glue_rst_9688 ),
    .Q(\minerva_cpu/payload__logic$59_7133 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__shift$62  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__shift$62_glue_rst_9689 ),
    .Q(\minerva_cpu/payload__shift$62_7134 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__compare$66  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__compare$66_glue_rst_9690 ),
    .Q(\minerva_cpu/payload__compare$66_7132 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__direction$63  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__direction$63_glue_rst_9691 ),
    .Q(\minerva_cpu/payload__direction$63_7135 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__sext$64  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__sext$64_glue_rst_9692 ),
    .Q(\minerva_cpu/payload__sext$64_7136 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__jump$65  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__jump$65_glue_rst_9693 ),
    .Q(\minerva_cpu/payload__jump$65_7137 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__branch$67  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__branch$67_glue_rst_9694 ),
    .Q(\minerva_cpu/payload__branch$67_7138 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__csr$70  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__csr$70_glue_rst_9695 ),
    .Q(\minerva_cpu/payload__csr$70_7140 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__csr_adr$71_11  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__csr_adr$71_11_glue_rst_9696 ),
    .Q(\minerva_cpu/payload__csr_adr$71[11] )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__csr_we$72  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__csr_we$72_glue_rst_9697 ),
    .Q(\minerva_cpu/payload__csr_we$72_7151 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__ecall$75  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__ecall$75_glue_rst_9698 ),
    .Q(\minerva_cpu/payload__ecall$75_7152 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__ebreak$76  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__ebreak$76_glue_rst_9699 ),
    .Q(\minerva_cpu/payload__ebreak$76_7153 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__mret$77  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__mret$77_glue_rst_9700 ),
    .Q(\minerva_cpu/payload__mret$77_7154 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__illegal$78  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__illegal$78_glue_rst_9701 ),
    .Q(\minerva_cpu/payload__illegal$78_7155 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__rd_we$116  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__rd_we$116_glue_rst_9702 ),
    .Q(\minerva_cpu/payload__rd_we$116_7139 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/csrf_port__addr_12  (
    .C(sys_clk),
    .D(\minerva_cpu/csrf_port__addr_12_glue_rst_9703 ),
    .Q(\minerva_cpu/csrf_port__addr[12] )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__bypass_m$86  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__bypass_m$86_glue_rst_9704 ),
    .Q(\minerva_cpu/payload__bypass_m$86_7291 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__rd_we$84  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__rd_we$84_glue_rst_9705 ),
    .Q(\minerva_cpu/payload__rd_we$84_7290 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__exception$110  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__exception$110_glue_rst_9706 ),
    .Q(\minerva_cpu/payload__exception$110_7298 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__branch_taken$106  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__branch_taken$106_glue_rst_9707 ),
    .Q(\minerva_cpu/payload__branch_taken$106_7301 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/payload__branch_predict_taken$107  (
    .C(sys_clk),
    .D(\minerva_cpu/payload__branch_predict_taken$107_glue_rst_9708 ),
    .Q(\minerva_cpu/payload__branch_predict_taken$107_7334 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__mie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__mie_glue_rst_9709 ),
    .Q(\minerva_cpu/exception/mstatus_r__mie_7500 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/exception/mstatus_r__mie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__mie_x_mret_MUX_1778_o ),
    .O(\minerva_cpu/exception/mstatus_r__mie_glue_rst_9709 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mcause_r__ecode_29  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mcause_r__ecode_29_glue_rst_9710 ),
    .Q(\minerva_cpu/exception/mcause_r__ecode [29])
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mcause_r__interrupt  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mcause_r__interrupt_glue_rst_9711 ),
    .Q(\minerva_cpu/exception/mcause_r__interrupt_7479 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__mpie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__mpie_glue_rst_9713 ),
    .Q(\minerva_cpu/exception/mstatus_r__mpie_7497 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/exception/mstatus_r__mpie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__mpie_glue_ce_9712 ),
    .O(\minerva_cpu/exception/mstatus_r__mpie_glue_rst_9713 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__mtip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__mtip_glue_rst_9714 ),
    .Q(\minerva_cpu/exception/mip_r__mtip_7473 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__meip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__meip_glue_rst_9715 ),
    .Q(\minerva_cpu/exception/mip_r__meip_7470 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__ueip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__ueip_glue_rst_9716 ),
    .Q(\minerva_cpu/exception/mip_r__ueip_7472 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__seip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__seip_glue_rst_9717 ),
    .Q(\minerva_cpu/exception/mip_r__seip_7471 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__stip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__stip_glue_rst_9718 ),
    .Q(\minerva_cpu/exception/mip_r__stip_7474 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__utip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__utip_glue_rst_9719 ),
    .Q(\minerva_cpu/exception/mip_r__utip_7475 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__ssip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__ssip_glue_rst_9720 ),
    .Q(\minerva_cpu/exception/mip_r__ssip_7477 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__msip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__msip_glue_rst_9721 ),
    .Q(\minerva_cpu/exception/mip_r__msip_7476 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mip_r__usip  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mip_r__usip_glue_rst_9722 ),
    .Q(\minerva_cpu/exception/mip_r__usip_7478 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__sd  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__sd_glue_rst_9723 ),
    .Q(\minerva_cpu/exception/mstatus_r__sd_7489 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__tw  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__tw_glue_rst_9724 ),
    .Q(\minerva_cpu/exception/mstatus_r__tw_7491 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__tvm  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__tvm_glue_rst_9725 ),
    .Q(\minerva_cpu/exception/mstatus_r__tvm_7492 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__tsr  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__tsr_glue_rst_9726 ),
    .Q(\minerva_cpu/exception/mstatus_r__tsr_7490 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__mxr  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__mxr_glue_rst_9727 ),
    .Q(\minerva_cpu/exception/mstatus_r__mxr_7493 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__sum  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__sum_glue_rst_9728 ),
    .Q(\minerva_cpu/exception/mstatus_r__sum_7494 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__spp  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__spp_glue_rst_9729 ),
    .Q(\minerva_cpu/exception/mstatus_r__spp_7496 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__mprv  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__mprv_glue_rst_9730 ),
    .Q(\minerva_cpu/exception/mstatus_r__mprv_7495 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__spie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__spie_glue_rst_9731 ),
    .Q(\minerva_cpu/exception/mstatus_r__spie_7498 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__sie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__sie_glue_rst_9732 ),
    .Q(\minerva_cpu/exception/mstatus_r__sie_7501 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__upie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__upie_glue_rst_9733 ),
    .Q(\minerva_cpu/exception/mstatus_r__upie_7499 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mstatus_r__uie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mstatus_r__uie_glue_rst_9734 ),
    .Q(\minerva_cpu/exception/mstatus_r__uie_7502 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__meie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__meie_glue_rst_9735 ),
    .Q(\minerva_cpu/exception/mie_r__meie_7480 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__seie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__seie_glue_rst_9736 ),
    .Q(\minerva_cpu/exception/mie_r__seie_7481 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__ueie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__ueie_glue_rst_9737 ),
    .Q(\minerva_cpu/exception/mie_r__ueie_7482 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__mtie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__mtie_glue_rst_9738 ),
    .Q(\minerva_cpu/exception/mie_r__mtie_7483 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__stie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__stie_glue_rst_9739 ),
    .Q(\minerva_cpu/exception/mie_r__stie_7484 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__utie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__utie_glue_rst_9740 ),
    .Q(\minerva_cpu/exception/mie_r__utie_7485 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__msie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__msie_glue_rst_9741 ),
    .Q(\minerva_cpu/exception/mie_r__msie_7486 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__usie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__usie_glue_rst_9742 ),
    .Q(\minerva_cpu/exception/mie_r__usie_7488 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/exception/mie_r__ssie  (
    .C(sys_clk),
    .D(\minerva_cpu/exception/mie_r__ssie_glue_rst_9743 ),
    .Q(\minerva_cpu/exception/mie_r__ssie_7487 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/fetch/ibus__stb  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/ibus__stb_glue_rst_9744 ),
    .Q(\minerva_cpu/fetch/ibus__stb_490 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/fetch/f_bus_error$5  (
    .C(sys_clk),
    .D(\minerva_cpu/fetch/f_bus_error$5_glue_rst_9745 ),
    .Q(\minerva_cpu/fetch/f_bus_error$5_7924 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/loadstore/dbus__stb  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/dbus__stb_glue_rst_9746 ),
    .Q(\minerva_cpu/loadstore/dbus__stb_491 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/loadstore/dbus__we  (
    .C(sys_clk),
    .D(\minerva_cpu/loadstore/dbus__we_glue_rst_9748 ),
    .Q(\minerva_cpu/loadstore/dbus__we_492 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \minerva_cpu/loadstore/dbus__we_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/loadstore/dbus__we_glue_ce_9747 ),
    .O(\minerva_cpu/loadstore/dbus__we_glue_rst_9748 )
  );
  FD #(
    .INIT ( 1'b1 ))
  \minerva_cpu/shifter/m_direction  (
    .C(sys_clk),
    .D(\minerva_cpu/shifter/m_direction_glue_rst_9749 ),
    .Q(\minerva_cpu/shifter/m_direction_8240 )
  );
  LUT5 #(
    .INIT ( 32'h45410400 ))
  \minerva_cpu/decoder/Mmux_$next\immediate331  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/decoder_rd_we ),
    .I3(\minerva_cpu/payload__instruction$40[7] ),
    .I4(\minerva_cpu/payload__instruction$40[31] ),
    .O(\minerva_cpu/decoder/Mmux_$next\immediate33 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt  (
    .I0(basesoc_value[0]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_cy<0>_rt_9750 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<3>_rt  (
    .I0(suart_phase_accumulator_tx[3]),
    .O(\Madd_n6113_cy<3>_rt_9751 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<6>_rt  (
    .I0(suart_phase_accumulator_tx[6]),
    .O(\Madd_n6113_cy<6>_rt_9752 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<8>_rt  (
    .I0(suart_phase_accumulator_tx[8]),
    .O(\Madd_n6113_cy<8>_rt_9753 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<16>_rt  (
    .I0(suart_phase_accumulator_tx[16]),
    .O(\Madd_n6113_cy<16>_rt_9754 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<19>_rt  (
    .I0(suart_phase_accumulator_tx[19]),
    .O(\Madd_n6113_cy<19>_rt_9755 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<21>_rt  (
    .I0(suart_phase_accumulator_tx[21]),
    .O(\Madd_n6113_cy<21>_rt_9756 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<22>_rt  (
    .I0(suart_phase_accumulator_tx[22]),
    .O(\Madd_n6113_cy<22>_rt_9757 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<24>_rt  (
    .I0(suart_phase_accumulator_tx[24]),
    .O(\Madd_n6113_cy<24>_rt_9758 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<25>_rt  (
    .I0(suart_phase_accumulator_tx[25]),
    .O(\Madd_n6113_cy<25>_rt_9759 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<26>_rt  (
    .I0(suart_phase_accumulator_tx[26]),
    .O(\Madd_n6113_cy<26>_rt_9760 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<27>_rt  (
    .I0(suart_phase_accumulator_tx[27]),
    .O(\Madd_n6113_cy<27>_rt_9761 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<28>_rt  (
    .I0(suart_phase_accumulator_tx[28]),
    .O(\Madd_n6113_cy<28>_rt_9762 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<29>_rt  (
    .I0(suart_phase_accumulator_tx[29]),
    .O(\Madd_n6113_cy<29>_rt_9763 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<30>_rt  (
    .I0(suart_phase_accumulator_tx[30]),
    .O(\Madd_n6113_cy<30>_rt_9764 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6113_cy<31>_rt  (
    .I0(suart_phase_accumulator_tx[31]),
    .O(\Madd_n6113_cy<31>_rt_9765 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<3>_rt  (
    .I0(suart_phase_accumulator_rx[3]),
    .O(\Madd_n6117_cy<3>_rt_9766 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<6>_rt  (
    .I0(suart_phase_accumulator_rx[6]),
    .O(\Madd_n6117_cy<6>_rt_9767 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<8>_rt  (
    .I0(suart_phase_accumulator_rx[8]),
    .O(\Madd_n6117_cy<8>_rt_9768 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<16>_rt  (
    .I0(suart_phase_accumulator_rx[16]),
    .O(\Madd_n6117_cy<16>_rt_9769 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<19>_rt  (
    .I0(suart_phase_accumulator_rx[19]),
    .O(\Madd_n6117_cy<19>_rt_9770 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<21>_rt  (
    .I0(suart_phase_accumulator_rx[21]),
    .O(\Madd_n6117_cy<21>_rt_9771 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<22>_rt  (
    .I0(suart_phase_accumulator_rx[22]),
    .O(\Madd_n6117_cy<22>_rt_9772 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<24>_rt  (
    .I0(suart_phase_accumulator_rx[24]),
    .O(\Madd_n6117_cy<24>_rt_9773 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<25>_rt  (
    .I0(suart_phase_accumulator_rx[25]),
    .O(\Madd_n6117_cy<25>_rt_9774 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<26>_rt  (
    .I0(suart_phase_accumulator_rx[26]),
    .O(\Madd_n6117_cy<26>_rt_9775 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<27>_rt  (
    .I0(suart_phase_accumulator_rx[27]),
    .O(\Madd_n6117_cy<27>_rt_9776 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<28>_rt  (
    .I0(suart_phase_accumulator_rx[28]),
    .O(\Madd_n6117_cy<28>_rt_9777 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<29>_rt  (
    .I0(suart_phase_accumulator_rx[29]),
    .O(\Madd_n6117_cy<29>_rt_9778 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<30>_rt  (
    .I0(suart_phase_accumulator_rx[30]),
    .O(\Madd_n6117_cy<30>_rt_9779 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6117_cy<31>_rt  (
    .I0(suart_phase_accumulator_rx[31]),
    .O(\Madd_n6117_cy<31>_rt_9780 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<1>_rt  (
    .I0(spiflash_clk_5607),
    .O(\Madd_n6189_cy<1>_rt_9781 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<2>_rt  (
    .I0(opsis_i2c_samp_count_1_5608),
    .O(\Madd_n6189_cy<2>_rt_9782 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_2420),
    .O(\Madd_n6189_cy<3>_rt_9783 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_2419),
    .O(\Madd_n6189_cy<4>_rt_9784 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_2418),
    .O(\Madd_n6189_cy<5>_rt_9785 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_2417),
    .O(\Madd_n6189_cy<6>_rt_9786 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_2416),
    .O(\Madd_n6189_cy<7>_rt_9787 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_2415),
    .O(\Madd_n6189_cy<8>_rt_9788 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_2414),
    .O(\Madd_n6189_cy<9>_rt_9789 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_2413),
    .O(\Madd_n6189_cy<10>_rt_9790 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_2412),
    .O(\Madd_n6189_cy<11>_rt_9791 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_2411),
    .O(\Madd_n6189_cy<12>_rt_9792 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_2410),
    .O(\Madd_n6189_cy<13>_rt_9793 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_2409),
    .O(\Madd_n6189_cy<14>_rt_9794 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_2408),
    .O(\Madd_n6189_cy<15>_rt_9795 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_2407),
    .O(\Madd_n6189_cy<16>_rt_9796 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_2406),
    .O(\Madd_n6189_cy<17>_rt_9797 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_2405),
    .O(\Madd_n6189_cy<18>_rt_9798 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_2404),
    .O(\Madd_n6189_cy<19>_rt_9799 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_2403),
    .O(\Madd_n6189_cy<20>_rt_9800 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_2402),
    .O(\Madd_n6189_cy<21>_rt_9801 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_2401),
    .O(\Madd_n6189_cy<22>_rt_9802 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n6189_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_2400),
    .O(\Madd_n6189_cy<23>_rt_9803 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_9804 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9805 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9806 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9807 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9808 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9809 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9810 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9811 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9812 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9813 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9814 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9815 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9816 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9817 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9818 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9819 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9820 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9821 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9822 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9823 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9824 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9825 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9826 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9827 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9828 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9829 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9830 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9831 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9832 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9833 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9834 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<28>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [28]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<28>_rt_9835 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<27>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [27]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<27>_rt_9836 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<26>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [26]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<26>_rt_9837 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<25>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [25]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<25>_rt_9838 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<24>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [24]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<24>_rt_9839 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<23>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [23]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<23>_rt_9840 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<22>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [22]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<22>_rt_9841 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<21>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [21]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<21>_rt_9842 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<20>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [20]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<20>_rt_9843 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<19>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [19]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<19>_rt_9844 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<18>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [18]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<18>_rt_9845 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<17>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [17]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<17>_rt_9846 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<16>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [16]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<16>_rt_9847 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<15>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [15]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<15>_rt_9848 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<14>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [14]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<14>_rt_9849 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<13>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [13]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<13>_rt_9850 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<12>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [12]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<12>_rt_9851 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<11>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [11]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<11>_rt_9852 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<10>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [10]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<10>_rt_9853 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<9>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [9]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<9>_rt_9854 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<8>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [8]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<8>_rt_9855 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<7>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [7]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<7>_rt_9856 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<6>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [6]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<6>_rt_9857 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<5>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [5]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<5>_rt_9858 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<4>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [4]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<4>_rt_9859 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<3>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [3]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<3>_rt_9860 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<2>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [2]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<2>_rt_9861 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_cy<1>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [1]),
    .O(\minerva_cpu/Madd_n1099_Madd_cy<1>_rt_9862 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<28>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [28]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<28>_rt_9863 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<27>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [27]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<27>_rt_9864 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<26>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [26]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<26>_rt_9865 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<25>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [25]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<25>_rt_9866 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<24>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [24]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<24>_rt_9867 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<23>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [23]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<23>_rt_9868 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<22>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [22]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<22>_rt_9869 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<21>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [21]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<21>_rt_9870 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<20>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [20]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<20>_rt_9871 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<19>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [19]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<19>_rt_9872 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<18>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [18]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<18>_rt_9873 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<17>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [17]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<17>_rt_9874 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<16>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [16]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<16>_rt_9875 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<15>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [15]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<15>_rt_9876 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<14>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [14]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<14>_rt_9877 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<13>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [13]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<13>_rt_9878 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<12>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [12]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<12>_rt_9879 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<11>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [11]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<11>_rt_9880 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<10>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [10]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<10>_rt_9881 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<9>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [9]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<9>_rt_9882 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<8>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [8]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<8>_rt_9883 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<7>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [7]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<7>_rt_9884 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<6>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [6]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<6>_rt_9885 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<5>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [5]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<5>_rt_9886 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<4>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [4]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<4>_rt_9887 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<3>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [3]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<3>_rt_9888 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<2>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [2]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<2>_rt_9889 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_cy<1>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [1]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_cy<1>_rt_9890 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<28>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [28]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<28>_rt_9891 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<27>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [27]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<27>_rt_9892 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<26>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [26]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<26>_rt_9893 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<25>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [25]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<25>_rt_9894 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<24>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [24]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<24>_rt_9895 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<23>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [23]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<23>_rt_9896 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<22>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [22]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<22>_rt_9897 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<21>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [21]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<21>_rt_9898 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<20>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [20]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<20>_rt_9899 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<19>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [19]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<19>_rt_9900 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<18>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [18]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<18>_rt_9901 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<17>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [17]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<17>_rt_9902 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<16>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [16]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<16>_rt_9903 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<15>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [15]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<15>_rt_9904 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<14>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [14]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<14>_rt_9905 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<13>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [13]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<13>_rt_9906 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<12>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [12]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<12>_rt_9907 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<11>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [11]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<11>_rt_9908 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<10>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [10]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<10>_rt_9909 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<9>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [9]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<9>_rt_9910 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<8>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [8]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<8>_rt_9911 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<7>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [7]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<7>_rt_9912 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<6>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [6]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<6>_rt_9913 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<5>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [5]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<5>_rt_9914 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<4>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [4]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<4>_rt_9915 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<3>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [3]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<3>_rt_9916 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<2>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [2]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<2>_rt_9917 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<1>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [1]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_cy<1>_rt_9918 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9919 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/Madd_n1099_Madd_xor<29>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [29]),
    .O(\minerva_cpu/Madd_n1099_Madd_xor<29>_rt_9920 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/exception/Madd_n0343_Madd_xor<29>_rt  (
    .I0(\minerva_cpu/payload__pc$43 [29]),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_xor<29>_rt_9921 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<29>_rt  (
    .I0(\minerva_cpu/payload__pc$34 [29]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_xor<29>_rt_9922 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk (
    .C(sys_clk),
    .D(spiflash_clk_rstpot_9923),
    .R(sys_rst),
    .Q(spiflash_clk_5607)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_9924),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_fx2_reset_storage_full (
    .C(sys_clk),
    .D(opsis_i2c_fx2_reset_storage_full_rstpot_9925),
    .R(sys_rst),
    .Q(opsis_i2c_fx2_reset_storage_full_2203)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsisi2c_storage_full (
    .C(sys_clk),
    .D(opsisi2c_storage_full_rstpot_9926),
    .R(sys_rst),
    .Q(opsisi2c_storage_full_2219)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_eventmanager_storage_full_rstpot_9927),
    .R(sys_rst),
    .Q(basesoc_eventmanager_storage_full_2290)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_2288),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_9928)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_9928),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_2288)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_en_storage_full (
    .C(sys_clk),
    .D(basesoc_en_storage_full_rstpot_9929),
    .R(sys_rst),
    .Q(basesoc_en_storage_full_2289)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  opsis_i2c_is_read_rstpot (
    .I0(opsis_i2c_update_is_read),
    .I1(opsis_i2c_is_read_1499),
    .I2(opsis_i2c_din[0]),
    .O(opsis_i2c_is_read_rstpot_9930)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_is_read (
    .C(sys_clk),
    .D(opsis_i2c_is_read_rstpot_9930),
    .R(sys_rst),
    .Q(opsis_i2c_is_read_1499)
  );
  FDR #(
    .INIT ( 1'b0 ))
  opsis_i2c_data_bit (
    .C(sys_clk),
    .D(opsis_i2c_data_bit_rstpot_9931),
    .R(sys_rst),
    .Q(opsis_i2c_data_bit_1500)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_9932),
    .Q(basesoc_sram_bus_ack_877)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_we_rstpot_9933),
    .Q(basesoc_sdram_cmd_payload_we_1170)
  );
  FD #(
    .INIT ( 1'b0 ))
  opsis_i2c_slave_addr_re (
    .C(sys_clk),
    .D(opsis_i2c_slave_addr_re_rstpot_9934),
    .Q(opsis_i2c_slave_addr_re_1251)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9935),
    .Q(basesoc_interface_we_1300)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  half_rate_phy_phase_sel_rstpot (
    .I0(half_rate_phy_phase_sel_BRB0_9979),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .O(half_rate_phy_phase_sel)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB  (
    .C(sys_clk),
    .D(N1438),
    .R(sys_rst),
    .Q(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB  (
    .C(sys_clk),
    .D(N1439),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB (
    .C(sys_clk),
    .D(N1440),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB (
    .C(sys_clk),
    .D(N1441),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n120351_FRB (
    .C(sys_clk),
    .D(N1442),
    .R(sys_rst),
    .Q(_n120351_FRB_3356)
  );
  LUT6 #(
    .INIT ( 64'hAAEEAAFAAAEEAAAA ))
  half_rate_phy_dfi_p1_wrdata_en1 (
    .I0(wr_data_en_d_258),
    .I1(basesoc_sdram_dfi_p1_wrdata_en_1208),
    .I2(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I3(phase_sel_3_10127),
    .I4(basesoc_sdram_storage_full_0_4_10130),
    .I5(basesoc_sdram_phaseinjector1_command_issue_re),
    .O(half_rate_phy_dfi_p1_wrdata_en)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_cas_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_cas_n_1282),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I2(basesoc_sdram_storage_full_0_3_10129),
    .O(N1443)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_ras_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_ras_n_1283),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I2(basesoc_sdram_storage_full_0_3_10129),
    .O(N1445)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9955),
    .I1(half_rate_phy_record0_cas_n_BRB1_9956),
    .I2(half_rate_phy_record0_ras_n_BRB2_9960),
    .I3(half_rate_phy_record0_ras_n_BRB3_9961),
    .I4(half_rate_phy_record0_cas_n_BRB4_9959),
    .O(half_rate_phy_record0_ras_n)
  );
  LUT3 #(
    .INIT ( 8'hA3 ))
  Mmux_half_rate_phy_dfi_p0_we_n11_SW0 (
    .I0(basesoc_sdram_dfi_p0_we_n_1284),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(basesoc_sdram_storage_full_0_3_10129),
    .O(N1447)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  half_rate_phy_record0_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9955),
    .I1(half_rate_phy_record0_cas_n_BRB1_9956),
    .I2(half_rate_phy_record0_we_n_BRB2_9962),
    .I3(half_rate_phy_record0_we_n_BRB3_9963),
    .I4(half_rate_phy_record0_cas_n_BRB4_9959),
    .O(half_rate_phy_record0_we_n)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_phaseinjector2_command_issue_re1 (
    .I0(_n120351_FRB_3356),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(basesoc_interface_we_1300),
    .O(basesoc_sdram_phaseinjector2_command_issue_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_sdram_phaseinjector1_command_issue_re1 (
    .I0(basesoc_interface_adr_2_1_10113),
    .I1(basesoc_interface_adr_1_1_10112),
    .I2(basesoc_interface_adr_5_1_10122),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_10124 ),
    .I4(basesoc_interface_we_1_10123),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(basesoc_sdram_phaseinjector1_command_issue_re)
  );
  LUT6 #(
    .INIT ( 64'h0200000000000000 ))
  basesoc_sdram_phaseinjector3_command_issue_re1 (
    .I0(basesoc_interface_adr_5_2_10132),
    .I1(basesoc_interface_adr_2_2_10125),
    .I2(basesoc_interface_adr_1_2_10131),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_10135 ),
    .I5(basesoc_interface_we_2_10134),
    .O(basesoc_sdram_phaseinjector3_command_issue_re)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  half_rate_phy_record1_cas_n_glue_set_SW0 (
    .I0(basesoc_sdram_dfi_p1_cas_n_1285),
    .I1(basesoc_sdram_storage_full_0_3_10129),
    .O(N1449)
  );
  LUT3 #(
    .INIT ( 8'hC5 ))
  half_rate_phy_record1_cas_n_glue_set_SW1 (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I1(basesoc_sdram_dfi_p1_cas_n_1285),
    .I2(basesoc_sdram_storage_full_0_3_10129),
    .O(N1450)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  half_rate_phy_record1_cas_n_glue_set_SW2 (
    .I0(basesoc_sdram_phaseinjector3_command_storage_full[2]),
    .I1(basesoc_sdram_storage_full_0_3_10129),
    .O(N1451)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  half_rate_phy_record1_ras_n_glue_set_SW0 (
    .I0(basesoc_sdram_dfi_p1_ras_n_1286),
    .I1(basesoc_sdram_storage_full_0_4_10130),
    .O(N1453)
  );
  LUT3 #(
    .INIT ( 8'hC5 ))
  half_rate_phy_record1_ras_n_glue_set_SW1 (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I1(basesoc_sdram_dfi_p1_ras_n_1286),
    .I2(basesoc_sdram_storage_full_0_4_10130),
    .O(N1454)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  half_rate_phy_record1_ras_n_glue_set_SW2 (
    .I0(basesoc_sdram_phaseinjector3_command_storage_full[3]),
    .I1(basesoc_sdram_storage_full_0_4_10130),
    .O(N1455)
  );
  LUT6 #(
    .INIT ( 64'hF7F7A2F7F7A2A2A2 ))
  half_rate_phy_record1_ras_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9955),
    .I1(half_rate_phy_record1_cas_n_BRB1_9964),
    .I2(half_rate_phy_record1_ras_n_BRB2_9969),
    .I3(half_rate_phy_record1_cas_n_BRB3_9966),
    .I4(half_rate_phy_record1_ras_n_BRB4_9970),
    .I5(half_rate_phy_record1_ras_n_BRB5_9971),
    .O(half_rate_phy_record1_ras_n)
  );
  LUT2 #(
    .INIT ( 4'hB ))
  half_rate_phy_record1_we_n_glue_set_SW0 (
    .I0(basesoc_sdram_dfi_p1_we_n_1287),
    .I1(basesoc_sdram_storage_full_0_4_10130),
    .O(N1457)
  );
  LUT3 #(
    .INIT ( 8'hC5 ))
  half_rate_phy_record1_we_n_glue_set_SW1 (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I1(basesoc_sdram_dfi_p1_we_n_1287),
    .I2(basesoc_sdram_storage_full_0_4_10130),
    .O(N1458)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  half_rate_phy_record1_we_n_glue_set_SW2 (
    .I0(basesoc_sdram_phaseinjector3_command_storage_full[1]),
    .I1(basesoc_sdram_storage_full_0_4_10130),
    .O(N1459)
  );
  LUT6 #(
    .INIT ( 64'hF7F7A2F7F7A2A2A2 ))
  half_rate_phy_record1_we_n_glue_set (
    .I0(half_rate_phy_record0_cas_n_BRB0_9955),
    .I1(half_rate_phy_record1_cas_n_BRB1_9964),
    .I2(half_rate_phy_record1_we_n_BRB2_9972),
    .I3(half_rate_phy_record1_cas_n_BRB3_9966),
    .I4(half_rate_phy_record1_we_n_BRB4_9973),
    .I5(half_rate_phy_record1_we_n_BRB5_9974),
    .O(half_rate_phy_record1_we_n)
  );
  LUT5 #(
    .INIT ( 32'hC1C3C3C3 ))
  _n102291 (
    .I0(_n119571_FRB_3358),
    .I1(basesoc_sdram_storage_full_0_4_10130),
    .I2(phase_sel_3_10127),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I4(basesoc_interface_we_1300),
    .O(_n10229)
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n119571_FRB (
    .C(sys_clk),
    .D(N1461),
    .R(sys_rst),
    .Q(_n119571_FRB_3358)
  );
  FDS #(
    .INIT ( 1'b1 ))
  half_rate_phy_drive_dq_n1_BRB0 (
    .C(sys2x_clk),
    .D(\half_rate_phy_r_drive_dq[4] ),
    .S(sys2x_rst),
    .Q(half_rate_phy_drive_dq_n1_BRB0_9954)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB0 (
    .C(sdram_half_clk),
    .D(phase_sel_256),
    .Q(half_rate_phy_record0_cas_n_BRB0_9955)
  );
  FD   half_rate_phy_record0_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_issue_re),
    .Q(half_rate_phy_record0_cas_n_BRB1_9956)
  );
  FD   half_rate_phy_record0_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[2]),
    .Q(half_rate_phy_record0_cas_n_BRB2_9957)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1443),
    .Q(half_rate_phy_record0_cas_n_BRB3_9958)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(_n10229),
    .Q(half_rate_phy_record0_cas_n_BRB4_9959)
  );
  FD   half_rate_phy_record0_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[3]),
    .Q(half_rate_phy_record0_ras_n_BRB2_9960)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_ras_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1445),
    .Q(half_rate_phy_record0_ras_n_BRB3_9961)
  );
  FD   half_rate_phy_record0_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[1]),
    .Q(half_rate_phy_record0_we_n_BRB2_9962)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_we_n_BRB3 (
    .C(sdram_half_clk),
    .D(N1447),
    .Q(half_rate_phy_record0_we_n_BRB3_9963)
  );
  FD   half_rate_phy_record1_cas_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB1_9964)
  );
  FD   half_rate_phy_record1_cas_n_BRB2 (
    .C(sdram_half_clk),
    .D(N1451),
    .Q(half_rate_phy_record1_cas_n_BRB2_9965)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_phaseinjector1_command_issue_re),
    .Q(half_rate_phy_record1_cas_n_BRB3_9966)
  );
  FD   half_rate_phy_record1_cas_n_BRB4 (
    .C(sdram_half_clk),
    .D(N1450),
    .Q(half_rate_phy_record1_cas_n_BRB4_9967)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_cas_n_BRB5 (
    .C(sdram_half_clk),
    .D(N1449),
    .Q(half_rate_phy_record1_cas_n_BRB5_9968)
  );
  FD   half_rate_phy_record1_ras_n_BRB2 (
    .C(sdram_half_clk),
    .D(N1455),
    .Q(half_rate_phy_record1_ras_n_BRB2_9969)
  );
  FD   half_rate_phy_record1_ras_n_BRB4 (
    .C(sdram_half_clk),
    .D(N1454),
    .Q(half_rate_phy_record1_ras_n_BRB4_9970)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_ras_n_BRB5 (
    .C(sdram_half_clk),
    .D(N1453),
    .Q(half_rate_phy_record1_ras_n_BRB5_9971)
  );
  FD   half_rate_phy_record1_we_n_BRB2 (
    .C(sdram_half_clk),
    .D(N1459),
    .Q(half_rate_phy_record1_we_n_BRB2_9972)
  );
  FD   half_rate_phy_record1_we_n_BRB4 (
    .C(sdram_half_clk),
    .D(N1458),
    .Q(half_rate_phy_record1_we_n_BRB4_9973)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_we_n_BRB5 (
    .C(sdram_half_clk),
    .D(N1457),
    .Q(half_rate_phy_record1_we_n_BRB5_9974)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[3]),
    .Q(half_rate_phy_record0_reset_n_BRB0_9975)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_reset_n_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full_0_5_10133),
    .Q(half_rate_phy_record0_reset_n_BRB1_9976)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_odt_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[2]),
    .Q(half_rate_phy_record0_odt_BRB0_9977)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(half_rate_phy_record0_cke_BRB0_9978)
  );
  FD #(
    .INIT ( 1'b1 ))
  half_rate_phy_phase_sel_BRB0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_1607_o1_5279),
    .Q(half_rate_phy_phase_sel_BRB0_9979)
  );
  FD   half_rate_phy_phase_sel_BRB1 (
    .C(sdram_half_clk),
    .D(Result2),
    .Q(half_rate_phy_phase_sel_BRB1_9980)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_wdata_ready0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_valid),
    .S(sys_rst),
    .Q(new_master_wdata_ready0_BRB0_9981)
  );
  FD   new_master_wdata_ready0_BRB1 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o7_8927),
    .Q(new_master_wdata_ready0_BRB1_9982)
  );
  FD   new_master_wdata_ready0_BRB2 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o8_8928),
    .Q(new_master_wdata_ready0_BRB2_9983)
  );
  FD   new_master_wdata_ready0_BRB3 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o9_8929),
    .Q(new_master_wdata_ready0_BRB3_9984)
  );
  FD   new_master_wdata_ready0_BRB4 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o5_8925),
    .Q(new_master_wdata_ready0_BRB4_9985)
  );
  FD   new_master_wdata_ready0_BRB5 (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin7_grant_OR_551_o6_8926),
    .Q(new_master_wdata_ready0_BRB5_9986)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready0_BRB0_9981),
    .S(sys_rst),
    .Q(new_master_rdata_valid1_BRB0_9987)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid2_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid1_BRB0_9987),
    .S(sys_rst),
    .Q(new_master_rdata_valid2_BRB0_9989)
  );
  FDS #(
    .INIT ( 1'b1 ))
  new_master_rdata_valid3_BRB0 (
    .C(sys_clk),
    .D(new_master_rdata_valid2_BRB0_9989),
    .S(sys_rst),
    .Q(new_master_rdata_valid3_BRB0_10000)
  );
  FD   new_master_rdata_valid3_BRB1 (
    .C(sys_clk),
    .D(N1572),
    .Q(new_master_rdata_valid3_BRB1_10001)
  );
  FD   new_master_rdata_valid3_BRB2 (
    .C(sys_clk),
    .D(N1573),
    .Q(new_master_rdata_valid3_BRB2_10002)
  );
  FD   new_master_rdata_valid3_BRB3 (
    .C(sys_clk),
    .D(N1574),
    .Q(new_master_rdata_valid3_BRB3_10003)
  );
  FD   new_master_rdata_valid3_BRB4 (
    .C(sys_clk),
    .D(N1575),
    .Q(new_master_rdata_valid3_BRB4_10004)
  );
  FD   new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .D(N1576),
    .Q(new_master_rdata_valid3_BRB5_10005)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_5_BRB4 (
    .C(sys2x_clk),
    .D(basesoc_csrbankarray_csrbank4_sel_basesoc_csrbankarray_interface4_bank_bus_we_AND_676_o),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_5_BRB4_10006)
  );
  FD   new_master_rdata_valid2_BRB6 (
    .C(sys_clk),
    .D(N1577),
    .Q(new_master_rdata_valid2_BRB6_10007)
  );
  FD   new_master_rdata_valid2_BRB7 (
    .C(sys_clk),
    .D(N1578),
    .Q(new_master_rdata_valid2_BRB7_10008)
  );
  FD   new_master_rdata_valid2_BRB8 (
    .C(sys_clk),
    .D(N1579),
    .Q(new_master_rdata_valid2_BRB8_10009)
  );
  FD   new_master_rdata_valid2_BRB9 (
    .C(sys_clk),
    .D(N1580),
    .Q(new_master_rdata_valid2_BRB9_10010)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_1_BRB4 (
    .C(sys2x_clk),
    .D(N1585),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB4_10015)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_2_BRB5 (
    .C(sys2x_clk),
    .D(N1661),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_2_BRB5_10065)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_4_BRB4 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr_5_BRB4_10006),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_4_BRB4_10071)
  );
  FDR #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_3_BRB4 (
    .C(sys2x_clk),
    .D(half_rate_phy_rddata_sr_4_BRB4_10071),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_3_BRB4_10072)
  );
  FD #(
    .INIT ( 1'b0 ))
  wr_data_en_d (
    .C(sys2x_clk),
    .D(wr_data_en_d_rstpot_10077),
    .Q(wr_data_en_d_258)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_6 (
    .C(base50_clk_BUFG_7),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl3),
    .Q(xilinxasyncresetsynchronizerimpl3_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_9_7405 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_10 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(encoder_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(sys_rst),
    .Q(xilinxasyncresetsynchronizerimpl4_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(sys2x_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(sys2x_clk),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys2x_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n101701 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n10170)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n101761 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n10176)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n101821 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n10182)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n101881 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n10188)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n101941 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(_n10194)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n102001 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(_n10200)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n102061 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(_n10206)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  _n102121 (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(_n10212)
  );
  LUT6 #(
    .INIT ( 64'hCCCC0000CC8C0000 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o1 (
    .I0(basesoc_sdram_trrdcon_ready_2366),
    .I1(_n6859),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I4(rhs_array_muxed0),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine4_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine4_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine5_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine5_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hEAAAC000 ))
  Mmux_basesoc_sdram_bankmachine6_cmd_ready11 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine6_cmd_ready)
  );
  LUT5 #(
    .INIT ( 32'hECCCA000 ))
  Mmux_basesoc_sdram_bankmachine7_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd7_1342),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I2(_n6859),
    .I3(rhs_array_muxed6),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .O(basesoc_sdram_bankmachine7_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I1(basesoc_sdram_bankmachine0_row_opened_2318),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I1(basesoc_sdram_bankmachine1_row_opened_2323),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I1(basesoc_sdram_bankmachine2_row_opened_2328),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I1(basesoc_sdram_bankmachine3_row_opened_2333),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid51 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I1(basesoc_sdram_bankmachine4_row_opened_2338),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid61 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I1(basesoc_sdram_bankmachine5_row_opened_2343),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out5)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid71 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I1(basesoc_sdram_bankmachine6_row_opened_2348),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out6)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  basesoc_sdram_cmd_valid81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I1(basesoc_sdram_bankmachine7_row_opened_2353),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(_n10905_inv),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_2319),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_9598)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(_n10915_inv),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_2324),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_9601)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(_n10925_inv),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_2329),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_9603)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(_n10935_inv),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_2334),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_9605)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(_n10945_inv),
    .I5(basesoc_sdram_bankmachine4_twtpcon_ready_2339),
    .O(basesoc_sdram_bankmachine4_twtpcon_ready_glue_rst_9610)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(_n10955_inv),
    .I5(basesoc_sdram_bankmachine5_twtpcon_ready_2344),
    .O(basesoc_sdram_bankmachine5_twtpcon_ready_glue_rst_9612)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(_n10965_inv),
    .I5(basesoc_sdram_bankmachine6_twtpcon_ready_2349),
    .O(basesoc_sdram_bankmachine6_twtpcon_ready_glue_rst_9616)
  );
  LUT6 #(
    .INIT ( 64'hBFFFBFFFBFFF0000 ))
  basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(_n10975_inv),
    .I5(basesoc_sdram_bankmachine7_twtpcon_ready_2354),
    .O(basesoc_sdram_bankmachine7_twtpcon_ready_glue_rst_9618)
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(_n10987_inv),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o),
    .I2(sys_rst),
    .I3(rhs_array_muxed10),
    .I4(basesoc_sdram_twtrcon_ready_2367),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_9620)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_dq_oe_glue_set (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1713_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I2(spiflash_dq_oe_2315),
    .O(spiflash_dq_oe_glue_set_9594)
  );
  LUT4 #(
    .INIT ( 16'hFF8A ))
  spiflash_cs_n_glue_rst (
    .I0(spiflash_cs_n_2316),
    .I1(sys_rst),
    .I2(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I3(\spiflash_counter[7]_PWR_1_o_equal_1714_o ),
    .O(spiflash_cs_n_glue_rst_9595)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_zero_pending_glue_set (
    .I0(basesoc_zero_trigger_INV_287_o),
    .I1(basesoc_zero_old_trigger_935),
    .I2(basesoc_zero_clear),
    .I3(basesoc_zero_pending_2306),
    .O(basesoc_zero_pending_glue_set_9588)
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  suart_tx_pending_glue_set (
    .I0(suart_tx_clear),
    .I1(suart_tx_pending_2311),
    .I2(suart_tx_old_trigger_1003),
    .I3(suart_tx_trigger),
    .O(suart_tx_pending_glue_set_9590)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  suart_rx_pending_glue_set (
    .I0(suart_rx_old_trigger_1004),
    .I1(suart_rx_fifo_readable_2314),
    .I2(suart_rx_clear),
    .I3(suart_rx_pending_2312),
    .O(suart_rx_pending_glue_set_9592)
  );
  LUT6 #(
    .INIT ( 64'h1110101001000000 ))
  wr_data_en_d_rstpot (
    .I0(phase_sel_256),
    .I1(sys2x_rst),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(basesoc_sdram_phaseinjector1_command_issue_re),
    .I4(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I5(basesoc_sdram_dfi_p1_wrdata_en_1208),
    .O(wr_data_en_d_rstpot_10077)
  );
  LUT6 #(
    .INIT ( 64'hEA42FFFFEA42EA42 ))
  opsis_i2c_sda_drv_reg_glue_set (
    .I0(opsisi2c_state_FSM_FFd2_1302),
    .I1(opsisi2c_state_FSM_FFd4_1304),
    .I2(opsisi2c_state_FSM_FFd3_1303),
    .I3(opsisi2c_state_FSM_FFd1_1301),
    .I4(opsis_i2c_data_bit_1500),
    .I5(opsis_i2c_data_drv_2307),
    .O(opsis_i2c_sda_drv_reg_glue_set_9625)
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA55514440 ))
  \minerva_cpu/payload__misaligned_fetch$35_glue_ce  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/$1/$1 ),
    .I2(\minerva_cpu/decoder_immediate [0]),
    .I3(\minerva_cpu/decoder_immediate [1]),
    .I4(\minerva_cpu/fetch/$1/$next\a_misaligned_fetch1 ),
    .I5(\minerva_cpu/payload__misaligned_fetch$35_6994 ),
    .O(\minerva_cpu/payload__misaligned_fetch$35_glue_ce_9669 )
  );
  LUT6 #(
    .INIT ( 64'hF8F0FFF7F8F08880 ))
  \minerva_cpu/exception/mstatus_r__mpie_glue_ce  (
    .I0(\minerva_cpu/exception/$7 ),
    .I1(\minerva_cpu/f_x_raise ),
    .I2(N1733),
    .I3(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I4(\minerva_cpu/csrf_mstatus_we ),
    .I5(\minerva_cpu/exception/mstatus_r__mpie_7497 ),
    .O(\minerva_cpu/exception/mstatus_r__mpie_glue_ce_9712 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEEE55555444 ))
  \minerva_cpu/payload__adder_sub$58_glue_ce  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/decoder_branch ),
    .I2(\minerva_cpu/decoder_rs2_re ),
    .I3(\minerva_cpu/decoder_sext ),
    .I4(\minerva_cpu/decoder_compare ),
    .I5(\minerva_cpu/payload__adder_sub$58_7131 ),
    .O(\minerva_cpu/payload__adder_sub$58_glue_ce_9686 )
  );
  LUT5 #(
    .INIT ( 32'h2F027F57 ))
  \minerva_cpu/compare/$91  (
    .I0(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I1(\minerva_cpu/adder/$1 [31]),
    .I2(\minerva_cpu/payload__src1$50 [31]),
    .I3(\minerva_cpu/$166 [31]),
    .I4(\minerva_cpu/adder/n0025 [31]),
    .O(\minerva_cpu/compare/$91_6225 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF554055405540 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT46_SW0  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(_n119691),
    .I2(dna_status[11]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT43_9014 ),
    .I4(_n11966),
    .I5(dna_status[19]),
    .O(N1735)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT46  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT4 ),
    .I2(_n11954),
    .I3(dna_status[51]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT42 ),
    .I5(N1735),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h5100515140004040 ))
  \minerva_cpu/payload__rd_we$84_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$421 ),
    .I2(\minerva_cpu/payload__rd_we$48_7071 ),
    .I3(\minerva_cpu/m_stall ),
    .I4(\minerva_cpu/f_x_raise ),
    .I5(\minerva_cpu/payload__rd_we$84_7290 ),
    .O(\minerva_cpu/payload__rd_we$84_glue_rst_9705 )
  );
  LUT6 #(
    .INIT ( 64'h5100515140004040 ))
  \minerva_cpu/payload__branch_predict_taken$107_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$421 ),
    .I2(\minerva_cpu/payload__branch_predict_taken_7252 ),
    .I3(\minerva_cpu/m_stall ),
    .I4(\minerva_cpu/f_x_raise ),
    .I5(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .O(\minerva_cpu/payload__branch_predict_taken$107_glue_rst_9708 )
  );
  LUT4 #(
    .INIT ( 16'h2722 ))
  suart_tx_busy_glue_set (
    .I0(suart_tx_busy_2308),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_736_o11),
    .I2(suart_sink_ready_939),
    .I3(suart_tx_fifo_readable_2313),
    .O(suart_tx_busy_glue_set_9587)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  opsis_i2c_slave_addr_re_rstpot (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I3(sys_rst),
    .I4(\basesoc_interface_adr[0] ),
    .O(opsis_i2c_slave_addr_re_rstpot_9934)
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  suart_tx_fifo_readable_glue_set (
    .I0(suart_sink_ready_939),
    .I1(suart_tx_fifo_readable_2313),
    .I2(n0162),
    .O(suart_tx_fifo_readable_glue_set_9624)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_interface_we_rstpot (
    .I0(basesoc_counter[1]),
    .I1(\minerva_cpu/loadstore/dbus__we_492 ),
    .I2(basesoc_grant_2368),
    .I3(sys_rst),
    .I4(basesoc_counter[0]),
    .O(basesoc_interface_we_rstpot_9935)
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__misaligned_fetch$45_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__misaligned_fetch$45_7059 ),
    .I3(\minerva_cpu/payload__misaligned_fetch$39_7025 ),
    .O(\minerva_cpu/payload__misaligned_fetch$45_glue_rst_9666 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__misaligned_fetch$39_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__misaligned_fetch$39_7025 ),
    .I3(\minerva_cpu/payload__misaligned_fetch$35_6994 ),
    .O(\minerva_cpu/payload__misaligned_fetch$39_glue_rst_9667 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__bus_error$74_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__bus_error$74_7060 ),
    .I3(\minerva_cpu/payload__bus_error$41_7923 ),
    .O(\minerva_cpu/payload__bus_error$74_glue_rst_9668 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__branch_predict_taken_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__branch_predict_taken_7252 ),
    .I3(\minerva_cpu/predict_d_branch_taken ),
    .O(\minerva_cpu/payload__branch_predict_taken_glue_rst_9675 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__rd_we$48_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__rd_we$48_7071 ),
    .I3(\minerva_cpu/decoder_rd_we ),
    .O(\minerva_cpu/payload__rd_we$48_glue_rst_9680 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__bypass_x$53_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__bypass_x$53_7094 ),
    .I3(\minerva_cpu/decoder_bypass_x ),
    .O(\minerva_cpu/payload__bypass_x$53_glue_rst_9683 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__load$56_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__load$56_7129 ),
    .I3(\minerva_cpu/decoder_load ),
    .O(\minerva_cpu/payload__load$56_glue_rst_9684 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__store$57_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__store$57_7130 ),
    .I3(\minerva_cpu/decoder_store ),
    .O(\minerva_cpu/payload__store$57_glue_rst_9685 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__logic$59_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__logic$59_7133 ),
    .I3(\minerva_cpu/decoder_logic ),
    .O(\minerva_cpu/payload__logic$59_glue_rst_9688 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__shift$62_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__shift$62_7134 ),
    .I3(\minerva_cpu/decoder_shift ),
    .O(\minerva_cpu/payload__shift$62_glue_rst_9689 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__jump$65_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/decoder_jump ),
    .O(\minerva_cpu/payload__jump$65_glue_rst_9693 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__branch$67_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__branch$67_7138 ),
    .I3(\minerva_cpu/decoder_branch ),
    .O(\minerva_cpu/payload__branch$67_glue_rst_9694 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__csr$70_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/decoder_csr ),
    .O(\minerva_cpu/payload__csr$70_glue_rst_9695 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__csr_adr$71_11_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__csr_adr$71[11] ),
    .I3(\minerva_cpu/decoder_immediate [11]),
    .O(\minerva_cpu/payload__csr_adr$71_11_glue_rst_9696 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__csr_we$72_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__csr_we$72_7151 ),
    .I3(\minerva_cpu/decoder_csr_we ),
    .O(\minerva_cpu/payload__csr_we$72_glue_rst_9697 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__ecall$75_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__ecall$75_7152 ),
    .I3(\minerva_cpu/decoder_ecall ),
    .O(\minerva_cpu/payload__ecall$75_glue_rst_9698 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__ebreak$76_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__ebreak$76_7153 ),
    .I3(\minerva_cpu/decoder_ebreak ),
    .O(\minerva_cpu/payload__ebreak$76_glue_rst_9699 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__mret$77_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__mret$77_7154 ),
    .I3(\minerva_cpu/decoder_mret ),
    .O(\minerva_cpu/payload__mret$77_glue_rst_9700 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__illegal$78_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__illegal$78_7155 ),
    .I3(\minerva_cpu/decoder_illegal ),
    .O(\minerva_cpu/payload__illegal$78_glue_rst_9701 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_tx_fifo_level0_xor<4>11  (
    .I0(suart_tx_fifo_level0[4]),
    .I1(suart_tx_fifo_wrport_we),
    .I2(Mcount_suart_tx_fifo_level0_lut[3]),
    .I3(suart_tx_fifo_level0[3]),
    .I4(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<4>3 )
  );
  LUT6 #(
    .INIT ( 64'h4004444455555555 ))
  \minerva_cpu/a/valid_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/a/valid_7375 ),
    .I2(\minerva_cpu/$135 ),
    .I3(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I4(\minerva_cpu/x/valid$1_7368 ),
    .I5(\minerva_cpu/d_stall ),
    .O(\minerva_cpu/a/valid_glue_rst_9663 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/exception/mcause_r__ecode_29_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/_n0393_inv ),
    .I2(\minerva_cpu/exception/mcause_r__ecode [29]),
    .I3(\minerva_cpu/exception/_n0351 [29]),
    .O(\minerva_cpu/exception/mcause_r__ecode_29_glue_rst_9710 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/exception/mcause_r__interrupt_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/_n0393_inv ),
    .I2(\minerva_cpu/exception/mcause_r__interrupt_7479 ),
    .I3(\minerva_cpu/exception/mcause_r__interrupt_mcause_r__interrupt_MUX_1821_o ),
    .O(\minerva_cpu/exception/mcause_r__interrupt_glue_rst_9711 )
  );
  LUT5 #(
    .INIT ( 32'h51114000 ))
  \minerva_cpu/exception/mip_r__meip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/csrf_mip_we ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$next\x_csr_result [11]),
    .I4(\minerva_cpu/exception/Mmux_$33_mip_w__meip_MUX_1834_o16_9435 ),
    .O(\minerva_cpu/exception/mip_r__meip_glue_rst_9715 )
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_suart_rx_fifo_level0_xor<4>11  (
    .I0(suart_rx_fifo_level0[4]),
    .I1(suart_rx_fifo_wrport_we),
    .I2(Mcount_suart_rx_fifo_level0_lut[3]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(Mcount_suart_rx_fifo_level0_cy[2]),
    .O(\Result<4>4 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_eventmanager_storage_full_rstpot (
    .I0(basesoc_eventmanager_storage_full_2290),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT31 ),
    .I3(basesoc_interface_dat_w[0]),
    .O(basesoc_eventmanager_storage_full_rstpot_9927)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAA2AAAAA ))
  basesoc_en_storage_full_rstpot (
    .I0(basesoc_en_storage_full_2289),
    .I1(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(basesoc_en_storage_full_rstpot_9929)
  );
  LUT3 #(
    .INIT ( 8'hAE ))
  opsis_i2c_data_drv_glue_set (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_data_drv_2307),
    .I2(opsis_i2c_data_drv_stop),
    .O(opsis_i2c_data_drv_glue_set_9589)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ),
    .I1(refresher_state_FSM_FFd2_1306),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(multiplexer_state_FSM_FFd1_1346),
    .I4(multiplexer_state_FSM_FFd2_1347),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o ),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_9586)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk_rstpot (
    .I0(opsis_i2c_samp_carry_5606),
    .I1(spiflash_clk_5607),
    .O(spiflash_clk_rstpot_9923)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  opsis_i2c_data_bit_rstpot (
    .I0(opsis_i2c_data_drv_en),
    .I1(opsis_i2c_shift_reg_storage_full[0]),
    .I2(opsis_i2c_counter[3]),
    .I3(_n10145),
    .I4(opsis_i2c_data_bit_1500),
    .O(opsis_i2c_data_bit_rstpot_9931)
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine0_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine0_row_opened_2318),
    .I1
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_221_o )
,
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(n0503),
    .I4(basesoc_sdram_bankmachine0_row_close),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(N1737)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(bankmachine0_state_FSM_FFd3_5202),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine0_state_FSM_FFd2_5203),
    .I3(N1737),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I5(bankmachine0_state_FSM_FFd1_1308),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine1_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine1_row_opened_2323),
    .I1
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_264_o )
,
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .I4(basesoc_sdram_bankmachine1_row_close),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(N1739)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(bankmachine1_state_FSM_FFd3_5207),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine1_state_FSM_FFd2_5208),
    .I3(N1739),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I5(bankmachine1_state_FSM_FFd1_1310),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine2_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine2_row_opened_2328),
    .I1
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_307_o )
,
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(n0678),
    .I4(basesoc_sdram_bankmachine2_row_close),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(N1741)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(bankmachine2_state_FSM_FFd3_5197),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine2_state_FSM_FFd2_5198),
    .I3(N1741),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I5(bankmachine2_state_FSM_FFd1_1312),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine3_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine3_row_opened_2333),
    .I1
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_350_o )
,
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(n0765),
    .I4(basesoc_sdram_bankmachine3_row_close),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(N1743)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(bankmachine3_state_FSM_FFd3_5217),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine3_state_FSM_FFd2_5218),
    .I3(N1743),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I5(bankmachine3_state_FSM_FFd1_1314),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine4_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine4_row_opened_2338),
    .I1
(\basesoc_sdram_bankmachine4_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[20]_not_equal_393_o )
,
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .I4(basesoc_sdram_bankmachine4_row_close),
    .I5(basesoc_sdram_bankmachine4_row_hit),
    .O(N1745)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine4_state_FSM_FFd2-In3  (
    .I0(bankmachine4_state_FSM_FFd3_5222),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine4_state_FSM_FFd2_5223),
    .I3(N1745),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I5(bankmachine4_state_FSM_FFd1_1316),
    .O(\bankmachine4_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00008000AAAAAAAA ))
  \bankmachine5_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine5_row_opened_2343),
    .I1
(\basesoc_sdram_bankmachine5_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[20]_not_equal_436_o )
,
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_readable),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .I4(basesoc_sdram_bankmachine5_row_close),
    .I5(basesoc_sdram_bankmachine5_row_hit),
    .O(N1747)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine5_state_FSM_FFd2-In3  (
    .I0(bankmachine5_state_FSM_FFd3_5212),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine5_state_FSM_FFd2_5213),
    .I3(N1747),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I5(bankmachine5_state_FSM_FFd1_1318),
    .O(\bankmachine5_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine6_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine6_row_opened_2348),
    .I1
(\basesoc_sdram_bankmachine6_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[20]_not_equal_479_o )
,
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(n1026),
    .I4(basesoc_sdram_bankmachine6_row_close),
    .I5(basesoc_sdram_bankmachine6_row_hit),
    .O(N1749)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine6_state_FSM_FFd2-In3  (
    .I0(bankmachine6_state_FSM_FFd3_5227),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine6_state_FSM_FFd2_5228),
    .I3(N1749),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I5(bankmachine6_state_FSM_FFd1_1320),
    .O(\bankmachine6_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h00000080AAAAAAAA ))
  \bankmachine7_state_FSM_FFd2-In3_SW0  (
    .I0(basesoc_sdram_bankmachine7_row_opened_2353),
    .I1
(\basesoc_sdram_bankmachine7_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[20]_not_equal_522_o )
,
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(n1113),
    .I4(basesoc_sdram_bankmachine7_row_close),
    .I5(basesoc_sdram_bankmachine7_row_hit),
    .O(N1751)
  );
  LUT6 #(
    .INIT ( 64'h45444444F5F4F4F4 ))
  \bankmachine7_state_FSM_FFd2-In3  (
    .I0(bankmachine7_state_FSM_FFd3_5232),
    .I1(basesoc_sdram_cmd_valid),
    .I2(bankmachine7_state_FSM_FFd2_5233),
    .I3(N1751),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I5(bankmachine7_state_FSM_FFd1_1322),
    .O(\bankmachine7_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h8888008000800080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6184 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .O(N1753)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_cmd_ce),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I3(N1753),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I5(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'h8888008000800080 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6185 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .O(N1755)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFD5558000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I3(N1755),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAA888 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4_SW0  (
    .I0(basesoc_sdram_choose_req_grant_SF90),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In4_6185 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd8-In12 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(N1757)
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In4  (
    .I0(basesoc_sdram_choose_req_ce),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd5_1340),
    .I4(N1757),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd6_1341),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In5_8758 )
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine0_trascon_ready_glue_rst (
    .I0(_n10170),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2322),
    .O(basesoc_sdram_bankmachine0_trascon_ready_glue_rst_9597)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine0_trccon_ready_glue_rst (
    .I0(_n10170),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .O(basesoc_sdram_bankmachine0_trccon_ready_glue_rst_9599)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine1_trccon_ready_glue_rst (
    .I0(_n10176),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .O(basesoc_sdram_bankmachine1_trccon_ready_glue_rst_9600)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine1_trascon_ready_glue_rst (
    .I0(_n10176),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2327),
    .O(basesoc_sdram_bankmachine1_trascon_ready_glue_rst_9602)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine2_trccon_ready_glue_rst (
    .I0(_n10182),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .O(basesoc_sdram_bankmachine2_trccon_ready_glue_rst_9604)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine2_trascon_ready_glue_rst (
    .I0(_n10182),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2332),
    .O(basesoc_sdram_bankmachine2_trascon_ready_glue_rst_9606)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine3_trccon_ready_glue_rst (
    .I0(_n10188),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .O(basesoc_sdram_bankmachine3_trccon_ready_glue_rst_9607)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine3_trascon_ready_glue_rst (
    .I0(_n10188),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2337),
    .O(basesoc_sdram_bankmachine3_trascon_ready_glue_rst_9608)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine4_trascon_ready_glue_rst (
    .I0(_n10194),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2342),
    .O(basesoc_sdram_bankmachine4_trascon_ready_glue_rst_9609)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine4_trccon_ready_glue_rst (
    .I0(_n10194),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .O(basesoc_sdram_bankmachine4_trccon_ready_glue_rst_9611)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine5_trccon_ready_glue_rst (
    .I0(_n10200),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .O(basesoc_sdram_bankmachine5_trccon_ready_glue_rst_9613)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine5_trascon_ready_glue_rst (
    .I0(_n10200),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2347),
    .O(basesoc_sdram_bankmachine5_trascon_ready_glue_rst_9614)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine6_trccon_ready_glue_rst (
    .I0(_n10206),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .O(basesoc_sdram_bankmachine6_trccon_ready_glue_rst_9615)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine6_trascon_ready_glue_rst (
    .I0(_n10206),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2352),
    .O(basesoc_sdram_bankmachine6_trascon_ready_glue_rst_9617)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine7_trccon_ready_glue_rst (
    .I0(_n10212),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .O(basesoc_sdram_bankmachine7_trccon_ready_glue_rst_9619)
  );
  LUT4 #(
    .INIT ( 16'h5504 ))
  basesoc_sdram_bankmachine7_trascon_ready_glue_rst (
    .I0(_n10212),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2357),
    .O(basesoc_sdram_bankmachine7_trascon_ready_glue_rst_9621)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_sdram_cmd_payload_we_rstpot (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(refresher_state_FSM_FFd2_1306),
    .I2(multiplexer_state_FSM_FFd1_1346),
    .I3(sys_rst),
    .I4(multiplexer_state_FSM_FFd3_1348),
    .I5(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o ),
    .O(basesoc_sdram_cmd_payload_we_rstpot_9933)
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready2_6136),
    .I2(basesoc_port_cmd_ready14_6164),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>18 )
  );
  LUT4 #(
    .INIT ( 16'hBF2A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_port_cmd_ready4),
    .I2(litedramwishbone2native_state_FSM_FFd3_3083),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 )
  );
  LUT4 #(
    .INIT ( 16'h6A95 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(litedramwishbone2native_state_FSM_FFd3_3083),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>12 )
  );
  LUT6 #(
    .INIT ( 64'hFFF3FFFF55515555 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o9_SW0 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5_8608),
    .I1(_n7041),
    .I2(basesoc_sdram_cmd_valid_mmx_out3),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .O(N1759)
  );
  LUT6 #(
    .INIT ( 64'h8888888888808888 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n6859),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o8_8610),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o4_8607),
    .I4(N1759),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o2_8605),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAEA ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o5_SW0 (
    .I0(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o4_8621),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_ras),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o2_8619),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o3_8620),
    .O(N1761)
  );
  LUT6 #(
    .INIT ( 64'h8888888800008000 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o5 (
    .I0(rhs_array_muxed6),
    .I1(_n6859),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I5(N1761),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>22 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>27 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_port_cmd_ready3_6160),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>13 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(litedramwishbone2native_state_FSM_FFd3_3083),
    .I3(basesoc_port_cmd_ready4),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>22 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>27 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_port_cmd_ready3_6160),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>13 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFDFD00FD ))
  basesoc_sdram_choose_cmd_grant_SF21 (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .O(basesoc_sdram_choose_cmd_grant_SF2)
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \minerva_cpu/Mmux_$next\d_src268  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/Mmux_$next\x_result3 ),
    .I4(\minerva_cpu/n1099 [9]),
    .I5(N1763),
    .O(\minerva_cpu/Mmux_$next\d_src269_9068 )
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \minerva_cpu/Mmux_$next\d_src2648  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/Mmux_$next\x_result32_9344 ),
    .I4(\minerva_cpu/n1099 [7]),
    .I5(N1765),
    .O(\minerva_cpu/Mmux_$next\d_src2647 )
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \minerva_cpu/Mmux_$next\d_src2628  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/Mmux_$next\x_result31_9345 ),
    .I4(\minerva_cpu/n1099 [6]),
    .I5(N1767),
    .O(\minerva_cpu/Mmux_$next\d_src2627 )
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \minerva_cpu/Mmux_$next\d_src2608  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/Mmux_$next\x_result30 ),
    .I4(\minerva_cpu/n1099 [5]),
    .I5(N1769),
    .O(\minerva_cpu/Mmux_$next\d_src2607 )
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \minerva_cpu/Mmux_$next\d_src2568  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/Mmux_$next\x_result28 ),
    .I4(\minerva_cpu/n1099 [3]),
    .I5(N1771),
    .O(\minerva_cpu/Mmux_$next\d_src2567 )
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \minerva_cpu/Mmux_$next\d_src2548  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/Mmux_$next\x_result271 ),
    .I4(\minerva_cpu/n1099 [2]),
    .I5(N1773),
    .O(\minerva_cpu/Mmux_$next\d_src2547 )
  );
  LUT6 #(
    .INIT ( 64'hAAA22A2288800800 ))
  \minerva_cpu/Mmux_$next\d_src2528  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/$279 ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/Mmux_$next\x_result261 ),
    .I4(\minerva_cpu/n1099 [1]),
    .I5(N1775),
    .O(\minerva_cpu/Mmux_$next\d_src2527 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>21 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>21 )
  );
  LUT4 #(
    .INIT ( 16'h0155 ))
  \minerva_cpu/Mcompar_$209_lut<7>  (
    .I0(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I1(\minerva_cpu/payload__instruction$40[31] ),
    .I2(\minerva_cpu/payload__instruction$40[30] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/Mcompar_$209_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>28 )
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(\Result<2>33 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355210  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [10]),
    .O(\minerva_cpu/exception/_n0355 [10])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n035533  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/exception/_n0355 [11])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n035541  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [12]),
    .O(\minerva_cpu/exception/_n0355 [12])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n035551  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [13]),
    .O(\minerva_cpu/exception/_n0355 [13])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n035561  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [14]),
    .O(\minerva_cpu/exception/_n0355 [14])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n035571  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [15]),
    .O(\minerva_cpu/exception/_n0355 [15])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n035581  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [16]),
    .O(\minerva_cpu/exception/_n0355 [16])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n035591  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [17]),
    .O(\minerva_cpu/exception/_n0355 [17])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355101  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [18]),
    .O(\minerva_cpu/exception/_n0355 [18])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355111  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [19]),
    .O(\minerva_cpu/exception/_n0355 [19])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355131  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [20]),
    .O(\minerva_cpu/exception/_n0355 [20])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355141  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [21]),
    .O(\minerva_cpu/exception/_n0355 [21])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355151  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [22]),
    .O(\minerva_cpu/exception/_n0355 [22])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355161  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [23]),
    .O(\minerva_cpu/exception/_n0355 [23])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355171  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [24]),
    .O(\minerva_cpu/exception/_n0355 [24])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355181  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [25]),
    .O(\minerva_cpu/exception/_n0355 [25])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355191  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [26]),
    .O(\minerva_cpu/exception/_n0355 [26])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355201  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [27]),
    .O(\minerva_cpu/exception/_n0355 [27])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355211  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [28]),
    .O(\minerva_cpu/exception/_n0355 [28])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355221  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [29]),
    .O(\minerva_cpu/exception/_n0355 [29])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355231  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [2]),
    .O(\minerva_cpu/exception/_n0355 [2])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355241  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [30]),
    .O(\minerva_cpu/exception/_n0355 [30])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355251  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [31]),
    .O(\minerva_cpu/exception/_n0355 [31])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355261  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/exception/_n0355 [3])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355271  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/exception/_n0355 [4])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355281  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/exception/_n0355 [5])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355291  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [6]),
    .O(\minerva_cpu/exception/_n0355 [6])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355301  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/exception/_n0355 [7])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355311  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/exception/_n0355 [8])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \minerva_cpu/exception/Mmux__n0355321  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[4] ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/exception/_n0355 [9])
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \minerva_cpu/exception/Mmux__n035512_SW1  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [1]),
    .I1(suart_rx_pending_2312),
    .I2(suart_eventmanager_storage_full[1]),
    .I3(suart_tx_pending_2311),
    .I4(suart_eventmanager_storage_full[0]),
    .O(N1777)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAA2AAAAA ))
  \minerva_cpu/exception/Mmux__n035512  (
    .I0(N1777),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/payload__csr_adr$71[4] ),
    .I4(\minerva_cpu/$250 ),
    .I5(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/exception/_n0355 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411251  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [31]),
    .I4(\minerva_cpu/adder/$1 [31]),
    .I5(\minerva_cpu/payload__branch_target$68 [31]),
    .O(\minerva_cpu/$411 [31])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411241  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [30]),
    .I4(\minerva_cpu/adder/$1 [30]),
    .I5(\minerva_cpu/payload__branch_target$68 [30]),
    .O(\minerva_cpu/$411 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411221  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [29]),
    .I4(\minerva_cpu/adder/$1 [29]),
    .I5(\minerva_cpu/payload__branch_target$68 [29]),
    .O(\minerva_cpu/$411 [29])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411211  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [28]),
    .I4(\minerva_cpu/adder/$1 [28]),
    .I5(\minerva_cpu/payload__branch_target$68 [28]),
    .O(\minerva_cpu/$411 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411201  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [27]),
    .I4(\minerva_cpu/adder/$1 [27]),
    .I5(\minerva_cpu/payload__branch_target$68 [27]),
    .O(\minerva_cpu/$411 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411191  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [26]),
    .I4(\minerva_cpu/adder/$1 [26]),
    .I5(\minerva_cpu/payload__branch_target$68 [26]),
    .O(\minerva_cpu/$411 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411181  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [25]),
    .I4(\minerva_cpu/adder/$1 [25]),
    .I5(\minerva_cpu/payload__branch_target$68 [25]),
    .O(\minerva_cpu/$411 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411171  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [24]),
    .I4(\minerva_cpu/adder/$1 [24]),
    .I5(\minerva_cpu/payload__branch_target$68 [24]),
    .O(\minerva_cpu/$411 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411161  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [23]),
    .I4(\minerva_cpu/adder/$1 [23]),
    .I5(\minerva_cpu/payload__branch_target$68 [23]),
    .O(\minerva_cpu/$411 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411151  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [22]),
    .I4(\minerva_cpu/adder/$1 [22]),
    .I5(\minerva_cpu/payload__branch_target$68 [22]),
    .O(\minerva_cpu/$411 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411141  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [21]),
    .I4(\minerva_cpu/adder/$1 [21]),
    .I5(\minerva_cpu/payload__branch_target$68 [21]),
    .O(\minerva_cpu/$411 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411131  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [20]),
    .I4(\minerva_cpu/adder/$1 [20]),
    .I5(\minerva_cpu/payload__branch_target$68 [20]),
    .O(\minerva_cpu/$411 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411111  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [19]),
    .I4(\minerva_cpu/adder/$1 [19]),
    .I5(\minerva_cpu/payload__branch_target$68 [19]),
    .O(\minerva_cpu/$411 [19])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411101  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [18]),
    .I4(\minerva_cpu/adder/$1 [18]),
    .I5(\minerva_cpu/payload__branch_target$68 [18]),
    .O(\minerva_cpu/$411 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$41191  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [17]),
    .I4(\minerva_cpu/adder/$1 [17]),
    .I5(\minerva_cpu/payload__branch_target$68 [17]),
    .O(\minerva_cpu/$411 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$41181  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [16]),
    .I4(\minerva_cpu/adder/$1 [16]),
    .I5(\minerva_cpu/payload__branch_target$68 [16]),
    .O(\minerva_cpu/$411 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$41171  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [15]),
    .I4(\minerva_cpu/adder/$1 [15]),
    .I5(\minerva_cpu/payload__branch_target$68 [15]),
    .O(\minerva_cpu/$411 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$41161  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [14]),
    .I4(\minerva_cpu/adder/$1 [14]),
    .I5(\minerva_cpu/payload__branch_target$68 [14]),
    .O(\minerva_cpu/$411 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$41151  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [13]),
    .I4(\minerva_cpu/adder/$1 [13]),
    .I5(\minerva_cpu/payload__branch_target$68 [13]),
    .O(\minerva_cpu/$411 [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFDDDF ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT1101  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/payload__load$56_7129 ),
    .I3(\minerva_cpu/payload__store$57_7130 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I5(\minerva_cpu/f_x_raise ),
    .O(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT1101  (
    .I0(\minerva_cpu/f_x_raise ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/f_valid$10 ),
    .I3(\minerva_cpu/payload__store$57_7130 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(\minerva_cpu/loadstore/Mmux_$34_dbus__dat_w[31]_select_52_OUT110_8038 )
  );
  LUT6 #(
    .INIT ( 64'h0000080008000800 ))
  \minerva_cpu/exception/Mmux__n0362110  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/$next\x_csr_result [0]),
    .I2(\minerva_cpu/payload__csr_adr$71[2] ),
    .I3(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I4(\minerva_cpu/f_x_raise ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0362 [0])
  );
  LUT6 #(
    .INIT ( 64'h0000080008000800 ))
  \minerva_cpu/exception/Mmux__n0362121  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/$next\x_csr_result [1]),
    .I2(\minerva_cpu/payload__csr_adr$71[2] ),
    .I3(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I4(\minerva_cpu/f_x_raise ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0362 [1])
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o11 (
    .I0(basesoc_rom_bus_ack_876),
    .I1(rhs_array_muxed44[22]),
    .I2(\basesoc_slave_sel<0><28>1 ),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I5(\minerva_cpu/fetch/ibus__stb_490 ),
    .O(basesoc_rom_bus_cyc_basesoc_rom_bus_ack_AND_979_o)
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$41141  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [12]),
    .I4(\minerva_cpu/adder/$1 [12]),
    .I5(\minerva_cpu/payload__branch_target$68 [12]),
    .O(\minerva_cpu/$411 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$41133  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [11]),
    .I4(\minerva_cpu/adder/$1 [11]),
    .I5(\minerva_cpu/payload__branch_target$68 [11]),
    .O(\minerva_cpu/$411 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411210  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [10]),
    .I4(\minerva_cpu/adder/$1 [10]),
    .I5(\minerva_cpu/payload__branch_target$68 [10]),
    .O(\minerva_cpu/$411 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411321  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [9]),
    .I4(\minerva_cpu/adder/$1 [9]),
    .I5(\minerva_cpu/payload__branch_target$68 [9]),
    .O(\minerva_cpu/$411 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411311  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [8]),
    .I4(\minerva_cpu/adder/$1 [8]),
    .I5(\minerva_cpu/payload__branch_target$68 [8]),
    .O(\minerva_cpu/$411 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411301  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [7]),
    .I4(\minerva_cpu/adder/$1 [7]),
    .I5(\minerva_cpu/payload__branch_target$68 [7]),
    .O(\minerva_cpu/$411 [7])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411291  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [6]),
    .I4(\minerva_cpu/adder/$1 [6]),
    .I5(\minerva_cpu/payload__branch_target$68 [6]),
    .O(\minerva_cpu/$411 [6])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411281  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [5]),
    .I4(\minerva_cpu/adder/$1 [5]),
    .I5(\minerva_cpu/payload__branch_target$68 [5]),
    .O(\minerva_cpu/$411 [5])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411271  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [4]),
    .I4(\minerva_cpu/adder/$1 [4]),
    .I5(\minerva_cpu/payload__branch_target$68 [4]),
    .O(\minerva_cpu/$411 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411261  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [3]),
    .I4(\minerva_cpu/adder/$1 [3]),
    .I5(\minerva_cpu/payload__branch_target$68 [3]),
    .O(\minerva_cpu/$411 [3])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411231  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [2]),
    .I4(\minerva_cpu/adder/$1 [2]),
    .I5(\minerva_cpu/payload__branch_target$68 [2]),
    .O(\minerva_cpu/$411 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \minerva_cpu/Mmux_$411121  (
    .I0(\minerva_cpu/payload__rs1_re$49_7072 ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [1]),
    .I4(\minerva_cpu/adder/$1 [1]),
    .I5(\minerva_cpu/payload__csr_adr$71[1] ),
    .O(\minerva_cpu/$411 [1])
  );
  LUT6 #(
    .INIT ( 64'h5515151555555555 ))
  \minerva_cpu/d/$10  (
    .I0(N1779),
    .I1(\minerva_cpu/exception/trap_pe_n ),
    .I2(\minerva_cpu/f_valid$10 ),
    .I3(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I4(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I5(\minerva_cpu/payload__branch_predict_taken_7252 ),
    .O(\minerva_cpu/d_valid$14 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT31 ),
    .I3(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank6_reload1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I4(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank6_reload1_re)
  );
  LUT4 #(
    .INIT ( 16'h7E81 ))
  \Mcount_suart_tx_fifo_level0_xor<2>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .I3(suart_tx_fifo_level0[2]),
    .O(\Result<2>7 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_tx_fifo_level0_xor<1>11  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[0]),
    .I2(suart_tx_fifo_level0[1]),
    .O(\Result<1>7 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \minerva_cpu/decoder/Mmux_$next\immediate1_SW1  (
    .I0(\minerva_cpu/payload__instruction$40[5] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[7] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .O(N1781)
  );
  LUT6 #(
    .INIT ( 64'h4000404040114051 ))
  \minerva_cpu/decoder/Mmux_$next\immediate1  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/decoder/$next\fmt[0] ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(N1781),
    .O(\minerva_cpu/decoder_immediate [0])
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_shift_reg0_re)
  );
  LUT6 #(
    .INIT ( 64'hAAA0AAAA22202222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_SW0  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_value_status[8]),
    .O(N1783)
  );
  LUT6 #(
    .INIT ( 64'h8A008A8A00000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT11 ),
    .I1(basesoc_zero_pending_2306),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT111 ),
    .I3(basesoc_value_status[24]),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT115 ),
    .I5(N1783),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12_8802 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \minerva_cpu/Mmux_$next\d_src1101_SW1  (
    .I0(\minerva_cpu/payload__instruction$40[15] ),
    .I1(\minerva_cpu/payload__instruction$40[16] ),
    .I2(\minerva_cpu/payload__instruction$40[17] ),
    .I3(\minerva_cpu/payload__instruction$40[18] ),
    .I4(\minerva_cpu/payload__instruction$40[19] ),
    .O(N1785)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  basesoc_csrbankarray_csrbank3_master_w0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank3_sel),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank3_master_w0_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re1 (
    .I0(basesoc_csrbankarray_csrbank3_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank3_fx2_hack_slave_addr0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(_n120051_6133),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re1 (
    .I0(_n120051_6133),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_suart_rx_fifo_level0_xor<1>11  (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[1]),
    .O(\Result<1>10 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT1_SW1  (
    .I0(opsisi2c_state_FSM_FFd1_1301),
    .I1(opsisi2c_state_FSM_FFd3_1303),
    .I2(opsisi2c_state_FSM_FFd2_1302),
    .I3(opsisi2c_state_FSM_FFd4_1304),
    .O(N1787)
  );
  LUT6 #(
    .INIT ( 64'hF111111101111111 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT1  (
    .I0(opsis_i2c_scl_i_1489),
    .I1(N1787),
    .I2(basesoc_interface_we_1300),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(basesoc_csrbankarray_csrbank3_sel),
    .I5(basesoc_interface_dat_w[0]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFEFFF ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT2_SW1  (
    .I0(opsis_i2c_scl_i_1489),
    .I1(opsisi2c_state_FSM_FFd1_1301),
    .I2(opsisi2c_state_FSM_FFd2_1302),
    .I3(opsisi2c_state_FSM_FFd3_1303),
    .I4(opsisi2c_state_FSM_FFd4_1304),
    .O(N1789)
  );
  LUT6 #(
    .INIT ( 64'hF222222202222222 ))
  \Mmux_opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT2  (
    .I0(\opsis_i2c_counter[3]_PWR_1_o_equal_1642_o ),
    .I1(N1789),
    .I2(basesoc_csrbankarray_csrbank3_sel),
    .I3(basesoc_interface_we_1300),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I5(basesoc_interface_dat_w[1]),
    .O(\opsis_i2c_status_storage_full[1]_basesoc_csrbankarray_csrbank3_fx2_hack_status0_r[1]_mux_2144_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \minerva_cpu/exception/interrupt_pe_o<0>1  (
    .I0(\minerva_cpu/exception/mie_r__meie_7480 ),
    .I1(\minerva_cpu/exception/mip_r__meip_7470 ),
    .I2(\minerva_cpu/exception/mie_r__msie_7486 ),
    .I3(\minerva_cpu/exception/mip_r__msip_7476 ),
    .I4(\minerva_cpu/exception/mie_r__mtie_7483 ),
    .I5(\minerva_cpu/exception/mip_r__mtip_7473 ),
    .O(\minerva_cpu/exception/interrupt_pe_o [0])
  );
  LUT6 #(
    .INIT ( 64'h5545544455555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full[0]),
    .I4(basesoc_load_storage_full_8_2605),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT13_8803 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBBFBB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_9_2604),
    .I4(basesoc_load_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT22_8761 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBBFBB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_10_2603),
    .I4(basesoc_load_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT32_8767 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBBFBB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_11_2602),
    .I4(basesoc_load_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT42_8773 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBBFBB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_12_2601),
    .I4(basesoc_load_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT52_8779 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBBFBB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_13_2600),
    .I4(basesoc_load_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT62_8785 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBBFBB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT73  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_14_2599),
    .I4(basesoc_load_storage_full[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT72_8791 )
  );
  LUT5 #(
    .INIT ( 32'hFFFBBFBB ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT83  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_load_storage_full_15_2598),
    .I4(basesoc_load_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT82_8797 )
  );
  LUT4 #(
    .INIT ( 16'h8FFF ))
  \minerva_cpu/exception/Mmux__n035123_SW0  (
    .I0(\minerva_cpu/exception/mip_r__msip_7476 ),
    .I1(\minerva_cpu/exception/mie_r__msie_7486 ),
    .I2(\minerva_cpu/exception/mie_r__mtie_7483 ),
    .I3(\minerva_cpu/exception/mip_r__mtip_7473 ),
    .O(N1259)
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  _n10339_inv1 (
    .I0(suart_tx_busy_2308),
    .I1(suart_uart_clk_txen_970),
    .I2(suart_sink_ready_939),
    .I3(suart_tx_fifo_readable_2313),
    .O(_n10339_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AFFFFFFFF ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(_n6859),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I4(basesoc_sdram_trrdcon_ready_2366),
    .I5(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10423_inv1 (
    .I0(basesoc_sdram_bankmachine0_row_open),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_trascon_ready_2322),
    .O(_n10423_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10441_inv1 (
    .I0(basesoc_sdram_bankmachine1_row_open),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_trascon_ready_2327),
    .O(_n10441_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10459_inv1 (
    .I0(basesoc_sdram_bankmachine2_row_open),
    .I1(basesoc_sdram_bankmachine2_cmd_valid),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_trascon_ready_2332),
    .O(_n10459_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10477_inv1 (
    .I0(basesoc_sdram_bankmachine3_row_open),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_trascon_ready_2337),
    .O(_n10477_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10495_inv1 (
    .I0(basesoc_sdram_bankmachine4_row_open),
    .I1(basesoc_sdram_bankmachine4_cmd_valid),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_trascon_ready_2342),
    .O(_n10495_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10513_inv1 (
    .I0(basesoc_sdram_bankmachine5_row_open),
    .I1(basesoc_sdram_bankmachine5_cmd_valid),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_trascon_ready_2347),
    .O(_n10513_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10531_inv1 (
    .I0(basesoc_sdram_bankmachine6_row_open),
    .I1(basesoc_sdram_bankmachine6_cmd_valid),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_trascon_ready_2352),
    .O(_n10531_inv)
  );
  LUT4 #(
    .INIT ( 16'h80FF ))
  _n10549_inv1 (
    .I0(basesoc_sdram_bankmachine7_row_open),
    .I1(basesoc_sdram_bankmachine7_cmd_valid),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_trascon_ready_2357),
    .O(_n10549_inv)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_ready),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_ready),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_ready),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_ready),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_ready),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_ready),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count1)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_ready),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count1)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine0_row_open),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine0_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine1_row_open),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine1_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine2_row_open),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine2_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine3_row_open),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine3_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine4_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine4_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine4_row_open),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine4_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine5_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine5_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine5_row_open),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine5_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine6_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine6_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine6_row_open),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine6_trascon_count)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine7_trascon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine7_trascon_count[0]),
    .I1(basesoc_sdram_bankmachine7_row_open),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_cmd_ready),
    .O(Mcount_basesoc_sdram_bankmachine7_trascon_count)
  );
  LUT6 #(
    .INIT ( 64'h8888888888888880 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o9 (
    .I0(rhs_array_muxed6),
    .I1(_n6859),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o2_8612),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o4_8614),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o6_8616),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o8_8618),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o)
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In1  (
    .I0(_n6859),
    .I1(rhs_array_muxed6),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I3(basesoc_sdram_choose_req_grant_SF90),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd3_1338),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8628 )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine0_row_opened_2318),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1686),
    .O(N1172)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_2328),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1778),
    .O(N1180)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine4_row_opened_2338),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1870),
    .O(N1188)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine6_row_opened_2348),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1962),
    .O(N1196)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In31 )
  );
  LUT6 #(
    .INIT ( 64'h0B0B0B0B0B000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In1  (
    .I0(_n6859),
    .I1(rhs_array_muxed6),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In2 )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0151 (
    .I0(half_rate_phy_record0_address[9]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0141 (
    .I0(half_rate_phy_record0_address[8]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0131 (
    .I0(half_rate_phy_record0_address[7]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0121 (
    .I0(half_rate_phy_record0_address[6]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0111 (
    .I0(half_rate_phy_record0_address[5]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed0101 (
    .I0(half_rate_phy_record0_address[4]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed091 (
    .I0(half_rate_phy_record0_address[3]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed081 (
    .I0(half_rate_phy_record0_address[2]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed071 (
    .I0(half_rate_phy_record0_address[1]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed051 (
    .I0(half_rate_phy_record0_address[13]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[13]),
    .O(array_muxed0[13])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed041 (
    .I0(half_rate_phy_record0_address[12]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed031 (
    .I0(half_rate_phy_record0_address[11]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed021 (
    .I0(half_rate_phy_record0_address[10]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed011 (
    .I0(half_rate_phy_record0_address[0]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1312 (
    .I0(half_rate_phy_record0_bank[2]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_bank[2]),
    .O(array_muxed1[2])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1211 (
    .I0(half_rate_phy_record0_bank[1]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed1111 (
    .I0(half_rate_phy_record0_bank[0]),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT2 #(
    .INIT ( 4'hB ))
  \Mcount_half_rate_phy_phase_sel_xor<0>11  (
    .I0(half_rate_phy_phase_sel_BRB0_9979),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .O(Result2)
  );
  LUT6 #(
    .INIT ( 64'hA3A1828023210200 ))
  \minerva_cpu/decoder/Mmux_$next\immediate1321  (
    .I0(\minerva_cpu/decoder/$next\fmt[0] ),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/decoder_rd_we ),
    .I3(\minerva_cpu/payload__instruction$40[7] ),
    .I4(\minerva_cpu/payload__instruction$40[31] ),
    .I5(\minerva_cpu/payload__instruction$40[19] ),
    .O(\minerva_cpu/decoder/Mmux_$next\immediate132 )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \minerva_cpu/fetch/_n0080_inv1  (
    .I0(\minerva_cpu/fetch/ibus__stb_490 ),
    .I1(basesoc_grant_2368),
    .I2(basesoc_shared_ack),
    .O(\minerva_cpu/fetch/_n0080_inv )
  );
  LUT6 #(
    .INIT ( 64'hFDDDA888A888A888 ))
  \minerva_cpu/predict/Mmux_$next\d_branch_taken11  (
    .I0(\minerva_cpu/decoder_branch ),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[31] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder_jump ),
    .I5(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/predict_d_branch_taken )
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine1_row_opened_2323),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1732),
    .O(N1176)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine3_row_opened_2333),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1824),
    .O(N1184)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine5_row_opened_2343),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1916),
    .O(N1192)
  );
  LUT6 #(
    .INIT ( 64'hF7F7FFF7FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_we11_SW0 (
    .I0(basesoc_sdram_bankmachine7_row_opened_2353),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I2(refresher_state_FSM_FFd2_1306),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_generator_done_1171),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_2008),
    .O(N1200)
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In12 )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_392_o2),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In12 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd3-In311  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In31 )
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<1>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(basesoc_sdram_twtrcon_count[1]),
    .I2(rhs_array_muxed6),
    .I3(_n6859),
    .I4(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count1)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<2>11  (
    .I0(basesoc_sdram_twtrcon_count[2]),
    .I1(basesoc_sdram_twtrcon_count[0]),
    .I2(basesoc_sdram_twtrcon_count[1]),
    .I3(rhs_array_muxed6),
    .I4(_n6859),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count2)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In4 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In1_8897 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In1_8900 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In1_8904 )
  );
  LUT6 #(
    .INIT ( 64'hA3A1828023210200 ))
  \minerva_cpu/decoder/Mmux_$next\immediate31  (
    .I0(\minerva_cpu/decoder/$next\fmt[0] ),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/decoder_rd_we ),
    .I3(\minerva_cpu/payload__instruction$40[7] ),
    .I4(\minerva_cpu/payload__instruction$40[31] ),
    .I5(\minerva_cpu/payload__instruction$40[20] ),
    .O(\minerva_cpu/decoder_immediate [11])
  );
  LUT6 #(
    .INIT ( 64'hD9C9988851411000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate111  (
    .I0(\minerva_cpu/decoder/$next\fmt[2] ),
    .I1(\minerva_cpu/decoder_rd_we ),
    .I2(\minerva_cpu/decoder/$next\fmt[0] ),
    .I3(\minerva_cpu/payload__instruction$40[7] ),
    .I4(\minerva_cpu/payload__instruction$40[31] ),
    .I5(\minerva_cpu/payload__instruction$40[19] ),
    .O(\minerva_cpu/decoder_immediate [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<0>  (
    .I0(\minerva_cpu/payload__src1$50 [0]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/payload__csr_adr$71[0] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<1>  (
    .I0(\minerva_cpu/payload__src1$50 [1]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [1]),
    .I3(\minerva_cpu/payload__csr_adr$71[1] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<2>  (
    .I0(\minerva_cpu/payload__src1$50 [2]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/payload__csr_adr$71[2] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<3>  (
    .I0(\minerva_cpu/payload__src1$50 [3]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/payload__csr_adr$71[3] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<4>  (
    .I0(\minerva_cpu/payload__src1$50 [4]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [4]),
    .I3(\minerva_cpu/payload__csr_adr$71[4] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [4])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<0>  (
    .I0(\minerva_cpu/payload__src1$50 [0]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/payload__csr_adr$71[0] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<5>  (
    .I0(\minerva_cpu/payload__src1$50 [5]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [5]),
    .I3(\minerva_cpu/payload__csr_adr$71[5] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [5])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<1>  (
    .I0(\minerva_cpu/payload__src1$50 [1]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [1]),
    .I3(\minerva_cpu/payload__csr_adr$71[1] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [1])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<6>  (
    .I0(\minerva_cpu/payload__src1$50 [6]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [6]),
    .I3(\minerva_cpu/payload__csr_adr$71[6] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [6])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<2>  (
    .I0(\minerva_cpu/payload__src1$50 [2]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [2]),
    .I3(\minerva_cpu/payload__csr_adr$71[2] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<7>  (
    .I0(\minerva_cpu/payload__src1$50 [7]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [7]),
    .I3(\minerva_cpu/payload__csr_adr$71[7] ),
    .O(\minerva_cpu/adder/Madd_n0025_lut [7])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<3>  (
    .I0(\minerva_cpu/payload__src1$50 [3]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/payload__csr_adr$71[3] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<8>  (
    .I0(\minerva_cpu/payload__src1$50 [8]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [8]),
    .I3(\minerva_cpu/payload__immediate$52 [8]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [8])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<4>  (
    .I0(\minerva_cpu/payload__src1$50 [4]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [4]),
    .I3(\minerva_cpu/payload__csr_adr$71[4] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<9>  (
    .I0(\minerva_cpu/payload__src1$50 [9]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [9]),
    .I3(\minerva_cpu/payload__immediate$52 [9]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [9])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<5>  (
    .I0(\minerva_cpu/payload__src1$50 [5]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [5]),
    .I3(\minerva_cpu/payload__csr_adr$71[5] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [5])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<10>  (
    .I0(\minerva_cpu/payload__src1$50 [10]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [10]),
    .I3(\minerva_cpu/payload__immediate$52 [10]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [10])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<6>  (
    .I0(\minerva_cpu/payload__src1$50 [6]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [6]),
    .I3(\minerva_cpu/payload__csr_adr$71[6] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [6])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<11>  (
    .I0(\minerva_cpu/payload__src1$50 [11]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [11]),
    .I3(\minerva_cpu/payload__immediate$52 [11]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [11])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<7>  (
    .I0(\minerva_cpu/payload__src1$50 [7]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [7]),
    .I3(\minerva_cpu/payload__csr_adr$71[7] ),
    .O(\minerva_cpu/adder/Msub_$1_lut [7])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<12>  (
    .I0(\minerva_cpu/payload__src1$50 [12]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [12]),
    .I3(\minerva_cpu/payload__immediate$52 [12]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [12])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<8>  (
    .I0(\minerva_cpu/payload__src1$50 [8]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [8]),
    .I3(\minerva_cpu/payload__immediate$52 [8]),
    .O(\minerva_cpu/adder/Msub_$1_lut [8])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<13>  (
    .I0(\minerva_cpu/payload__src1$50 [13]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [13]),
    .I3(\minerva_cpu/payload__immediate$52 [13]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [13])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<9>  (
    .I0(\minerva_cpu/payload__src1$50 [9]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [9]),
    .I3(\minerva_cpu/payload__immediate$52 [9]),
    .O(\minerva_cpu/adder/Msub_$1_lut [9])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<14>  (
    .I0(\minerva_cpu/payload__src1$50 [14]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [14]),
    .I3(\minerva_cpu/payload__immediate$52 [14]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [14])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<10>  (
    .I0(\minerva_cpu/payload__src1$50 [10]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [10]),
    .I3(\minerva_cpu/payload__immediate$52 [10]),
    .O(\minerva_cpu/adder/Msub_$1_lut [10])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<15>  (
    .I0(\minerva_cpu/payload__src1$50 [15]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [15]),
    .I3(\minerva_cpu/payload__immediate$52 [15]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [15])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<11>  (
    .I0(\minerva_cpu/payload__src1$50 [11]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [11]),
    .I3(\minerva_cpu/payload__immediate$52 [11]),
    .O(\minerva_cpu/adder/Msub_$1_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<16>  (
    .I0(\minerva_cpu/payload__src1$50 [16]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [16]),
    .I3(\minerva_cpu/payload__immediate$52 [16]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [16])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<12>  (
    .I0(\minerva_cpu/payload__src1$50 [12]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [12]),
    .I3(\minerva_cpu/payload__immediate$52 [12]),
    .O(\minerva_cpu/adder/Msub_$1_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<17>  (
    .I0(\minerva_cpu/payload__src1$50 [17]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [17]),
    .I3(\minerva_cpu/payload__immediate$52 [17]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [17])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<13>  (
    .I0(\minerva_cpu/payload__src1$50 [13]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [13]),
    .I3(\minerva_cpu/payload__immediate$52 [13]),
    .O(\minerva_cpu/adder/Msub_$1_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<18>  (
    .I0(\minerva_cpu/payload__src1$50 [18]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [18]),
    .I3(\minerva_cpu/payload__immediate$52 [18]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [18])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<14>  (
    .I0(\minerva_cpu/payload__src1$50 [14]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [14]),
    .I3(\minerva_cpu/payload__immediate$52 [14]),
    .O(\minerva_cpu/adder/Msub_$1_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<19>  (
    .I0(\minerva_cpu/payload__src1$50 [19]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [19]),
    .I3(\minerva_cpu/payload__immediate$52 [19]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [19])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<15>  (
    .I0(\minerva_cpu/payload__src1$50 [15]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [15]),
    .I3(\minerva_cpu/payload__immediate$52 [15]),
    .O(\minerva_cpu/adder/Msub_$1_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<20>  (
    .I0(\minerva_cpu/payload__src1$50 [20]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [20]),
    .I3(\minerva_cpu/payload__immediate$52 [20]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [20])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<16>  (
    .I0(\minerva_cpu/payload__src1$50 [16]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [16]),
    .I3(\minerva_cpu/payload__immediate$52 [16]),
    .O(\minerva_cpu/adder/Msub_$1_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<21>  (
    .I0(\minerva_cpu/payload__src1$50 [21]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [21]),
    .I3(\minerva_cpu/payload__immediate$52 [21]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [21])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<17>  (
    .I0(\minerva_cpu/payload__src1$50 [17]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [17]),
    .I3(\minerva_cpu/payload__immediate$52 [17]),
    .O(\minerva_cpu/adder/Msub_$1_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<22>  (
    .I0(\minerva_cpu/payload__src1$50 [22]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [22]),
    .I3(\minerva_cpu/payload__immediate$52 [22]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [22])
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<18>  (
    .I0(\minerva_cpu/payload__src1$50 [18]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [18]),
    .I3(\minerva_cpu/payload__immediate$52 [18]),
    .O(\minerva_cpu/adder/Msub_$1_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<23>  (
    .I0(\minerva_cpu/payload__src1$50 [23]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [23]),
    .I3(\minerva_cpu/payload__immediate$52 [23]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [23])
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine6_req_lock1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine7_req_lock1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_req_lock)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \n0765<3>1  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(n0765)
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT110  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc110 ),
    .I4(\minerva_cpu/predict_d_branch_target [2]),
    .I5(\minerva_cpu/fetch/ibus__adr [0]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT210  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc210 ),
    .I4(\minerva_cpu/predict_d_branch_target [12]),
    .I5(\minerva_cpu/fetch/ibus__adr [10]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT31  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc31_9452 ),
    .I4(\minerva_cpu/predict_d_branch_target [13]),
    .I5(\minerva_cpu/fetch/ibus__adr [11]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT41  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc41_9448 ),
    .I4(\minerva_cpu/predict_d_branch_target [14]),
    .I5(\minerva_cpu/fetch/ibus__adr [12]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT51  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc51_9446 ),
    .I4(\minerva_cpu/predict_d_branch_target [15]),
    .I5(\minerva_cpu/fetch/ibus__adr [13]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT61  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc61_9444 ),
    .I4(\minerva_cpu/predict_d_branch_target [16]),
    .I5(\minerva_cpu/fetch/ibus__adr [14]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT71  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc71_9442 ),
    .I4(\minerva_cpu/predict_d_branch_target [17]),
    .I5(\minerva_cpu/fetch/ibus__adr [15]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT81  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc81_9440 ),
    .I4(\minerva_cpu/predict_d_branch_target [18]),
    .I5(\minerva_cpu/fetch/ibus__adr [16]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT91  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc91_9438 ),
    .I4(\minerva_cpu/predict_d_branch_target [19]),
    .I5(\minerva_cpu/fetch/ibus__adr [17]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT101  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc101_9494 ),
    .I4(\minerva_cpu/predict_d_branch_target [20]),
    .I5(\minerva_cpu/fetch/ibus__adr [18]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT111  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc111_9492 ),
    .I4(\minerva_cpu/predict_d_branch_target [21]),
    .I5(\minerva_cpu/fetch/ibus__adr [19]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT121  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc121_9490 ),
    .I4(\minerva_cpu/predict_d_branch_target [3]),
    .I5(\minerva_cpu/fetch/ibus__adr [1]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT131  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc131_9488 ),
    .I4(\minerva_cpu/predict_d_branch_target [22]),
    .I5(\minerva_cpu/fetch/ibus__adr [20]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT141  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc141_9486 ),
    .I4(\minerva_cpu/predict_d_branch_target [23]),
    .I5(\minerva_cpu/fetch/ibus__adr [21]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT151  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc151_9484 ),
    .I4(\minerva_cpu/predict_d_branch_target [24]),
    .I5(\minerva_cpu/fetch/ibus__adr [22]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT161  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc161_9482 ),
    .I4(\minerva_cpu/predict_d_branch_target [25]),
    .I5(\minerva_cpu/fetch/ibus__adr [23]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT171  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc171_9480 ),
    .I4(\minerva_cpu/predict_d_branch_target [26]),
    .I5(\minerva_cpu/fetch/ibus__adr [24]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT181  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc181_9478 ),
    .I4(\minerva_cpu/predict_d_branch_target [27]),
    .I5(\minerva_cpu/fetch/ibus__adr [25]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT191  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc191_9476 ),
    .I4(\minerva_cpu/predict_d_branch_target [28]),
    .I5(\minerva_cpu/fetch/ibus__adr [26]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT201  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc201_9472 ),
    .I4(\minerva_cpu/predict_d_branch_target [29]),
    .I5(\minerva_cpu/fetch/ibus__adr [27]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT211  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc211_9470 ),
    .I4(\minerva_cpu/predict_d_branch_target [30]),
    .I5(\minerva_cpu/fetch/ibus__adr [28]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT221  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc221_9468 ),
    .I4(\minerva_cpu/predict_d_branch_target [31]),
    .I5(\minerva_cpu/fetch/ibus__adr [29]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT231  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc231_9466 ),
    .I4(\minerva_cpu/predict_d_branch_target [4]),
    .I5(\minerva_cpu/fetch/ibus__adr [2]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT241  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc241_9464 ),
    .I4(\minerva_cpu/predict_d_branch_target [5]),
    .I5(\minerva_cpu/fetch/ibus__adr [3]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT251  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc251_9462 ),
    .I4(\minerva_cpu/predict_d_branch_target [6]),
    .I5(\minerva_cpu/fetch/ibus__adr [4]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT261  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc261_9460 ),
    .I4(\minerva_cpu/predict_d_branch_target [7]),
    .I5(\minerva_cpu/fetch/ibus__adr [5]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT271  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc271_9458 ),
    .I4(\minerva_cpu/predict_d_branch_target [8]),
    .I5(\minerva_cpu/fetch/ibus__adr [6]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT281  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc281_9456 ),
    .I4(\minerva_cpu/predict_d_branch_target [9]),
    .I5(\minerva_cpu/fetch/ibus__adr [7]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT291  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc291_9454 ),
    .I4(\minerva_cpu/predict_d_branch_target [10]),
    .I5(\minerva_cpu/fetch/ibus__adr [8]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \minerva_cpu/fetch/Mmux_$24_ibus__adr[29]_select_33_OUT301  (
    .I0(\minerva_cpu/d_stall ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/fetch/$1/$1 ),
    .I3(\minerva_cpu/fetch/$1/Mmux_$next\a_pc301_9450 ),
    .I4(\minerva_cpu/predict_d_branch_target [11]),
    .I5(\minerva_cpu/fetch/ibus__adr [9]),
    .O(\minerva_cpu/fetch/$24_ibus__adr[29]_select_33_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  basesoc_port_cmd_ready32_SW0 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .O(N1150)
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<19>  (
    .I0(\minerva_cpu/payload__src1$50 [19]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [19]),
    .I3(\minerva_cpu/payload__immediate$52 [19]),
    .O(\minerva_cpu/adder/Msub_$1_lut [19])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<24>  (
    .I0(\minerva_cpu/payload__src1$50 [24]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [24]),
    .I3(\minerva_cpu/payload__immediate$52 [24]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [24])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<20>  (
    .I0(\minerva_cpu/payload__pc$37 [18]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<20>_6248 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<20>  (
    .I0(\minerva_cpu/payload__src1$50 [20]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [20]),
    .I3(\minerva_cpu/payload__immediate$52 [20]),
    .O(\minerva_cpu/adder/Msub_$1_lut [20])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<25>  (
    .I0(\minerva_cpu/payload__src1$50 [25]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [25]),
    .I3(\minerva_cpu/payload__immediate$52 [25]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<21>  (
    .I0(\minerva_cpu/payload__pc$37 [19]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[21] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<21>_6246 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<21>  (
    .I0(\minerva_cpu/payload__src1$50 [21]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [21]),
    .I3(\minerva_cpu/payload__immediate$52 [21]),
    .O(\minerva_cpu/adder/Msub_$1_lut [21])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<26>  (
    .I0(\minerva_cpu/payload__src1$50 [26]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [26]),
    .I3(\minerva_cpu/payload__immediate$52 [26]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<22>  (
    .I0(\minerva_cpu/payload__pc$37 [20]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<22>_6244 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<22>  (
    .I0(\minerva_cpu/payload__src1$50 [22]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [22]),
    .I3(\minerva_cpu/payload__immediate$52 [22]),
    .O(\minerva_cpu/adder/Msub_$1_lut [22])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<27>  (
    .I0(\minerva_cpu/payload__src1$50 [27]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [27]),
    .I3(\minerva_cpu/payload__immediate$52 [27]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [27])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<23>  (
    .I0(\minerva_cpu/payload__pc$37 [21]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[23] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<23>_6242 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<23>  (
    .I0(\minerva_cpu/payload__src1$50 [23]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [23]),
    .I3(\minerva_cpu/payload__immediate$52 [23]),
    .O(\minerva_cpu/adder/Msub_$1_lut [23])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<28>  (
    .I0(\minerva_cpu/payload__src1$50 [28]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [28]),
    .I3(\minerva_cpu/payload__immediate$52 [28]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [28])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<24>  (
    .I0(\minerva_cpu/payload__pc$37 [22]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<24>_6240 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<24>  (
    .I0(\minerva_cpu/payload__src1$50 [24]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [24]),
    .I3(\minerva_cpu/payload__immediate$52 [24]),
    .O(\minerva_cpu/adder/Msub_$1_lut [24])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<29>  (
    .I0(\minerva_cpu/payload__src1$50 [29]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [29]),
    .I3(\minerva_cpu/payload__immediate$52 [29]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [29])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \minerva_cpu/loadstore/_n0113_inv1  (
    .I0(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .O(\minerva_cpu/loadstore/_n0113_inv )
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<25>  (
    .I0(\minerva_cpu/payload__pc$37 [23]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[25] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<25>_6238 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<25>  (
    .I0(\minerva_cpu/payload__src1$50 [25]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [25]),
    .I3(\minerva_cpu/payload__immediate$52 [25]),
    .O(\minerva_cpu/adder/Msub_$1_lut [25])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<30>  (
    .I0(\minerva_cpu/payload__src1$50 [30]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [30]),
    .I3(\minerva_cpu/payload__immediate$52 [30]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [30])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o12 (
    .I0(cache_state_FSM_FFd3_5192),
    .I1(rhs_array_muxed49),
    .I2(cache_state_FSM_FFd2_5193),
    .I3(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .I5(basesoc_slave_sel[4]),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o)
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<26>  (
    .I0(\minerva_cpu/payload__pc$37 [24]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<26>_6236 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<26>  (
    .I0(\minerva_cpu/payload__src1$50 [26]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [26]),
    .I3(\minerva_cpu/payload__immediate$52 [26]),
    .O(\minerva_cpu/adder/Msub_$1_lut [26])
  );
  LUT4 #(
    .INIT ( 16'h569A ))
  \minerva_cpu/adder/Madd_n0025_lut<31>  (
    .I0(\minerva_cpu/payload__src1$50 [31]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [31]),
    .I3(\minerva_cpu/payload__immediate$52 [31]),
    .O(\minerva_cpu/adder/Madd_n0025_lut [31])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<27>  (
    .I0(\minerva_cpu/payload__pc$37 [25]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[27] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<27>_6234 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<27>  (
    .I0(\minerva_cpu/payload__src1$50 [27]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [27]),
    .I3(\minerva_cpu/payload__immediate$52 [27]),
    .O(\minerva_cpu/adder/Msub_$1_lut [27])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<28>  (
    .I0(\minerva_cpu/payload__pc$37 [26]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/csrf_port__addr[8] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<28>_6232 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<28>  (
    .I0(\minerva_cpu/payload__src1$50 [28]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [28]),
    .I3(\minerva_cpu/payload__immediate$52 [28]),
    .O(\minerva_cpu/adder/Msub_$1_lut [28])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<29>  (
    .I0(\minerva_cpu/payload__pc$37 [27]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[29] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<29>_6230 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<29>  (
    .I0(\minerva_cpu/payload__src1$50 [29]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [29]),
    .I3(\minerva_cpu/payload__immediate$52 [29]),
    .O(\minerva_cpu/adder/Msub_$1_lut [29])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<30>  (
    .I0(\minerva_cpu/payload__pc$37 [28]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[30] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<30>_6228 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<30>  (
    .I0(\minerva_cpu/payload__src1$50 [30]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [30]),
    .I3(\minerva_cpu/payload__immediate$52 [30]),
    .O(\minerva_cpu/adder/Msub_$1_lut [30])
  );
  LUT4 #(
    .INIT ( 16'h5666 ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<31>  (
    .I0(\minerva_cpu/payload__pc$37 [29]),
    .I1(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .I2(\minerva_cpu/payload__instruction$40[31] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<31>_6226 )
  );
  LUT4 #(
    .INIT ( 16'hA965 ))
  \minerva_cpu/adder/Msub_$1_lut<31>  (
    .I0(\minerva_cpu/payload__src1$50 [31]),
    .I1(\minerva_cpu/payload__store$57_7130 ),
    .I2(\minerva_cpu/payload__src2$51 [31]),
    .I3(\minerva_cpu/payload__immediate$52 [31]),
    .O(\minerva_cpu/adder/Msub_$1_lut [31])
  );
  LUT6 #(
    .INIT ( 64'h555555556AAA6A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<12>  (
    .I0(\minerva_cpu/payload__pc$37 [10]),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/payload__instruction$40[12] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<12>_6264 )
  );
  LUT6 #(
    .INIT ( 64'h555555556AAA6A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<13>  (
    .I0(\minerva_cpu/payload__pc$37 [11]),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/payload__instruction$40[13] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<13>_6262 )
  );
  LUT6 #(
    .INIT ( 64'h555555556AAA6A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<14>  (
    .I0(\minerva_cpu/payload__pc$37 [12]),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/payload__instruction$40[14] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<14>_6260 )
  );
  LUT6 #(
    .INIT ( 64'h555555556AAA6A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<15>  (
    .I0(\minerva_cpu/payload__pc$37 [13]),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/payload__instruction$40[15] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<15>_6258 )
  );
  LUT6 #(
    .INIT ( 64'h555555556AAA6A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<16>  (
    .I0(\minerva_cpu/payload__pc$37 [14]),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/payload__instruction$40[16] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<16>_6256 )
  );
  LUT6 #(
    .INIT ( 64'h555555556AAA6A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<17>  (
    .I0(\minerva_cpu/payload__pc$37 [15]),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/payload__instruction$40[17] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<17>_6254 )
  );
  LUT6 #(
    .INIT ( 64'h555555556AAA6A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<18>  (
    .I0(\minerva_cpu/payload__pc$37 [16]),
    .I1(\minerva_cpu/decoder/$next\fmt[2] ),
    .I2(\minerva_cpu/payload__instruction$40[18] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate33 ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<18>_6252 )
  );
  LUT5 #(
    .INIT ( 32'hA2FFAFFF ))
  \minerva_cpu/decoder/$6451  (
    .I0(\minerva_cpu/payload__instruction$40[5] ),
    .I1(\minerva_cpu/decoder/$187<6>1 ),
    .I2(\minerva_cpu/payload__instruction$40[2] ),
    .I3(\minerva_cpu/decoder/$3732 ),
    .I4(\minerva_cpu/decoder/$103 ),
    .O(\minerva_cpu/decoder/$645 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2501  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[31] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src250 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2481  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[30] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src248_9105 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2361  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[25] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src236 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2341  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[24] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src234 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2321  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[23] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src232 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2301  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[22] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src230 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2281  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[21] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src228_9184 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2261  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[20] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src226_9191 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_slave_sel<1><28>1  (
    .I0(\basesoc_slave_sel<0><28>11_6159 ),
    .I1(rhs_array_muxed44[22]),
    .I2(rhs_array_muxed44[27]),
    .I3(\basesoc_slave_sel<0><28>12_8596 ),
    .I4(\basesoc_slave_sel<0><28>13_8597 ),
    .O(basesoc_slave_sel[1])
  );
  LUT6 #(
    .INIT ( 64'h7F7FD57F2A808080 ))
  \minerva_cpu/Mmux_$164271  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/payload__funct3$55 [1]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__rs1$47 [4]),
    .I5(\minerva_cpu/payload__src1$50 [4]),
    .O(\minerva_cpu/$164 [4])
  );
  LUT6 #(
    .INIT ( 64'h7F7FD57F2A808080 ))
  \minerva_cpu/Mmux_$164261  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/payload__funct3$55 [1]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__rs1$47 [3]),
    .I5(\minerva_cpu/payload__src1$50 [3]),
    .O(\minerva_cpu/$164 [3])
  );
  LUT6 #(
    .INIT ( 64'h7F7FD57F2A808080 ))
  \minerva_cpu/Mmux_$164231  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/payload__funct3$55 [1]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__rs1$47 [2]),
    .I5(\minerva_cpu/payload__src1$50 [2]),
    .O(\minerva_cpu/$164 [2])
  );
  LUT6 #(
    .INIT ( 64'hA2A2A2A2A2A2A2AA ))
  \minerva_cpu/x/$81  (
    .I0(\minerva_cpu/d/valid$1_7373 ),
    .I1(\minerva_cpu/x/valid$1_7368 ),
    .I2(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I3(\minerva_cpu/payload__mret$109_7299 ),
    .I4(\minerva_cpu/payload__branch_taken$106_7301 ),
    .I5(\minerva_cpu/payload__exception$110_7298 ),
    .O(\minerva_cpu/f_valid$10 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2445  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[29] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src2444_9125 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2425  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/csrf_port__addr[8] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src2424_9131 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2405  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[27] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src2404_9137 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \minerva_cpu/Mmux_$next\d_src2385  (
    .I0(\minerva_cpu/decoder_rs2_re ),
    .I1(\minerva_cpu/decoder_csr ),
    .I2(\minerva_cpu/payload__instruction$40[26] ),
    .I3(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 ),
    .I4(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/Mmux_$next\d_src2384_9151 )
  );
  LUT6 #(
    .INIT ( 64'h6AAA6A6A6A666A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<5>  (
    .I0(\minerva_cpu/payload__pc$37 [3]),
    .I1(\minerva_cpu/payload__instruction$40[25] ),
    .I2(\minerva_cpu/decoder/$next\fmt[0] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<5>_6278 )
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1611  (
    .I0(\minerva_cpu/payload__instruction$40[24] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [24]),
    .O(\minerva_cpu/fetch_f_instruction [24])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1411  (
    .I0(\minerva_cpu/payload__instruction$40[22] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [22]),
    .O(\minerva_cpu/fetch_f_instruction [22])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1311  (
    .I0(\minerva_cpu/payload__instruction$40[21] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [21]),
    .O(\minerva_cpu/fetch_f_instruction [21])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1511  (
    .I0(\minerva_cpu/payload__instruction$40[23] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [23]),
    .O(\minerva_cpu/fetch_f_instruction [23])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1211  (
    .I0(\minerva_cpu/payload__instruction$40[20] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [20]),
    .O(\minerva_cpu/fetch_f_instruction [20])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux911  (
    .I0(\minerva_cpu/payload__instruction$40[18] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [18]),
    .O(\minerva_cpu/fetch_f_instruction [18])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux811  (
    .I0(\minerva_cpu/payload__instruction$40[17] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [17]),
    .O(\minerva_cpu/fetch_f_instruction [17])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1011  (
    .I0(\minerva_cpu/payload__instruction$40[19] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [19]),
    .O(\minerva_cpu/fetch_f_instruction [19])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux711  (
    .I0(\minerva_cpu/payload__instruction$40[16] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [16]),
    .O(\minerva_cpu/fetch_f_instruction [16])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux6111  (
    .I0(\minerva_cpu/payload__instruction$40[15] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [15]),
    .O(\minerva_cpu/fetch_f_instruction [15])
  );
  LUT6 #(
    .INIT ( 64'h6AAA6A6A6A666A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<6>  (
    .I0(\minerva_cpu/payload__pc$37 [4]),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/decoder/$next\fmt[0] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<6>_6276 )
  );
  LUT6 #(
    .INIT ( 64'h6AAA6A6A6A666A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<7>  (
    .I0(\minerva_cpu/payload__pc$37 [5]),
    .I1(\minerva_cpu/payload__instruction$40[27] ),
    .I2(\minerva_cpu/decoder/$next\fmt[0] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<7>_6274 )
  );
  LUT6 #(
    .INIT ( 64'h6AAA6A6A6A666A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<8>  (
    .I0(\minerva_cpu/payload__pc$37 [6]),
    .I1(\minerva_cpu/csrf_port__addr[8] ),
    .I2(\minerva_cpu/decoder/$next\fmt[0] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<8>_6272 )
  );
  LUT6 #(
    .INIT ( 64'h6AAA6A6A6A666A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<9>  (
    .I0(\minerva_cpu/payload__pc$37 [7]),
    .I1(\minerva_cpu/payload__instruction$40[29] ),
    .I2(\minerva_cpu/decoder/$next\fmt[0] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<9>_6270 )
  );
  LUT6 #(
    .INIT ( 64'h6AAA6A6A6A666A6A ))
  \minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<10>  (
    .I0(\minerva_cpu/payload__pc$37 [8]),
    .I1(\minerva_cpu/payload__instruction$40[30] ),
    .I2(\minerva_cpu/decoder/$next\fmt[0] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .I4(\minerva_cpu/decoder/$101<4>1 ),
    .I5(\minerva_cpu/decoder/$next\fmt[2] ),
    .O(\minerva_cpu/predict/Madd_n0010[33:0]_Madd_lut<10>_6268 )
  );
  LUT4 #(
    .INIT ( 16'h0246 ))
  \minerva_cpu/loadstore/$1/Mmux_$next\w_load_result2112  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__load_mask$122 [2]),
    .I3(\minerva_cpu/payload__result$118 [1]),
    .O(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result211 )
  );
  LUT6 #(
    .INIT ( 64'hFF80808000808080 ))
  \minerva_cpu/exception/Mmux__n0355110  (
    .I0(\minerva_cpu/exception/irq_mask_r__value [0]),
    .I1(basesoc_zero_pending_2306),
    .I2(basesoc_eventmanager_storage_full_2290),
    .I3(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_120_o ),
    .I4(\minerva_cpu/$250 ),
    .I5(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/exception/_n0355 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \minerva_cpu/shifter/Sh1481  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh24 ),
    .I4(\minerva_cpu/shifter/Sh801 ),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh148 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \_n12023<5>1  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12023)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n120021 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12002)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_readable)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n12029<5>1  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n12029)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_zero_clear1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_interface_we_1300),
    .I2(basesoc_interface_dat_w[0]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(basesoc_zero_clear)
  );
  LUT6 #(
    .INIT ( 64'h7F7FD57F2A808080 ))
  \minerva_cpu/Mmux_$164121  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/payload__funct3$55 [1]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__rs1$47 [1]),
    .I5(\minerva_cpu/payload__src1$50 [1]),
    .O(\minerva_cpu/$164 [1])
  );
  LUT6 #(
    .INIT ( 64'h7F7FD57F2A808080 ))
  \minerva_cpu/Mmux_$16411  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/payload__funct3$55 [1]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__rs1$47 [0]),
    .I5(\minerva_cpu/payload__src1$50 [0]),
    .O(\minerva_cpu/$164 [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux31111  (
    .I0(\minerva_cpu/payload__instruction$40[9] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [9]),
    .O(\minerva_cpu/fetch_f_instruction [9])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux3011  (
    .I0(\minerva_cpu/payload__instruction$40[8] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [8]),
    .O(\minerva_cpu/fetch_f_instruction [8])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2811  (
    .I0(\minerva_cpu/payload__instruction$40[6] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [6]),
    .O(\minerva_cpu/fetch_f_instruction [6])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2711  (
    .I0(\minerva_cpu/payload__instruction$40[5] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [5]),
    .O(\minerva_cpu/fetch_f_instruction [5])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2911  (
    .I0(\minerva_cpu/payload__instruction$40[7] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [7]),
    .O(\minerva_cpu/fetch_f_instruction [7])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2611  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [4]),
    .O(\minerva_cpu/fetch_f_instruction [4])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2511  (
    .I0(\minerva_cpu/payload__instruction$40[3] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [3]),
    .O(\minerva_cpu/fetch_f_instruction [3])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2411  (
    .I0(\minerva_cpu/payload__instruction$40[31] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [31]),
    .O(\minerva_cpu/fetch_f_instruction [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2311  (
    .I0(\minerva_cpu/payload__instruction$40[30] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [30]),
    .O(\minerva_cpu/fetch_f_instruction [30])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2211  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [2]),
    .O(\minerva_cpu/fetch_f_instruction [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux21111  (
    .I0(\minerva_cpu/payload__instruction$40[29] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [29]),
    .O(\minerva_cpu/fetch_f_instruction [29])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1911  (
    .I0(\minerva_cpu/payload__instruction$40[27] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [27]),
    .O(\minerva_cpu/fetch_f_instruction [27])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1811  (
    .I0(\minerva_cpu/payload__instruction$40[26] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [26]),
    .O(\minerva_cpu/fetch_f_instruction [26])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2011  (
    .I0(\minerva_cpu/csrf_port__addr[8] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [28]),
    .O(\minerva_cpu/fetch_f_instruction [28])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1711  (
    .I0(\minerva_cpu/payload__instruction$40[25] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [25]),
    .O(\minerva_cpu/fetch_f_instruction [25])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux11111  (
    .I0(\minerva_cpu/payload__instruction$40[1] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [1]),
    .O(\minerva_cpu/fetch_f_instruction [1])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux5111  (
    .I0(\minerva_cpu/payload__instruction$40[14] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [14]),
    .O(\minerva_cpu/fetch_f_instruction [14])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux4111  (
    .I0(\minerva_cpu/payload__instruction$40[13] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [13]),
    .O(\minerva_cpu/fetch_f_instruction [13])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux3111  (
    .I0(\minerva_cpu/payload__instruction$40[12] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [12]),
    .O(\minerva_cpu/fetch_f_instruction [12])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux2111  (
    .I0(\minerva_cpu/payload__instruction$40[11] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [11]),
    .O(\minerva_cpu/fetch_f_instruction [11])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1101  (
    .I0(\minerva_cpu/payload__instruction$40[0] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [0]),
    .O(\minerva_cpu/fetch_f_instruction [0])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBBFAAAA8880 ))
  \minerva_cpu/fetch/mux1111  (
    .I0(\minerva_cpu/payload__instruction$40[10] ),
    .I1(\minerva_cpu/d_valid$14 ),
    .I2(\minerva_cpu/d/$371_9264 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/m_stall ),
    .I5(\minerva_cpu/fetch/f_instruction$2 [10]),
    .O(\minerva_cpu/fetch_f_instruction [10])
  );
  LUT6 #(
    .INIT ( 64'h00808080FFFFFFFF ))
  \minerva_cpu/f/Mmux_$18_valid$8_Select_3_o1_SW0  (
    .I0(\minerva_cpu/payload__branch_predict_taken_7252 ),
    .I1(\minerva_cpu/f_valid$10 ),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/f/valid$1_7371 ),
    .O(N1218)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/mux110_SW0  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [26]),
    .O(N1245)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/mux101_SW0  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [27]),
    .O(N1247)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/mux102_SW0  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [28]),
    .O(N1249)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/mux103_SW0  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [29]),
    .O(N1251)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/mux104_SW0  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [30]),
    .O(N1253)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/mux10120_SW0  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [24]),
    .O(N1255)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/mux10121_SW0  (
    .I0(\minerva_cpu/payload__load_mask$122 [1]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__load_data$123 [25]),
    .O(N1257)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_we11  (
    .I0(\minerva_cpu/f_x_raise ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/csrf_irq_mask_we )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_we11  (
    .I0(\minerva_cpu/f_x_raise ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_78_o ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/csrf_mscratch_we )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \minerva_cpu/csrf/Mmux_$next\misa_we11  (
    .I0(\minerva_cpu/f_x_raise ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/csrf_misa_we )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_we11  (
    .I0(\minerva_cpu/f_x_raise ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_70_o ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/csrf_mtvec_we )
  );
  LUT6 #(
    .INIT ( 64'hF101F00011011000 ))
  \minerva_cpu/shifter/Sh311  (
    .I0(\minerva_cpu/payload__src2$51 [1]),
    .I1(\minerva_cpu/payload__src2$51 [0]),
    .I2(\minerva_cpu/payload__direction$63_7135 ),
    .I3(\minerva_cpu/payload__src1$50 [31]),
    .I4(\minerva_cpu/payload__src1$50 [0]),
    .I5(\minerva_cpu/payload__sext$64_7136 ),
    .O(\minerva_cpu/shifter/Sh31 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT81  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[3]),
    .I5(spiflash_sr[7]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT71  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[2]),
    .I5(spiflash_sr[6]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT61  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[1]),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT51  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_sr[0]),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT41  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[3]),
    .I5(spiflash_sr[3]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT31  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[2]),
    .I5(spiflash_sr[2]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT21  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[1]),
    .I5(spiflash_sr[1]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFD555AAAA8000 ))
  \Mmux_spiflash_sr[31]_PWR_1_o_mux_1710_OUT11  (
    .I0(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(basesoc_slave_sel[3]),
    .I4(spiflash_dqi[0]),
    .I5(spiflash_sr[0]),
    .O(\spiflash_sr[31]_PWR_1_o_mux_1710_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \minerva_cpu/shifter/Sh1511  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh27 ),
    .I4(\minerva_cpu/shifter/Sh831 ),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh151 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \minerva_cpu/shifter/Sh1501  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh26 ),
    .I4(\minerva_cpu/shifter/Sh821 ),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh150 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \minerva_cpu/shifter/Sh1491  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/payload__src2$51 [2]),
    .I2(\minerva_cpu/payload__src2$51 [3]),
    .I3(\minerva_cpu/shifter/Sh25 ),
    .I4(\minerva_cpu/shifter/Sh811 ),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(\minerva_cpu/shifter/Sh149 )
  );
  LUT5 #(
    .INIT ( 32'h65555555 ))
  \Mcount_suart_tx_fifo_level0_lut<3>1  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(suart_tx_trigger),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(basesoc_interface_we_1300),
    .O(Mcount_suart_tx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(bankmachine0_state_FSM_FFd2_5203),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(bankmachine0_state_FSM_FFd2_5203),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(bankmachine0_state_FSM_FFd2_5203),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(bankmachine0_state_FSM_FFd2_5203),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(bankmachine0_state_FSM_FFd2_5203),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(bankmachine0_state_FSM_FFd2_5203),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_5202),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(bankmachine0_state_FSM_FFd2_5203),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(bankmachine1_state_FSM_FFd2_5208),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(bankmachine1_state_FSM_FFd2_5208),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(bankmachine1_state_FSM_FFd2_5208),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(bankmachine1_state_FSM_FFd2_5208),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(bankmachine1_state_FSM_FFd2_5208),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(bankmachine1_state_FSM_FFd2_5208),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_5207),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(bankmachine1_state_FSM_FFd2_5208),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(bankmachine2_state_FSM_FFd2_5198),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(bankmachine2_state_FSM_FFd2_5198),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(bankmachine2_state_FSM_FFd2_5198),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(bankmachine2_state_FSM_FFd2_5198),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(bankmachine2_state_FSM_FFd2_5198),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(bankmachine2_state_FSM_FFd2_5198),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_5197),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(bankmachine2_state_FSM_FFd2_5198),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(bankmachine3_state_FSM_FFd2_5218),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(bankmachine3_state_FSM_FFd2_5218),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(bankmachine3_state_FSM_FFd2_5218),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(bankmachine3_state_FSM_FFd2_5218),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(bankmachine3_state_FSM_FFd2_5218),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(bankmachine3_state_FSM_FFd2_5218),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_5217),
    .I2(bankmachine3_state_FSM_FFd1_1314),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(bankmachine3_state_FSM_FFd2_5218),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(bankmachine4_state_FSM_FFd2_5223),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(bankmachine4_state_FSM_FFd2_5223),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(bankmachine4_state_FSM_FFd2_5223),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(bankmachine4_state_FSM_FFd2_5223),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(bankmachine4_state_FSM_FFd2_5223),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(bankmachine4_state_FSM_FFd2_5223),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine4_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine4_state_FSM_FFd3_5222),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(bankmachine4_state_FSM_FFd2_5223),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine4_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(bankmachine7_state_FSM_FFd2_5233),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(bankmachine7_state_FSM_FFd2_5233),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(bankmachine7_state_FSM_FFd2_5233),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(bankmachine7_state_FSM_FFd2_5233),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(bankmachine7_state_FSM_FFd2_5233),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(bankmachine7_state_FSM_FFd2_5233),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine7_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine7_state_FSM_FFd3_5232),
    .I2(bankmachine7_state_FSM_FFd1_1322),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(bankmachine7_state_FSM_FFd2_5233),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine7_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n120081 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n12008)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  _n120441 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(_n12044)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n119661 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n11966)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n119601 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(_n11960)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n119721 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n11972)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03622_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [10]),
    .O(N1261)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03623_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [11]),
    .O(N1263)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03624_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [12]),
    .O(N1265)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03625_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [13]),
    .O(N1267)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03626_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [14]),
    .O(N1269)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03627_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [15]),
    .O(N1271)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03628_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [16]),
    .O(N1273)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n03629_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [17]),
    .O(N1275)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036210_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [18]),
    .O(N1277)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036211_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [19]),
    .O(N1279)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036213_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [20]),
    .O(N1281)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036214_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [21]),
    .O(N1283)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036215_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [22]),
    .O(N1285)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036216_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [23]),
    .O(N1287)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036217_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [24]),
    .O(N1289)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036218_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [25]),
    .O(N1291)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036219_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [26]),
    .O(N1293)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036220_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [27]),
    .O(N1295)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036221_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [28]),
    .O(N1297)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036222_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [29]),
    .O(N1299)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036224_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [30]),
    .O(N1301)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036225_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [31]),
    .O(N1303)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036228_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [5]),
    .O(N1309)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036229_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [6]),
    .O(N1311)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036230_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [7]),
    .O(N1313)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036231_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [8]),
    .O(N1315)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036232_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [9]),
    .O(N1317)
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/shifter/Sh140_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh281_8147 ),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/Sh271_8124 ),
    .I4(\minerva_cpu/shifter/$3 ),
    .O(N1377)
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \minerva_cpu/exception/Madd_n0343_Madd_lut<0>  (
    .I0(\minerva_cpu/payload__pc$43 [0]),
    .I1(\minerva_cpu/payload__ebreak$76_7153 ),
    .I2(\minerva_cpu/payload__ecall$75_7152 ),
    .O(\minerva_cpu/exception/Madd_n0343_Madd_lut [0])
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10379_inv1 (
    .I0(suart_rx_fifo_wrport_we),
    .I1(suart_rx_fifo_readable_2314),
    .I2(suart_rx_clear),
    .I3(n0182),
    .O(_n10379_inv)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank6_load0_re1 (
    .I0(basesoc_interface_we_1300),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .O(basesoc_csrbankarray_csrbank6_load0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank6_load2_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_update_value_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_interface_we_1300),
    .O(basesoc_update_value_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_interface_we_1300),
    .I3(\basesoc_interface_adr[3] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .O(basesoc_csrbankarray_csrbank6_load1_re)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank6_reload2_re1 (
    .I0(basesoc_interface_we_1300),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .O(basesoc_csrbankarray_csrbank6_reload2_re)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  basesoc_csrbankarray_csrbank6_reload0_re1 (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .O(basesoc_csrbankarray_csrbank6_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_load3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank6_load3_re)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  basesoc_csrbankarray_csrbank6_reload3_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(basesoc_interface_we_1300),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .O(basesoc_csrbankarray_csrbank6_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h99999999999D9999 ))
  \Mcount_suart_rx_fifo_level0_lut<3>1  (
    .I0(suart_rx_fifo_level0[3]),
    .I1(suart_source_valid_971),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_lut[3])
  );
  LUT6 #(
    .INIT ( 64'hEFEEFFFE01001110 ))
  \minerva_cpu/shifter/Sh142_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/payload__src2$51 [1]),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/shifter/$1 [30]),
    .I4(N1369),
    .I5(\minerva_cpu/shifter/$3 ),
    .O(N1373)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(bankmachine5_state_FSM_FFd2_5213),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(bankmachine5_state_FSM_FFd2_5213),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(bankmachine5_state_FSM_FFd2_5213),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(bankmachine5_state_FSM_FFd2_5213),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(bankmachine5_state_FSM_FFd2_5213),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(bankmachine5_state_FSM_FFd2_5213),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine5_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine5_state_FSM_FFd3_5212),
    .I2(bankmachine5_state_FSM_FFd1_1318),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(bankmachine5_state_FSM_FFd2_5213),
    .I5(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine5_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a141 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(bankmachine6_state_FSM_FFd2_5228),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a131 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(bankmachine6_state_FSM_FFd2_5228),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a121 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(bankmachine6_state_FSM_FFd2_5228),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a111 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(bankmachine6_state_FSM_FFd2_5228),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a101 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(bankmachine6_state_FSM_FFd2_5228),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a91 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(bankmachine6_state_FSM_FFd2_5228),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  Mmux_basesoc_sdram_bankmachine6_cmd_payload_a81 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine6_state_FSM_FFd3_5227),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(bankmachine6_state_FSM_FFd2_5228),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine6_cmd_payload_a[3])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1736_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  _n120051 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n12005)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n119751 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n11975)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_736_o111 (
    .I0(suart_tx_bitcount[1]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_uart_clk_txen_970),
    .I5(suart_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_736_o11)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n119541 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[5] ),
    .O(_n11954)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_w__xs11  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [15]),
    .O(\minerva_cpu/csrf_mstatus_w__xs [0])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_w__xs21  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [16]),
    .O(\minerva_cpu/csrf_mstatus_w__xs [1])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_w__fs11  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [13]),
    .O(\minerva_cpu/csrf_mstatus_w__fs [0])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_w__fs21  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [14]),
    .O(\minerva_cpu/csrf_mstatus_w__fs [1])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_w__mpp11  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/csrf_mstatus_w__mpp [0])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_w__mpp21  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [12]),
    .O(\minerva_cpu/csrf_mstatus_w__mpp [1])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base210  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [12]),
    .O(\minerva_cpu/csrf_mtvec_w__base [10])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base31  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [13]),
    .O(\minerva_cpu/csrf_mtvec_w__base [11])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base41  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [14]),
    .O(\minerva_cpu/csrf_mtvec_w__base [12])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base51  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [15]),
    .O(\minerva_cpu/csrf_mtvec_w__base [13])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base61  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [16]),
    .O(\minerva_cpu/csrf_mtvec_w__base [14])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base71  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [17]),
    .O(\minerva_cpu/csrf_mtvec_w__base [15])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base81  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [18]),
    .O(\minerva_cpu/csrf_mtvec_w__base [16])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base91  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [19]),
    .O(\minerva_cpu/csrf_mtvec_w__base [17])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base101  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [20]),
    .O(\minerva_cpu/csrf_mtvec_w__base [18])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base111  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [21]),
    .O(\minerva_cpu/csrf_mtvec_w__base [19])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base131  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [22]),
    .O(\minerva_cpu/csrf_mtvec_w__base [20])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base141  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [23]),
    .O(\minerva_cpu/csrf_mtvec_w__base [21])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base151  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [24]),
    .O(\minerva_cpu/csrf_mtvec_w__base [22])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base161  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [25]),
    .O(\minerva_cpu/csrf_mtvec_w__base [23])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base171  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [26]),
    .O(\minerva_cpu/csrf_mtvec_w__base [24])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base181  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [27]),
    .O(\minerva_cpu/csrf_mtvec_w__base [25])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base191  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [28]),
    .O(\minerva_cpu/csrf_mtvec_w__base [26])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base201  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [29]),
    .O(\minerva_cpu/csrf_mtvec_w__base [27])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base211  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [30]),
    .O(\minerva_cpu/csrf_mtvec_w__base [28])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base221  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [31]),
    .O(\minerva_cpu/csrf_mtvec_w__base [29])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base241  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/csrf_mtvec_w__base [3])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base251  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [6]),
    .O(\minerva_cpu/csrf_mtvec_w__base [4])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base261  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/csrf_mtvec_w__base [5])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base271  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/csrf_mtvec_w__base [6])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base281  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/csrf_mtvec_w__base [7])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base291  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [10]),
    .O(\minerva_cpu/csrf_mtvec_w__base [8])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base301  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/csrf_mtvec_w__base [9])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__mxl11  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [30]),
    .O(\minerva_cpu/csrf_misa_w__mxl [0])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__mxl21  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [31]),
    .O(\minerva_cpu/csrf_misa_w__mxl [1])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions27  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [10]),
    .O(\minerva_cpu/csrf_misa_w__extensions [10])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions31  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/csrf_misa_w__extensions [11])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions41  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [12]),
    .O(\minerva_cpu/csrf_misa_w__extensions [12])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions51  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [13]),
    .O(\minerva_cpu/csrf_misa_w__extensions [13])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions61  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [14]),
    .O(\minerva_cpu/csrf_misa_w__extensions [14])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions71  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [15]),
    .O(\minerva_cpu/csrf_misa_w__extensions [15])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions81  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [16]),
    .O(\minerva_cpu/csrf_misa_w__extensions [16])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions91  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [17]),
    .O(\minerva_cpu/csrf_misa_w__extensions [17])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions101  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [18]),
    .O(\minerva_cpu/csrf_misa_w__extensions [18])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions111  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [19]),
    .O(\minerva_cpu/csrf_misa_w__extensions [19])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions131  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [20]),
    .O(\minerva_cpu/csrf_misa_w__extensions [20])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions141  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [21]),
    .O(\minerva_cpu/csrf_misa_w__extensions [21])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions151  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [22]),
    .O(\minerva_cpu/csrf_misa_w__extensions [22])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions161  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [23]),
    .O(\minerva_cpu/csrf_misa_w__extensions [23])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions171  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [24]),
    .O(\minerva_cpu/csrf_misa_w__extensions [24])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions181  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [25]),
    .O(\minerva_cpu/csrf_misa_w__extensions [25])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions221  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/csrf_misa_w__extensions [5])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions231  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [6]),
    .O(\minerva_cpu/csrf_misa_w__extensions [6])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions241  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/csrf_misa_w__extensions [7])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions251  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/csrf_misa_w__extensions [8])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions261  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/csrf_misa_w__extensions [9])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value210  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [10]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [10])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value33  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [11])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value41  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [12]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [12])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value51  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [13]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [13])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value61  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [14]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [14])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value71  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [15]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [15])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value81  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [16]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [16])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value91  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [17]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [17])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value101  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [18]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [18])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value111  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [19]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [19])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value131  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [20]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [20])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value141  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [21]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [21])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value151  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [22]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [22])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value161  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [23]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [23])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value171  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [24]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [24])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value181  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [25]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [25])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value191  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [26]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [26])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value201  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [27]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [27])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value211  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [28]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [28])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value221  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [29]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [29])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value241  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [30]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [30])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value251  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [31]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [31])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value281  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [5])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value291  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [6]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [6])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value301  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [7])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value311  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [8])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value321  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [9])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value210  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [10]),
    .O(\minerva_cpu/csrf_mscratch_w__value [10])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value33  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/csrf_mscratch_w__value [11])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value41  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [12]),
    .O(\minerva_cpu/csrf_mscratch_w__value [12])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value51  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [13]),
    .O(\minerva_cpu/csrf_mscratch_w__value [13])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value61  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [14]),
    .O(\minerva_cpu/csrf_mscratch_w__value [14])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value71  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [15]),
    .O(\minerva_cpu/csrf_mscratch_w__value [15])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value81  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [16]),
    .O(\minerva_cpu/csrf_mscratch_w__value [16])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value91  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [17]),
    .O(\minerva_cpu/csrf_mscratch_w__value [17])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value101  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [18]),
    .O(\minerva_cpu/csrf_mscratch_w__value [18])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value111  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [19]),
    .O(\minerva_cpu/csrf_mscratch_w__value [19])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value131  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [20]),
    .O(\minerva_cpu/csrf_mscratch_w__value [20])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value141  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [21]),
    .O(\minerva_cpu/csrf_mscratch_w__value [21])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value151  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [22]),
    .O(\minerva_cpu/csrf_mscratch_w__value [22])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value161  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [23]),
    .O(\minerva_cpu/csrf_mscratch_w__value [23])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value171  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [24]),
    .O(\minerva_cpu/csrf_mscratch_w__value [24])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value181  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [25]),
    .O(\minerva_cpu/csrf_mscratch_w__value [25])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value191  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [26]),
    .O(\minerva_cpu/csrf_mscratch_w__value [26])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value201  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [27]),
    .O(\minerva_cpu/csrf_mscratch_w__value [27])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value211  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [28]),
    .O(\minerva_cpu/csrf_mscratch_w__value [28])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value221  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [29]),
    .O(\minerva_cpu/csrf_mscratch_w__value [29])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value241  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [30]),
    .O(\minerva_cpu/csrf_mscratch_w__value [30])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value251  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [31]),
    .O(\minerva_cpu/csrf_mscratch_w__value [31])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value281  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/csrf_mscratch_w__value [5])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value291  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [6]),
    .O(\minerva_cpu/csrf_mscratch_w__value [6])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value301  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/csrf_mscratch_w__value [7])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value311  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/csrf_mscratch_w__value [8])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value321  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/csrf_mscratch_w__value [9])
  );
  LUT5 #(
    .INIT ( 32'hBFFFFFFF ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<1>2_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(N1158)
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<1>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N1104),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(basesoc_sdram_timer_count[2]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[1]),
    .I3(basesoc_sdram_timer_count[3]),
    .I4(basesoc_sdram_timer_count[7]),
    .I5(N1104),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  suart_tx_fifo_do_read1 (
    .I0(n0162),
    .I1(suart_tx_fifo_readable_2313),
    .I2(suart_sink_ready_939),
    .O(suart_tx_fifo_do_read)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \Mmux_basesoc_data_port_dat_w<0>1131  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_1349),
    .I2(litedramwishbone2native_state_FSM_FFd2_3082),
    .I3(new_master_rdata_valid4_1216),
    .O(\Mmux_basesoc_data_port_dat_w<0>113 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_basesoc_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_1349),
    .I1(litedramwishbone2native_state_FSM_FFd1_1350),
    .I2(new_master_wdata_ready1_1214),
    .I3(litedramwishbone2native_state_FSM_FFd2_3082),
    .I4(new_master_rdata_valid4_1216),
    .O(basesoc_write_from_slave)
  );
  LUT5 #(
    .INIT ( 32'h0777FFFF ))
  \Mmux_basesoc_data_port_dat_w<0>1111  (
    .I0(litedramwishbone2native_state_FSM_FFd1_1350),
    .I1(new_master_wdata_ready1_1214),
    .I2(litedramwishbone2native_state_FSM_FFd2_3082),
    .I3(new_master_rdata_valid4_1216),
    .I4(cache_state_FSM_FFd1_1349),
    .O(\Mmux_basesoc_data_port_dat_w<0>111_6172 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_zero_trigger1 (
    .I0(basesoc_zero_trigger_INV_287_o_13[31]),
    .I1(\basesoc_zero_trigger_INV_287_o<31>1_8473 ),
    .I2(\basesoc_zero_trigger_INV_287_o<31>2_8474 ),
    .I3(\basesoc_zero_trigger_INV_287_o<31>3_8475 ),
    .I4(\basesoc_zero_trigger_INV_287_o<31>4_8476 ),
    .I5(\basesoc_zero_trigger_INV_287_o<31>5_8477 ),
    .O(basesoc_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  \basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o<5>1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[5]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_equal_1737_o )
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT121 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n119571 (
    .I0(rhs_array_muxed44[1]),
    .I1(rhs_array_muxed44[0]),
    .I2(rhs_array_muxed44[4]),
    .I3(rhs_array_muxed44[5]),
    .I4(rhs_array_muxed44[2]),
    .I5(rhs_array_muxed44[3]),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n120351 (
    .I0(rhs_array_muxed44[3]),
    .I1(rhs_array_muxed44[4]),
    .I2(rhs_array_muxed44[5]),
    .I3(rhs_array_muxed44[1]),
    .I4(rhs_array_muxed44[0]),
    .I5(rhs_array_muxed44[2]),
    .O(N1442)
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT14  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_8715 )
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT24  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_8717 )
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT34  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33_8721 )
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT44  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43_8725 )
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT54  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53_8729 )
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT64  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63_8733 )
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT74  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[14]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73_8737 )
  );
  LUT5 #(
    .INIT ( 32'h55155555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT84  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[15]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83_8741 )
  );
  LUT5 #(
    .INIT ( 32'h55551110 ))
  \minerva_cpu/exception/Mmux__n035113  (
    .I0(\minerva_cpu/payload__misaligned_fetch$45_7059 ),
    .I1(\minerva_cpu/payload__illegal$78_7155 ),
    .I2(\minerva_cpu/payload__ebreak$76_7153 ),
    .I3(\minerva_cpu/payload__ecall$75_7152 ),
    .I4(\minerva_cpu/payload__bus_error$74_7060 ),
    .O(\minerva_cpu/exception/Mmux__n035111 )
  );
  LUT5 #(
    .INIT ( 32'h11111110 ))
  \minerva_cpu/exception/Mmux__n0351122  (
    .I0(\minerva_cpu/payload__bus_error$74_7060 ),
    .I1(\minerva_cpu/payload__misaligned_fetch$45_7059 ),
    .I2(\minerva_cpu/payload__ebreak$76_7153 ),
    .I3(\minerva_cpu/payload__ecall$75_7152 ),
    .I4(\minerva_cpu/payload__illegal$78_7155 ),
    .O(\minerva_cpu/exception/Mmux__n0351121 )
  );
  LUT4 #(
    .INIT ( 16'h8D88 ))
  _n10344_inv1 (
    .I0(suart_rx_busy_2310),
    .I1(suart_uart_clk_rxen_1002),
    .I2(xilinxmultiregimpl2_regs1_10),
    .I3(suart_rx_r_23),
    .O(_n10344_inv)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re1 (
    .I0(basesoc_interface_we_1300),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_baddress0_re)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h4444444444404444 ))
  _n10324_inv1 (
    .I0(opsis_i2c_scl_r_937),
    .I1(opsis_i2c_scl_i_1489),
    .I2(opsis_i2c_counter[0]),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[3]),
    .I5(opsis_i2c_counter[2]),
    .O(_n10324_inv)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re1 (
    .I0(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re1 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_interface_we_1300),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT31  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h6AAA ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h02202020 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT31  (
    .I0(opsis_i2c_scl_i_1489),
    .I1(opsis_i2c_scl_r_937),
    .I2(opsis_i2c_counter[2]),
    .I3(opsis_i2c_counter[0]),
    .I4(opsis_i2c_counter[1]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h6666666266666666 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT21  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[4]),
    .I4(basesoc_sdram_generator_counter[3]),
    .I5(basesoc_sdram_generator_counter[5]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0202020002020202 ))
  \Mmux_opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT11  (
    .I0(opsis_i2c_scl_i_1489),
    .I1(opsis_i2c_counter[0]),
    .I2(opsis_i2c_scl_r_937),
    .I3(opsis_i2c_counter[1]),
    .I4(opsis_i2c_counter[2]),
    .I5(opsis_i2c_counter[3]),
    .O(\opsis_i2c_counter[3]_opsis_i2c_counter[3]_mux_1645_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_readable)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT81  (
    .I0(suart_sink_ready_939),
    .I1(suart_tx_fifo_readable_2313),
    .I2(suart_tx_busy_2308),
    .I3(memdat_1[7]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT71  (
    .I0(suart_tx_reg[7]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_sink_ready_939),
    .I4(memdat_1[6]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT61  (
    .I0(suart_tx_reg[6]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_sink_ready_939),
    .I4(memdat_1[5]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT51  (
    .I0(suart_tx_reg[5]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_sink_ready_939),
    .I4(memdat_1[4]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT41  (
    .I0(suart_tx_reg[4]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_sink_ready_939),
    .I4(memdat_1[3]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT31  (
    .I0(suart_tx_reg[3]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_sink_ready_939),
    .I4(memdat_1[2]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT21  (
    .I0(suart_tx_reg[2]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_sink_ready_939),
    .I4(memdat_1[1]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT11  (
    .I0(suart_tx_reg[1]),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_sink_ready_939),
    .I4(memdat_1[0]),
    .O(\suart_tx_reg[7]_suart_sink_payload_data[7]_mux_1663_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Mcount_dna_cnt_xor<5>11  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[4]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[2]),
    .I4(dna_cnt[1]),
    .I5(dna_cnt[0]),
    .O(\Result<5>1 )
  );
  LUT4 #(
    .INIT ( 16'h5455 ))
  \Mcount_suart_tx_bitcount_xor<0>11  (
    .I0(suart_tx_bitcount[0]),
    .I1(suart_tx_busy_2308),
    .I2(suart_sink_ready_939),
    .I3(suart_tx_fifo_readable_2313),
    .O(Mcount_suart_tx_bitcount)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_suart_tx_bitcount_xor<1>11  (
    .I0(suart_sink_ready_939),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_tx_bitcount[0]),
    .I4(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_suart_tx_bitcount_xor<2>11  (
    .I0(suart_sink_ready_939),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_fifo_readable_2313),
    .I3(suart_tx_bitcount[2]),
    .I4(suart_tx_bitcount[0]),
    .I5(suart_tx_bitcount[1]),
    .O(Mcount_suart_tx_bitcount2)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \minerva_cpu/Mmux_$411110  (
    .I0(\minerva_cpu/payload__csr_adr$71[0] ),
    .I1(\minerva_cpu/payload__jump$65_7137 ),
    .I2(\minerva_cpu/payload__rs1_re$49_7072 ),
    .O(\minerva_cpu/$411 [0])
  );
  LUT3 #(
    .INIT ( 8'h4E ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_bus_wishbone_ack_1399),
    .I2(basesoc_counter[0]),
    .O(basesoc_bus_wishbone_ack_rstpot_9924)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [2]),
    .I3(\minerva_cpu/loadstore/dbus__adr [2]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [3]),
    .I3(\minerva_cpu/loadstore/dbus__adr [3]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [4]),
    .I3(\minerva_cpu/loadstore/dbus__adr [4]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [5]),
    .I3(\minerva_cpu/loadstore/dbus__adr [5]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [6]),
    .I3(\minerva_cpu/loadstore/dbus__adr [6]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [7]),
    .I3(\minerva_cpu/loadstore/dbus__adr [7]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [8]),
    .I3(\minerva_cpu/loadstore/dbus__adr [8]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT6 #(
    .INIT ( 64'hBBBCBBBB00070000 ))
  _n10488_inv1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(\n0850<3>1 ),
    .I2(basesoc_sdram_bankmachine5_req_lock),
    .I3(rhs_array_muxed44[9]),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6161),
    .I5(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(_n10488_inv)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_do_read)
  );
  LUT4 #(
    .INIT ( 16'h93A0 ))
  _n10416_inv1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_3083),
    .I1(n0503),
    .I2(basesoc_port_cmd_ready4),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .O(_n10416_inv)
  );
  LUT4 #(
    .INIT ( 16'h95C0 ))
  _n10452_inv1 (
    .I0(n0678),
    .I1(basesoc_port_cmd_ready14_6164),
    .I2(basesoc_port_cmd_ready2_6136),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n10452_inv)
  );
  LUT6 #(
    .INIT ( 64'h595555550C000000 ))
  _n10524_inv1 (
    .I0(n1026),
    .I1(_n6512[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I4(basesoc_port_cmd_ready2_6136),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_pipe_ce),
    .O(_n10524_inv)
  );
  LUT6 #(
    .INIT ( 64'h595555550C000000 ))
  _n10542_inv1 (
    .I0(n1113),
    .I1(_n6512[0]),
    .I2(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I3(basesoc_port_cmd_ready131),
    .I4(basesoc_port_cmd_ready2_6136),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_pipe_ce),
    .O(_n10542_inv)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd6-In1111  (
    .I0(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In211  (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In21 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In21  (
    .I0(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In11  (
    .I0(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In11  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd5-In11  (
    .I0(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine4_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd8_1324),
    .I1(basesoc_sdram_cmd_valid_mmx_out),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(bankmachine0_state_FSM_FFd2_5203),
    .I4(bankmachine0_state_FSM_FFd3_5202),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I1(basesoc_sdram_cmd_valid_mmx_out6),
    .I2(bankmachine6_state_FSM_FFd1_1320),
    .I3(bankmachine6_state_FSM_FFd2_5228),
    .I4(bankmachine6_state_FSM_FFd3_5227),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas2_8501)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .I1(basesoc_sdram_cmd_valid_mmx_out4),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(bankmachine4_state_FSM_FFd2_5223),
    .I4(bankmachine4_state_FSM_FFd3_5222),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas4_8503)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(bankmachine2_state_FSM_FFd2_5198),
    .I4(bankmachine2_state_FSM_FFd3_5197),
    .O(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas6_8505)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In11_5260 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd3-In1_5265 ),
    .I2(rhs_array_muxed6),
    .I3(_n6859),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3_8629 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed10_INV_389_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(refresher_state_FSM_FFd2_1306),
    .I2(basesoc_sdram_generator_done_1171),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_cmd_payload_cas_1169),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o),
    .O(N1164)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed11_INV_390_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(refresher_state_FSM_FFd2_1306),
    .I2(basesoc_sdram_generator_done_1171),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_cmd_payload_ras_1290),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o),
    .O(N1166)
  );
  LUT6 #(
    .INIT ( 64'h2022AAAA7577FFFF ))
  array_muxed12_INV_391_o_SW0 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(refresher_state_FSM_FFd2_1306),
    .I2(basesoc_sdram_generator_done_1171),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(basesoc_sdram_cmd_payload_we_1170),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o),
    .O(N1168)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed17_INV_392_o1 (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_cas),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o),
    .I4(multiplexer_state_FSM_FFd2_1347),
    .I5(multiplexer_state_FSM_FFd1_1346),
    .O(array_muxed17_INV_392_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed18_INV_393_o1 (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_875_o),
    .I4(multiplexer_state_FSM_FFd2_1347),
    .I5(multiplexer_state_FSM_FFd1_1346),
    .O(array_muxed18_INV_393_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF15BF ))
  array_muxed19_INV_394_o1 (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I2(basesoc_sdram_choose_cmd_cmd_payload_we),
    .I3(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_881_o),
    .I4(multiplexer_state_FSM_FFd2_1347),
    .I5(multiplexer_state_FSM_FFd1_1346),
    .O(array_muxed19_INV_394_o)
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd7-In11  (
    .I0(basesoc_sdram_bankmachine6_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine6_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine6_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd8-In3  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd8-In11_5258 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .I2(rhs_array_muxed6),
    .I3(_n6859),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd8-In2_8898 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd8-In )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22F22202 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd4-In4  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd6-In11 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I2(rhs_array_muxed6),
    .I3(_n6859),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd4-In3_8906 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd4-In )
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed311 (
    .I0(half_rate_phy_record0_ras_n),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_ras_n),
    .O(array_muxed3)
  );
  LUT4 #(
    .INIT ( 16'hAEA2 ))
  Mmux_array_muxed511 (
    .I0(half_rate_phy_record0_we_n),
    .I1(half_rate_phy_phase_sel_BRB1_9980),
    .I2(half_rate_phy_phase_sel_BRB0_9979),
    .I3(half_rate_phy_record1_we_n),
    .O(array_muxed5)
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In121  (
    .I0(basesoc_sdram_bankmachine3_cmd_valid),
    .I1(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_1325),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd3-In1_5243 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_1326),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In12 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In11_SW0  (
    .I0(basesoc_sdram_bankmachine5_cmd_valid),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In1_5245 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd3_1327),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd4_1328),
    .O(N1132)
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I1(basesoc_sdram_choose_cmd_grant_SF2),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine7_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd8-In1_8895 )
  );
  LUT6 #(
    .INIT ( 64'hFDFDFDFDFD000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In11_SW0  (
    .I0(basesoc_sdram_bankmachine7_cmd_valid),
    .I1(basesoc_sdram_bankmachine7_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine7_cmd_payload_is_read),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .O(N1138)
  );
  LUT6 #(
    .INIT ( 64'h8080800080808080 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd7-In2  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd7_1331),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6184 ),
    .I2(basesoc_sdram_choose_cmd_grant_SF2),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In3_9025 )
  );
  LUT6 #(
    .INIT ( 64'hAABAAA9A55455565 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_req_lock),
    .I2(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6161),
    .I3(rhs_array_muxed44[9]),
    .I4(\n0850<3>1 ),
    .I5(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>14 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_1336),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(bankmachine1_state_FSM_FFd1_1310),
    .I3(bankmachine1_state_FSM_FFd2_5208),
    .I4(bankmachine1_state_FSM_FFd3_5207),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o1_8604)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd8_1335),
    .I1(basesoc_sdram_cmd_valid_mmx_out),
    .I2(bankmachine0_state_FSM_FFd1_1308),
    .I3(bankmachine0_state_FSM_FFd2_5203),
    .I4(bankmachine0_state_FSM_FFd3_5202),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o3_8606)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I1(basesoc_sdram_cmd_valid_mmx_out4),
    .I2(bankmachine4_state_FSM_FFd1_1316),
    .I3(bankmachine4_state_FSM_FFd2_5223),
    .I4(bankmachine4_state_FSM_FFd3_5222),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o5_8608)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_1337),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(bankmachine2_state_FSM_FFd1_1312),
    .I3(bankmachine2_state_FSM_FFd2_5198),
    .I4(bankmachine2_state_FSM_FFd3_5197),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_869_o7_8609)
  );
  LUT6 #(
    .INIT ( 64'h0202020002000200 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2  (
    .I0(basesoc_sdram_bankmachine4_cmd_valid),
    .I1(basesoc_sdram_bankmachine4_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine4_cmd_payload_is_read),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd6_1330),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In1 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd5_1329),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd4-In2_8901 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result251  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result251 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [31]),
    .I5(\minerva_cpu/adder_result[31] ),
    .O(\minerva_cpu/Mmux_$next\x_result25 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result241  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result241 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [30]),
    .I5(\minerva_cpu/adder_result[30] ),
    .O(\minerva_cpu/Mmux_$next\x_result24 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result181  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result181 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [25]),
    .I5(\minerva_cpu/adder_result[25] ),
    .O(\minerva_cpu/Mmux_$next\x_result18 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result171  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result171 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [24]),
    .I5(\minerva_cpu/adder_result[24] ),
    .O(\minerva_cpu/Mmux_$next\x_result17 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result161  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result161 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [23]),
    .I5(\minerva_cpu/adder_result[23] ),
    .O(\minerva_cpu/Mmux_$next\x_result16 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result151  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result151 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [22]),
    .I5(\minerva_cpu/adder_result[22] ),
    .O(\minerva_cpu/Mmux_$next\x_result15 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result141  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result141 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [21]),
    .I5(\minerva_cpu/adder_result[21] ),
    .O(\minerva_cpu/Mmux_$next\x_result14 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result131  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result131 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [20]),
    .I5(\minerva_cpu/adder_result[20] ),
    .O(\minerva_cpu/Mmux_$next\x_result13 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result111  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result112 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [19]),
    .I5(\minerva_cpu/adder_result[19] ),
    .O(\minerva_cpu/Mmux_$next\x_result11 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result101  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result101 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [18]),
    .I5(\minerva_cpu/adder_result[18] ),
    .O(\minerva_cpu/Mmux_$next\x_result10 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result91  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result91 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [17]),
    .I5(\minerva_cpu/adder_result[17] ),
    .O(\minerva_cpu/Mmux_$next\x_result9 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result81  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result81 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [16]),
    .I5(\minerva_cpu/adder_result[16] ),
    .O(\minerva_cpu/Mmux_$next\x_result8 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result71  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result71 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [15]),
    .I5(\minerva_cpu/adder_result[15] ),
    .O(\minerva_cpu/Mmux_$next\x_result7 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result61  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result61 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [14]),
    .I5(\minerva_cpu/adder_result[14] ),
    .O(\minerva_cpu/Mmux_$next\x_result6 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result51  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result51 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [13]),
    .I5(\minerva_cpu/adder_result[13] ),
    .O(\minerva_cpu/Mmux_$next\x_result5 )
  );
  LUT6 #(
    .INIT ( 64'h9AAAAAAA65555555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I2(_n6512[0]),
    .I3(basesoc_port_cmd_ready2_6136),
    .I4(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I5(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>16 )
  );
  LUT6 #(
    .INIT ( 64'h9AAAAAAA65555555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I2(_n6512[0]),
    .I3(basesoc_port_cmd_ready2_6136),
    .I4(basesoc_port_cmd_ready131),
    .I5(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2]),
    .O(\Result<3>17 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result41  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result41 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [12]),
    .I5(\minerva_cpu/adder_result[12] ),
    .O(\minerva_cpu/Mmux_$next\x_result4 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result31  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result33 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [11]),
    .I5(\minerva_cpu/adder_result[11] ),
    .O(\minerva_cpu/Mmux_$next\x_result3 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result21  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result210 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [10]),
    .I5(\minerva_cpu/adder_result[10] ),
    .O(\minerva_cpu/Mmux_$next\x_result2 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result321  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result321 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [9]),
    .I5(\minerva_cpu/adder_result[9] ),
    .O(\minerva_cpu/Mmux_$next\x_result32_9344 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result311  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result311 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [8]),
    .I5(\minerva_cpu/adder_result[8] ),
    .O(\minerva_cpu/Mmux_$next\x_result31_9345 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux15101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[10]),
    .I4(rhs_array_muxed7[10]),
    .O(array_muxed16[10])
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result301  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result301 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [7]),
    .I5(\minerva_cpu/adder_result[7] ),
    .O(\minerva_cpu/Mmux_$next\x_result30 )
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  _n10999_inv11 (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_done),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(_n10999_inv)
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result291  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result291 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [6]),
    .I5(\minerva_cpu/adder_result[6] ),
    .O(\minerva_cpu/Mmux_$next\x_result29 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result281  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result281 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [5]),
    .I5(\minerva_cpu/adder_result[5] ),
    .O(\minerva_cpu/Mmux_$next\x_result28 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result232  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/Mmux_$next\x_result23 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [2]),
    .I5(\minerva_cpu/adder_result[2] ),
    .O(\minerva_cpu/Mmux_$next\x_result231_9032 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result221  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result221 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [29]),
    .I5(\minerva_cpu/adder_result[29] ),
    .O(\minerva_cpu/Mmux_$next\x_result22_9352 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result211  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result211 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [28]),
    .I5(\minerva_cpu/adder_result[28] ),
    .O(\minerva_cpu/Mmux_$next\x_result21_9353 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result201  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result201 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [27]),
    .I5(\minerva_cpu/adder_result[27] ),
    .O(\minerva_cpu/Mmux_$next\x_result20 )
  );
  LUT6 #(
    .INIT ( 64'hDDD58D85D8D08880 ))
  \minerva_cpu/Mmux_$next\x_result191  (
    .I0(\minerva_cpu/payload__logic$59_7133 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result191 ),
    .I2(\minerva_cpu/payload__csr$70_7140 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__src2$51 [26]),
    .I5(\minerva_cpu/adder_result[26] ),
    .O(\minerva_cpu/Mmux_$next\x_result19 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl2_4611)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl3_4612)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl6 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl6_4615)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl7 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl7_4616)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl10 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl10_4619)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl11 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl11_4620)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl14 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl14_4623)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl15 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl15_4624)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl18 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl18_4627)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl19 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl19_4628)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl22 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl22_4631)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl23 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl23_4632)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl26 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl26_4635)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl27 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl27_4636)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl30 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl30_4639)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl31 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl31_4640)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl34 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl34_4643)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl35 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl35_4644)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl38 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl38_4647)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl39 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl39_4648)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl42 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl42_4651)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl43 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl43_4652)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl46 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl46_4655)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl47 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl47_4656)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl50 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl50_4659)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl51 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl51_4660)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl54 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl54_4663)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl55 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl55_4664)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl58 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl58_4667)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl59 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl59_4668)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl62 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[2]),
    .O(write_ctrl62_4671)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl63 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[3]),
    .O(write_ctrl63_4672)
  );
  LUT6 #(
    .INIT ( 64'h0000000101000101 ))
  \basesoc_slave_sel<0><28>111  (
    .I0(rhs_array_muxed44[26]),
    .I1(rhs_array_muxed44[25]),
    .I2(rhs_array_muxed44[24]),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/fetch/ibus__adr [28]),
    .I5(\minerva_cpu/loadstore/dbus__adr [28]),
    .O(\basesoc_slave_sel<0><28>11_6159 )
  );
  LUT6 #(
    .INIT ( 64'h0000000101000101 ))
  \basesoc_slave_sel<0><28>12  (
    .I0(rhs_array_muxed44[16]),
    .I1(rhs_array_muxed44[14]),
    .I2(rhs_array_muxed44[13]),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/fetch/ibus__adr [15]),
    .I5(\minerva_cpu/loadstore/dbus__adr [15]),
    .O(\basesoc_slave_sel<0><28>13_8597 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl64 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl1_4610)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl4 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl4_4613)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl5 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl5_4614)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl8 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl8_4617)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl9 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl9_4618)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl12 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl12_4621)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl13 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl13_4622)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl16 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl16_4625)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl17 (
    .I0(rhs_array_muxed44[9]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[11]),
    .I4(rhs_array_muxed44[12]),
    .O(write_ctrl17_4626)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl20 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl20_4629)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl21 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl21_4630)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl24 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl24_4633)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl25 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl25_4634)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl28 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl28_4637)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl29 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[12]),
    .I3(rhs_array_muxed44[11]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl29_4638)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl32 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl32_4641)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  write_ctrl33 (
    .I0(rhs_array_muxed44[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(rhs_array_muxed44[10]),
    .O(write_ctrl33_4642)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl36 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl36_4645)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl37 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl37_4646)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl40 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl40_4649)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl41 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[9]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl41_4650)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl44 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl44_4653)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl45 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl45_4654)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl48 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl48_4657)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  write_ctrl49 (
    .I0(rhs_array_muxed44[9]),
    .I1(rhs_array_muxed44[12]),
    .I2(rhs_array_muxed44[11]),
    .I3(rhs_array_muxed44[10]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl49_4658)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl52 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl52_4661)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl53 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl53_4662)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl56 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl56_4665)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  write_ctrl57 (
    .I0(rhs_array_muxed44[10]),
    .I1(rhs_array_muxed44[11]),
    .I2(rhs_array_muxed44[9]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl57_4666)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl60 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[0]),
    .O(write_ctrl60_4669)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  write_ctrl61 (
    .I0(rhs_array_muxed44[11]),
    .I1(rhs_array_muxed44[9]),
    .I2(rhs_array_muxed44[10]),
    .I3(rhs_array_muxed44[12]),
    .I4(basesoc_sram_we[1]),
    .O(write_ctrl61_4670)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_w__mie11  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/csrf_mstatus_w__mie )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/decoder/$58913  (
    .I0(\minerva_cpu/decoder/$58911_9541 ),
    .I1(\minerva_cpu/decoder/$101<4>1 ),
    .I2(\minerva_cpu/payload__instruction$40[14] ),
    .I3(\minerva_cpu/payload__instruction$40[13] ),
    .I4(\minerva_cpu/payload__instruction$40[12] ),
    .I5(\minerva_cpu/decoder/$58912_9542 ),
    .O(\minerva_cpu/decoder/$5891 )
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_5192),
    .I1(cache_state_FSM_FFd2_5193),
    .I2(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/loadstore/dbus__we_492 ),
    .O(basesoc_tag_port_we)
  );
  LUT6 #(
    .INIT ( 64'hA888888808888888 ))
  \minerva_cpu/Mmux_$next\d_src2248  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2246_9204 ),
    .I2(\minerva_cpu/f_valid$10 ),
    .I3(\minerva_cpu/$195 ),
    .I4(\minerva_cpu/payload__rd_we$48_7071 ),
    .I5(\minerva_cpu/$next\x_result [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2247_9205 )
  );
  LUT6 #(
    .INIT ( 64'hA888888808888888 ))
  \minerva_cpu/Mmux_$next\d_src228  (
    .I0(\minerva_cpu/Mmux_$next\d_src2101_6221 ),
    .I1(\minerva_cpu/Mmux_$next\d_src2210 ),
    .I2(\minerva_cpu/f_valid$10 ),
    .I3(\minerva_cpu/$195 ),
    .I4(\minerva_cpu/payload__rd_we$48_7071 ),
    .I5(\minerva_cpu/$next\x_result [0]),
    .O(\minerva_cpu/Mmux_$next\d_src2211 )
  );
  LUT6 #(
    .INIT ( 64'h2222FFFF22220020 ))
  \minerva_cpu/mux10151  (
    .I0(\minerva_cpu/payload__load_data$123 [23]),
    .I1(\minerva_cpu/payload__load_mask$122 [0]),
    .I2(\minerva_cpu/payload__result$118 [1]),
    .I3(\minerva_cpu/payload__result$118 [0]),
    .I4(\minerva_cpu/payload__load_mask$122 [1]),
    .I5(\minerva_cpu/loadstore/$1/Mmux_$next\w_load_result161 ),
    .O(\minerva_cpu/mux1015 )
  );
  LUT6 #(
    .INIT ( 64'hF808880888088808 ))
  \minerva_cpu/exception/Mmux_mcause_r__interrupt_mcause_r__interrupt_MUX_1821_o11  (
    .I0(\minerva_cpu/$next\x_csr_result [31]),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I2(\minerva_cpu/exception/$7 ),
    .I3(\minerva_cpu/exception/trap_pe_n ),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/interrupt_pe_o [0]),
    .O(\minerva_cpu/exception/mcause_r__interrupt_mcause_r__interrupt_MUX_1821_o )
  );
  LUT6 #(
    .INIT ( 64'h0000002020002020 ))
  \basesoc_slave_sel<3><28>1  (
    .I0(\basesoc_slave_sel<0><28>11_6159 ),
    .I1(rhs_array_muxed44[23]),
    .I2(rhs_array_muxed44[27]),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/fetch/ibus__adr [22]),
    .I5(\minerva_cpu/loadstore/dbus__adr [22]),
    .O(basesoc_slave_sel[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT5111  (
    .I0(_n12002),
    .I1(_n120051_6133),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(_n12023),
    .I5(_n12029),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT511 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [2]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [2]),
    .I4(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT210  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [12]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [12]),
    .I4(\minerva_cpu/loadstore/dbus__adr [10]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT31  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [13]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [13]),
    .I4(\minerva_cpu/loadstore/dbus__adr [11]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT41  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [14]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [14]),
    .I4(\minerva_cpu/loadstore/dbus__adr [12]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT51  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [15]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [15]),
    .I4(\minerva_cpu/loadstore/dbus__adr [13]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT61  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [16]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [16]),
    .I4(\minerva_cpu/loadstore/dbus__adr [14]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT71  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [17]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [17]),
    .I4(\minerva_cpu/loadstore/dbus__adr [15]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT81  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [18]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [18]),
    .I4(\minerva_cpu/loadstore/dbus__adr [16]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT91  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [19]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [19]),
    .I4(\minerva_cpu/loadstore/dbus__adr [17]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT101  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [20]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [20]),
    .I4(\minerva_cpu/loadstore/dbus__adr [18]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT111  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [21]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [21]),
    .I4(\minerva_cpu/loadstore/dbus__adr [19]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT121  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [3]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [3]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT131  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [22]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [22]),
    .I4(\minerva_cpu/loadstore/dbus__adr [20]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT141  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [23]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [23]),
    .I4(\minerva_cpu/loadstore/dbus__adr [21]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT151  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [24]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [24]),
    .I4(\minerva_cpu/loadstore/dbus__adr [22]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT161  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [25]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [25]),
    .I4(\minerva_cpu/loadstore/dbus__adr [23]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT171  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [26]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [26]),
    .I4(\minerva_cpu/loadstore/dbus__adr [24]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT181  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [27]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [27]),
    .I4(\minerva_cpu/loadstore/dbus__adr [25]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT191  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [28]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [28]),
    .I4(\minerva_cpu/loadstore/dbus__adr [26]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT201  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [29]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [29]),
    .I4(\minerva_cpu/loadstore/dbus__adr [27]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT211  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [30]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [30]),
    .I4(\minerva_cpu/loadstore/dbus__adr [28]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT221  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [31]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [31]),
    .I4(\minerva_cpu/loadstore/dbus__adr [29]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT231  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [4]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [4]),
    .I4(\minerva_cpu/loadstore/dbus__adr [2]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT241  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [5]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [5]),
    .I4(\minerva_cpu/loadstore/dbus__adr [3]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT251  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [6]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [6]),
    .I4(\minerva_cpu/loadstore/dbus__adr [4]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT261  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [7]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [7]),
    .I4(\minerva_cpu/loadstore/dbus__adr [5]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT271  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [8]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [8]),
    .I4(\minerva_cpu/loadstore/dbus__adr [6]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT281  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [9]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [9]),
    .I4(\minerva_cpu/loadstore/dbus__adr [7]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT291  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [10]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [10]),
    .I4(\minerva_cpu/loadstore/dbus__adr [8]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT301  (
    .I0(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .I1(\minerva_cpu/adder/$1 [11]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [11]),
    .I4(\minerva_cpu/loadstore/dbus__adr [9]),
    .O(\minerva_cpu/loadstore/$30_dbus__adr[29]_select_45_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAA20 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT25  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT31 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT311_6177 ),
    .I4(_n12008),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT23_8986 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h4DED4DED4DEDFFFF ))
  \minerva_cpu/Mmux_$next\x_result1_SW0  (
    .I0(\minerva_cpu/$164 [0]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__src2$51 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [1]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [2]),
    .O(N1222)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src282  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [12]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [12]),
    .I5(\minerva_cpu/$next\m_result [12]),
    .O(\minerva_cpu/Mmux_$next\d_src281_9035 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2582  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [6]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [6]),
    .I5(\minerva_cpu/$next\m_result [6]),
    .O(\minerva_cpu/Mmux_$next\d_src2581_9070 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2502  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [31]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [31]),
    .I5(\minerva_cpu/$next\m_result [31]),
    .O(\minerva_cpu/Mmux_$next\d_src2501_9099 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2482  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [30]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [30]),
    .I5(\minerva_cpu/$next\m_result [30]),
    .O(\minerva_cpu/Mmux_$next\d_src2481_9106 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2462  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [2]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [2]),
    .I5(\minerva_cpu/$next\m_result [2]),
    .O(\minerva_cpu/Mmux_$next\d_src2461_9114 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src242  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [10]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [10]),
    .I5(\minerva_cpu/$next\m_result [10]),
    .O(\minerva_cpu/Mmux_$next\d_src241_9140 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2362  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [25]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [25]),
    .I5(\minerva_cpu/$next\m_result [25]),
    .O(\minerva_cpu/Mmux_$next\d_src2361_9154 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2342  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [24]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [24]),
    .I5(\minerva_cpu/$next\m_result [24]),
    .O(\minerva_cpu/Mmux_$next\d_src2341_9162 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2322  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [23]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [23]),
    .I5(\minerva_cpu/$next\m_result [23]),
    .O(\minerva_cpu/Mmux_$next\d_src2321_9170 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2302  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [22]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [22]),
    .I5(\minerva_cpu/$next\m_result [22]),
    .O(\minerva_cpu/Mmux_$next\d_src2301_9178 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2282  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [21]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [21]),
    .I5(\minerva_cpu/$next\m_result [21]),
    .O(\minerva_cpu/Mmux_$next\d_src2281_9185 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2262  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [20]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [20]),
    .I5(\minerva_cpu/$next\m_result [20]),
    .O(\minerva_cpu/Mmux_$next\d_src2261_9192 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2247  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [1]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [1]),
    .I5(\minerva_cpu/$next\m_result [1]),
    .O(\minerva_cpu/Mmux_$next\d_src2246_9204 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2222  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [19]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [19]),
    .I5(\minerva_cpu/$next\m_result [19]),
    .O(\minerva_cpu/Mmux_$next\d_src2221_9207 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2202  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [18]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [18]),
    .I5(\minerva_cpu/$next\m_result [18]),
    .O(\minerva_cpu/Mmux_$next\d_src2201_9214 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src227  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [0]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [0]),
    .I5(\minerva_cpu/$next\m_result [0]),
    .O(\minerva_cpu/Mmux_$next\d_src2210 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2182  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [17]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [17]),
    .I5(\minerva_cpu/$next\m_result [17]),
    .O(\minerva_cpu/Mmux_$next\d_src2181_9229 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2162  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [16]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [16]),
    .I5(\minerva_cpu/$next\m_result [16]),
    .O(\minerva_cpu/Mmux_$next\d_src2161_9236 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2142  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [15]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [15]),
    .I5(\minerva_cpu/$next\m_result [15]),
    .O(\minerva_cpu/Mmux_$next\d_src2141_9243 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2122  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [14]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [14]),
    .I5(\minerva_cpu/$next\m_result [14]),
    .O(\minerva_cpu/Mmux_$next\d_src2121_9250 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2103  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [13]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [13]),
    .I5(\minerva_cpu/$next\m_result [13]),
    .O(\minerva_cpu/Mmux_$next\d_src2102_9257 )
  );
  LUT6 #(
    .INIT ( 64'h88FF888888088888 ))
  \minerva_cpu/exception/Mmux__n0351253  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [3]),
    .I2(\minerva_cpu/f_x_raise ),
    .I3(\minerva_cpu/m_stall ),
    .I4(\minerva_cpu/f_valid$10 ),
    .I5(\minerva_cpu/exception/Mmux__n0351251 ),
    .O(\minerva_cpu/exception/_n0351 [3])
  );
  LUT6 #(
    .INIT ( 64'hA888888808888888 ))
  \minerva_cpu/Mmux_$next\d_src1242  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/Mmux_$next\d_src124 ),
    .I2(\minerva_cpu/f_valid$10 ),
    .I3(\minerva_cpu/$183 ),
    .I4(\minerva_cpu/payload__rd_we$48_7071 ),
    .I5(\minerva_cpu/$next\x_result [1]),
    .O(\minerva_cpu/$next\d_src1 [1])
  );
  LUT6 #(
    .INIT ( 64'hA888888808888888 ))
  \minerva_cpu/Mmux_$next\d_src122  (
    .I0(\minerva_cpu/Mmux_$next\d_src1101_6220 ),
    .I1(\minerva_cpu/Mmux_$next\d_src12 ),
    .I2(\minerva_cpu/f_valid$10 ),
    .I3(\minerva_cpu/$183 ),
    .I4(\minerva_cpu/payload__rd_we$48_7071 ),
    .I5(\minerva_cpu/$next\x_result [0]),
    .O(\minerva_cpu/$next\d_src1 [0])
  );
  LUT6 #(
    .INIT ( 64'h5555544455550444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o1261  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk_5607),
    .I3(opsis_i2c_samp_carry_5606),
    .I4(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I5(spiflash_sr[5]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_788_o )
  );
  LUT6 #(
    .INIT ( 64'h1110101000101010 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_788_o111  (
    .I0(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o ),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1712_o ),
    .I2(spiflash_sr[8]),
    .I3(spiflash_clk_5607),
    .I4(opsis_i2c_samp_carry_5606),
    .I5(spiflash_sr[4]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_789_o )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux24101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[6]),
    .I4(rhs_array_muxed7[6]),
    .O(array_muxed16[6])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux25101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[7]),
    .I4(rhs_array_muxed7[7]),
    .O(array_muxed16[7])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux26101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[8]),
    .I4(rhs_array_muxed7[8]),
    .O(array_muxed16[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2711 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[9]),
    .I4(rhs_array_muxed7[9]),
    .O(array_muxed16[9])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux21101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[3]),
    .I4(rhs_array_muxed7[3]),
    .O(array_muxed16[3])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux22101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[4]),
    .I4(rhs_array_muxed7[4]),
    .O(array_muxed16[4])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux23101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[5]),
    .I4(rhs_array_muxed7[5]),
    .O(array_muxed16[5])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \minerva_cpu/shifter/Sh1521  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/shifter/Sh88 ),
    .I2(\minerva_cpu/payload__src1$50 [31]),
    .I3(\minerva_cpu/payload__direction$63_7135 ),
    .I4(\minerva_cpu/payload__sext$64_7136 ),
    .O(\minerva_cpu/shifter/Sh152 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(bankmachine4_state_FSM_FFd1_1316),
    .I1(bankmachine4_state_FSM_FFd2_5223),
    .I2(bankmachine4_state_FSM_FFd3_5222),
    .I3(_n7460),
    .I4(_n6995),
    .I5(_n6999),
    .O(\multiplexer_state_FSM_FFd2-In2_8910 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2446  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [29]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [29]),
    .I5(\minerva_cpu/$next\m_result [29]),
    .O(\minerva_cpu/Mmux_$next\d_src2445_9126 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2426  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [28]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [28]),
    .I5(\minerva_cpu/$next\m_result [28]),
    .O(\minerva_cpu/Mmux_$next\d_src2425_9132 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2406  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [27]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [27]),
    .I5(\minerva_cpu/$next\m_result [27]),
    .O(\minerva_cpu/Mmux_$next\d_src2405_9138 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2386  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [26]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [26]),
    .I5(\minerva_cpu/$next\m_result [26]),
    .O(\minerva_cpu/Mmux_$next\d_src2385_9152 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src182  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [12]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [12]),
    .I5(\minerva_cpu/$next\m_result [12]),
    .O(\minerva_cpu/Mmux_$next\d_src181_9276 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1642  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [9]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [9]),
    .I5(\minerva_cpu/$next\m_result [9]),
    .O(\minerva_cpu/Mmux_$next\d_src1641_9278 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1622  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [8]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [8]),
    .I5(\minerva_cpu/$next\m_result [8]),
    .O(\minerva_cpu/Mmux_$next\d_src1621_9280 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1602  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [7]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [7]),
    .I5(\minerva_cpu/$next\m_result [7]),
    .O(\minerva_cpu/Mmux_$next\d_src1601_9282 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src162  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [11]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [11]),
    .I5(\minerva_cpu/$next\m_result [11]),
    .O(\minerva_cpu/Mmux_$next\d_src161_9284 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1582  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [6]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [6]),
    .I5(\minerva_cpu/$next\m_result [6]),
    .O(\minerva_cpu/Mmux_$next\d_src1581_9286 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1562  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [5]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [5]),
    .I5(\minerva_cpu/$next\m_result [5]),
    .O(\minerva_cpu/Mmux_$next\d_src1561_9288 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1542  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [4]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [4]),
    .I5(\minerva_cpu/$next\m_result [4]),
    .O(\minerva_cpu/Mmux_$next\d_src1541_9290 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1522  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [3]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [3]),
    .I5(\minerva_cpu/$next\m_result [3]),
    .O(\minerva_cpu/Mmux_$next\d_src1521_9292 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1502  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [31]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [31]),
    .I5(\minerva_cpu/$next\m_result [31]),
    .O(\minerva_cpu/Mmux_$next\d_src1501_9294 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1482  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [30]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [30]),
    .I5(\minerva_cpu/$next\m_result [30]),
    .O(\minerva_cpu/Mmux_$next\d_src1481_9296 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1462  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [2]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [2]),
    .I5(\minerva_cpu/$next\m_result [2]),
    .O(\minerva_cpu/Mmux_$next\d_src1461_9298 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1442  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [29]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [29]),
    .I5(\minerva_cpu/$next\m_result [29]),
    .O(\minerva_cpu/Mmux_$next\d_src1441_9300 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1422  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [28]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [28]),
    .I5(\minerva_cpu/$next\m_result [28]),
    .O(\minerva_cpu/Mmux_$next\d_src1421_9302 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1402  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [27]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [27]),
    .I5(\minerva_cpu/$next\m_result [27]),
    .O(\minerva_cpu/Mmux_$next\d_src1401_9304 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src142  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [10]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [10]),
    .I5(\minerva_cpu/$next\m_result [10]),
    .O(\minerva_cpu/Mmux_$next\d_src141_9306 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1382  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [26]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [26]),
    .I5(\minerva_cpu/$next\m_result [26]),
    .O(\minerva_cpu/Mmux_$next\d_src1381_9308 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1362  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [25]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [25]),
    .I5(\minerva_cpu/$next\m_result [25]),
    .O(\minerva_cpu/Mmux_$next\d_src1361_9310 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1342  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [24]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [24]),
    .I5(\minerva_cpu/$next\m_result [24]),
    .O(\minerva_cpu/Mmux_$next\d_src1341_9312 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1322  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [23]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [23]),
    .I5(\minerva_cpu/$next\m_result [23]),
    .O(\minerva_cpu/Mmux_$next\d_src1321_9314 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1302  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [22]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [22]),
    .I5(\minerva_cpu/$next\m_result [22]),
    .O(\minerva_cpu/Mmux_$next\d_src1301_9316 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1282  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [21]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [21]),
    .I5(\minerva_cpu/$next\m_result [21]),
    .O(\minerva_cpu/Mmux_$next\d_src1281_9318 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1262  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [20]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [20]),
    .I5(\minerva_cpu/$next\m_result [20]),
    .O(\minerva_cpu/Mmux_$next\d_src1261_9320 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1241  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [1]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [1]),
    .I5(\minerva_cpu/$next\m_result [1]),
    .O(\minerva_cpu/Mmux_$next\d_src124 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1222  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [19]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [19]),
    .I5(\minerva_cpu/$next\m_result [19]),
    .O(\minerva_cpu/Mmux_$next\d_src1221_9323 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1202  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [18]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [18]),
    .I5(\minerva_cpu/$next\m_result [18]),
    .O(\minerva_cpu/Mmux_$next\d_src1201_9325 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src121  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [0]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [0]),
    .I5(\minerva_cpu/$next\m_result [0]),
    .O(\minerva_cpu/Mmux_$next\d_src12 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1182  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [17]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [17]),
    .I5(\minerva_cpu/$next\m_result [17]),
    .O(\minerva_cpu/Mmux_$next\d_src1181_9328 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1162  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [16]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [16]),
    .I5(\minerva_cpu/$next\m_result [16]),
    .O(\minerva_cpu/Mmux_$next\d_src1161_9330 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1142  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [15]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [15]),
    .I5(\minerva_cpu/$next\m_result [15]),
    .O(\minerva_cpu/Mmux_$next\d_src1141_9332 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1122  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [14]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [14]),
    .I5(\minerva_cpu/$next\m_result [14]),
    .O(\minerva_cpu/Mmux_$next\d_src1121_9334 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src1103  (
    .I0(\minerva_cpu/$268 ),
    .I1(\minerva_cpu/gprf_r_data [13]),
    .I2(\minerva_cpu/$270_PWR_11_o_equal_190_o1_9273 ),
    .I3(\minerva_cpu/$270_PWR_11_o_equal_190_o2_9274 ),
    .I4(\minerva_cpu/$next\w_result [13]),
    .I5(\minerva_cpu/$next\m_result [13]),
    .O(\minerva_cpu/Mmux_$next\d_src1102_9336 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n0362231  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [2]),
    .O(\minerva_cpu/exception/Mmux__n036223 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036226_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [3]),
    .O(N1305)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/exception/Mmux__n036227_SW0  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [4]),
    .O(N1307)
  );
  LUT6 #(
    .INIT ( 64'h0000002020002020 ))
  \basesoc_slave_sel<2><28>1  (
    .I0(\basesoc_slave_sel<0><28>11_6159 ),
    .I1(rhs_array_muxed44[27]),
    .I2(rhs_array_muxed44[23]),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/fetch/ibus__adr [22]),
    .I5(\minerva_cpu/loadstore/dbus__adr [22]),
    .O(basesoc_slave_sel[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFA280 ))
  _n10308_inv11 (
    .I0(basesoc_slave_sel[2]),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(basesoc_counter[1]),
    .I5(basesoc_counter[0]),
    .O(_n10308_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFF8000FFFFFFFF ))
  _n10393_inv11 (
    .I0(opsis_i2c_samp_carry_5606),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_slave_sel[3]),
    .I3(spiflash_clk_5607),
    .I4(\spiflash_counter[7]_PWR_1_o_equal_1717_o ),
    .I5(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .O(_n10393_inv)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux14101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[0]),
    .I4(rhs_array_muxed7[0]),
    .O(array_muxed16[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux16101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[11]),
    .I4(rhs_array_muxed7[11]),
    .O(array_muxed16[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux17101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[12]),
    .I4(rhs_array_muxed7[12]),
    .O(array_muxed16[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux18101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[13]),
    .I4(rhs_array_muxed7[13]),
    .O(array_muxed16[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux19101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[1]),
    .I4(rhs_array_muxed7[1]),
    .O(array_muxed16[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux20101 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed1[2]),
    .I4(rhs_array_muxed7[2]),
    .O(array_muxed16[2])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base110  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [2]),
    .O(\minerva_cpu/csrf_mtvec_w__base [0])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base121  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/csrf_mtvec_w__base [1])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__base231  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/csrf_mtvec_w__base [2])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__mode11  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/csrf_mtvec_w__mode [0])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mtvec_w__mode21  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I3(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/csrf_mtvec_w__mode [1])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions110  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/csrf_misa_w__extensions [0])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions121  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/csrf_misa_w__extensions [1])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions191  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [2]),
    .O(\minerva_cpu/csrf_misa_w__extensions [2])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions201  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/csrf_misa_w__extensions [3])
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/csrf/Mmux_$next\misa_w__extensions211  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_34_o<12>1_8245 ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/csrf_misa_w__extensions [4])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value110  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [0])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value121  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [1])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value231  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [2]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [2])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value261  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [3])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\irq_mask_w__value271  (
    .I0(\minerva_cpu/payload__csr_adr$71[6] ),
    .I1(\minerva_cpu/payload__csr_adr$71[4] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_115_o<12>1_8248 ),
    .I3(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/csrf_irq_mask_w__value [4])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value110  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/csrf_mscratch_w__value [0])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value121  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/csrf_mscratch_w__value [1])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value231  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [2]),
    .O(\minerva_cpu/csrf_mscratch_w__value [2])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value261  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/csrf_mscratch_w__value [3])
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \minerva_cpu/csrf/Mmux_$next\mscratch_w__value271  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/payload__csr_adr$71[6] ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I3(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/csrf_mscratch_w__value [4])
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \minerva_cpu/shifter/Sh143_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh31 ),
    .I2(\minerva_cpu/payload__src1$50 [31]),
    .I3(\minerva_cpu/payload__direction$63_7135 ),
    .I4(\minerva_cpu/payload__sext$64_7136 ),
    .O(N1371)
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \minerva_cpu/shifter/Sh141_SW0  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/shifter/Sh29 ),
    .I2(\minerva_cpu/payload__src1$50 [31]),
    .I3(\minerva_cpu/payload__direction$63_7135 ),
    .I4(\minerva_cpu/payload__sext$64_7136 ),
    .O(N1375)
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n10372_inv1 (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_readable_2313),
    .I2(suart_sink_ready_939),
    .I3(n0162),
    .O(_n10372_inv)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n11954),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n11960),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n11966),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n11972),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n11975),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_wrdata1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n12002),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n12005),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n12008),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(_n12044),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_baddress0_re)
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<0>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[0]),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<32>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[0]),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<64>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[0]),
    .O(basesoc_data_port_dat_w[64])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<96>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [0]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[0]),
    .O(basesoc_data_port_dat_w[96])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<100>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[4]),
    .O(basesoc_data_port_dat_w[100])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<36>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[4]),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<4>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[4]),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<68>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [4]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[4]),
    .O(basesoc_data_port_dat_w[68])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<101>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[5]),
    .O(basesoc_data_port_dat_w[101])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<37>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[5]),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<5>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[5]),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<69>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [5]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[5]),
    .O(basesoc_data_port_dat_w[69])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<102>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[6]),
    .O(basesoc_data_port_dat_w[102])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<38>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[6]),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<6>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[6]),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<70>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [6]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[6]),
    .O(basesoc_data_port_dat_w[70])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<103>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[7]),
    .O(basesoc_data_port_dat_w[103])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<39>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[7]),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<71>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[7]),
    .O(basesoc_data_port_dat_w[71])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<7>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [7]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[7]),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<104>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[8]),
    .O(basesoc_data_port_dat_w[104])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<40>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[8]),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<72>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[8]),
    .O(basesoc_data_port_dat_w[72])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<8>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [8]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[8]),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<105>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[9]),
    .O(basesoc_data_port_dat_w[105])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<41>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[9]),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<73>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[9]),
    .O(basesoc_data_port_dat_w[73])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<9>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [9]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[9]),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<106>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[10]),
    .O(basesoc_data_port_dat_w[106])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<10>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[10]),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<42>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[10]),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<74>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [10]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[10]),
    .O(basesoc_data_port_dat_w[74])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<107>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[11]),
    .O(basesoc_data_port_dat_w[107])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<11>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[11]),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<43>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[11]),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<75>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [11]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[11]),
    .O(basesoc_data_port_dat_w[75])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<108>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[12]),
    .O(basesoc_data_port_dat_w[108])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<12>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[12]),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<44>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[12]),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<76>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [12]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[12]),
    .O(basesoc_data_port_dat_w[76])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<109>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[13]),
    .O(basesoc_data_port_dat_w[109])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<13>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[13]),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<45>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[13]),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<77>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [13]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[13]),
    .O(basesoc_data_port_dat_w[77])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<110>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[14]),
    .O(basesoc_data_port_dat_w[110])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<14>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[14]),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<46>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[14]),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<78>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [14]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[14]),
    .O(basesoc_data_port_dat_w[78])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<111>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[15]),
    .O(basesoc_data_port_dat_w[111])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<15>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[15]),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<47>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[15]),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<79>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [15]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[15]),
    .O(basesoc_data_port_dat_w[79])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<112>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[16]),
    .O(basesoc_data_port_dat_w[112])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<16>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[16]),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<48>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[16]),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<80>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [16]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[16]),
    .O(basesoc_data_port_dat_w[80])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<113>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[17]),
    .O(basesoc_data_port_dat_w[113])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<17>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[17]),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<49>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[17]),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<81>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [17]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[17]),
    .O(basesoc_data_port_dat_w[81])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<114>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[18]),
    .O(basesoc_data_port_dat_w[114])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<18>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[18]),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<50>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[18]),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<82>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [18]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[18]),
    .O(basesoc_data_port_dat_w[82])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<115>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[19]),
    .O(basesoc_data_port_dat_w[115])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<19>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[19]),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<51>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[19]),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<83>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [19]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[19]),
    .O(basesoc_data_port_dat_w[83])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<116>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[20]),
    .O(basesoc_data_port_dat_w[116])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<20>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[20]),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<52>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[20]),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<84>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [20]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[20]),
    .O(basesoc_data_port_dat_w[84])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<117>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[21]),
    .O(basesoc_data_port_dat_w[117])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<21>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[21]),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<53>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[21]),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<85>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [21]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[21]),
    .O(basesoc_data_port_dat_w[85])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<118>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[22]),
    .O(basesoc_data_port_dat_w[118])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<22>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[22]),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<54>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[22]),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<86>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [22]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[22]),
    .O(basesoc_data_port_dat_w[86])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<119>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[23]),
    .O(basesoc_data_port_dat_w[119])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<23>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[23]),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<55>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[23]),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<87>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [23]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[23]),
    .O(basesoc_data_port_dat_w[87])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<120>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[24]),
    .O(basesoc_data_port_dat_w[120])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<24>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[24]),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<56>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[24]),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<88>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [24]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[24]),
    .O(basesoc_data_port_dat_w[88])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<121>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[25]),
    .O(basesoc_data_port_dat_w[121])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<25>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[25]),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<57>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[25]),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<89>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [25]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[25]),
    .O(basesoc_data_port_dat_w[89])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<122>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[26]),
    .O(basesoc_data_port_dat_w[122])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<26>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[26]),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<58>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[26]),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<90>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [26]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[26]),
    .O(basesoc_data_port_dat_w[90])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<123>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[27]),
    .O(basesoc_data_port_dat_w[123])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<27>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[27]),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<59>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[27]),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<91>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [27]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[27]),
    .O(basesoc_data_port_dat_w[91])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<124>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[28]),
    .O(basesoc_data_port_dat_w[124])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<28>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[28]),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<60>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[28]),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<92>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [28]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[28]),
    .O(basesoc_data_port_dat_w[92])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<125>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[29]),
    .O(basesoc_data_port_dat_w[125])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<29>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[29]),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<61>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[29]),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<93>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [29]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[29]),
    .O(basesoc_data_port_dat_w[93])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<126>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[30]),
    .O(basesoc_data_port_dat_w[126])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<30>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[30]),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<62>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[30]),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<94>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [30]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[30]),
    .O(basesoc_data_port_dat_w[94])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<127>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[31]),
    .O(basesoc_data_port_dat_w[127])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<31>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[31]),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<63>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[31]),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<95>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [31]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[31]),
    .O(basesoc_data_port_dat_w[95])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<1>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[1]),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<33>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[1]),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<65>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[1]),
    .O(basesoc_data_port_dat_w[65])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<97>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [1]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[1]),
    .O(basesoc_data_port_dat_w[97])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<2>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[2]),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<34>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[2]),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<66>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[2]),
    .O(basesoc_data_port_dat_w[66])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<98>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [2]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[2]),
    .O(basesoc_data_port_dat_w[98])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<35>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p1_rddata[3]),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<3>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p0_rddata[3]),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<67>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p2_rddata[3]),
    .O(basesoc_data_port_dat_w[67])
  );
  LUT5 #(
    .INIT ( 32'hFF808080 ))
  \Mmux_basesoc_data_port_dat_w<99>111  (
    .I0(\Mmux_basesoc_data_port_dat_w<0>111_6172 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__dat_w [3]),
    .I3(\Mmux_basesoc_data_port_dat_w<0>113 ),
    .I4(dfi_dfi_p3_rddata[3]),
    .O(basesoc_data_port_dat_w[99])
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT41  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h44144444 ))
  \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT6  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[2]),
    .I3(N1152),
    .I4(spiflash_counter[1]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT57  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I5(_n11993),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT56_9021 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[18]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT31_8719 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT32_8720 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[19]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT41_8723 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT42_8724 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[20]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT51_8727 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT52_8728 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[21]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT61_8731 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT62_8732 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT73  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[22]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT71_8735 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT72_8736 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8880 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT83  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_ctrl_bus_errors[23]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT81_8739 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT82_8740 )
  );
  LUT4 #(
    .INIT ( 16'hA8AA ))
  Mmux_GND_1_o_GND_1_o_MUX_736_o12 (
    .I0(Mmux_GND_1_o_GND_1_o_MUX_736_o11),
    .I1(suart_sink_ready_939),
    .I2(suart_tx_busy_2308),
    .I3(suart_tx_fifo_readable_2313),
    .O(GND_1_o_GND_1_o_MUX_736_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT23  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT21_8625 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(basesoc_interface_we_1300),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(basesoc_interface_we_1300),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I4(basesoc_interface_we_1300),
    .I5(_n120051_6133),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_command0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT112 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_address1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi3_command0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n10336_inv1 (
    .I0(suart_uart_clk_txen_970),
    .I1(suart_tx_busy_2308),
    .I2(suart_tx_bitcount[2]),
    .I3(suart_tx_bitcount[3]),
    .I4(suart_tx_bitcount[1]),
    .I5(suart_sink_valid_suart_sink_ready_AND_993_o),
    .O(_n10336_inv)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_csrbankarray_csrbank7_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank7_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch3_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank0_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank0_scratch1_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank0_scratch1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank0_scratch2_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank0_scratch2_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata2_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_control0_re1 (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank4_dfii_control0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_1300),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata3_re)
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT101  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(memdat_3[7]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT91  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(memdat_3[6]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(memdat_3[5]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(memdat_3[4]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(memdat_3[3]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h00000400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_csrbankarray_csrbank7_sel),
    .I2(\basesoc_interface_adr[1] ),
    .I3(memdat_3[2]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[2]_mux_2163_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1511 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed2[2]),
    .I4(rhs_array_muxed8[2]),
    .O(array_muxed15[2])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1521 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed2[1]),
    .I4(rhs_array_muxed8[1]),
    .O(array_muxed15[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1531 (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed2[0]),
    .I4(rhs_array_muxed8[0]),
    .O(array_muxed15[0])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT72  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT7 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT62  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT52  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT5 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT42  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT32  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT3 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[2]_mux_2139_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT12  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT1 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[1]_mux_2158_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h5555555DFFFFFFFF ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1_SW1 (
    .I0(litedramwishbone2native_state_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we11_6161),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I5(rhs_array_muxed44[9]),
    .O(N1791)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .I5(N1791),
    .O(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFF ))
  \multiplexer_state_FSM_FFd2-In5_SW0  (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(\multiplexer_state_FSM_FFd2-In1_8909 ),
    .I2(\multiplexer_state_FSM_FFd2-In2_8910 ),
    .I3(\multiplexer_state_FSM_FFd2-In3_8911 ),
    .I4(bankmachine7_state_FSM_FFd3_5232),
    .O(N1793)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \multiplexer_state_FSM_FFd2-In5  (
    .I0(bankmachine7_state_FSM_FFd2_5233),
    .I1(bankmachine7_state_FSM_FFd1_1322),
    .I2(bankmachine0_state_FSM_FFd3_5202),
    .I3(bankmachine6_state_FSM_FFd3_5227),
    .I4(N1793),
    .I5(_n6977),
    .O(\multiplexer_state_FSM_FFd2-In5_8912 )
  );
  LUT6 #(
    .INIT ( 64'h0000004055555555 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT61 ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(N1795),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT62_8996 )
  );
  LUT6 #(
    .INIT ( 64'h0777000000000000 ))
  \minerva_cpu/exception/Mmux__n0351252_SW0  (
    .I0(\minerva_cpu/exception/mip_r__mtip_7473 ),
    .I1(\minerva_cpu/exception/mie_r__mtie_7483 ),
    .I2(\minerva_cpu/exception/mip_r__msip_7476 ),
    .I3(\minerva_cpu/exception/mie_r__msie_7486 ),
    .I4(\minerva_cpu/exception/mie_r__meie_7480 ),
    .I5(\minerva_cpu/exception/mip_r__meip_7470 ),
    .O(N1797)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA80008888 ))
  \minerva_cpu/exception/Mmux__n0351252  (
    .I0(\minerva_cpu/exception/trap_pe/$11 ),
    .I1(N1797),
    .I2(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I3(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I4(\minerva_cpu/exception/trap_pe_n ),
    .I5(\minerva_cpu/payload__ecall$75_7152 ),
    .O(\minerva_cpu/exception/Mmux__n0351251 )
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy<2>12  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[2]),
    .O(Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_cy[2])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_tx_fifo_level0_cy<2>12  (
    .I0(suart_tx_fifo_wrport_we),
    .I1(suart_tx_fifo_level0[1]),
    .I2(suart_tx_fifo_level0[0]),
    .I3(suart_tx_fifo_level0[2]),
    .O(Mcount_suart_tx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'hF3FFA2AA ))
  basesoc_sdram_trrdcon_ready_glue_rst (
    .I0(basesoc_sdram_trrdcon_ready_2366),
    .I1(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o),
    .I2(sys_rst),
    .I3(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I4(basesoc_sdram_trrdcon_count_2365),
    .O(basesoc_sdram_trrdcon_ready_glue_rst_9622)
  );
  LUT6 #(
    .INIT ( 64'h5554545411101010 ))
  \minerva_cpu/payload__branch_taken$106_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/m_stall ),
    .I2(\minerva_cpu/payload__jump$65_7137 ),
    .I3(\minerva_cpu/compare_condition_met ),
    .I4(\minerva_cpu/payload__branch$67_7138 ),
    .I5(\minerva_cpu/payload__branch_taken$106_7301 ),
    .O(\minerva_cpu/payload__branch_taken$106_glue_rst_9707 )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \minerva_cpu/payload__bus_error$41_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/d_stall ),
    .I2(\minerva_cpu/fetch/f_bus_error$5_7924 ),
    .I3(\minerva_cpu/payload__bus_error$41_7923 ),
    .O(\minerva_cpu/payload__bus_error$41_glue_rst_9671 )
  );
  LUT4 #(
    .INIT ( 16'h4501 ))
  \minerva_cpu/payload__rs1_re$49_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/d_stall ),
    .I2(\minerva_cpu/decoder/$next\fmt[2] ),
    .I3(\minerva_cpu/payload__rs1_re$49_7072 ),
    .O(\minerva_cpu/payload__rs1_re$49_glue_rst_9681 )
  );
  LUT5 #(
    .INIT ( 32'h55541110 ))
  \minerva_cpu/payload__bypass_m$54_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/d_stall ),
    .I2(\minerva_cpu/decoder_compare ),
    .I3(\minerva_cpu/decoder_shift ),
    .I4(\minerva_cpu/payload__bypass_m$54_7095 ),
    .O(\minerva_cpu/payload__bypass_m$54_glue_rst_9682 )
  );
  LUT6 #(
    .INIT ( 64'h4544444401000000 ))
  \minerva_cpu/payload__direction$63_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/d_stall ),
    .I2(\minerva_cpu/payload__instruction$40[13] ),
    .I3(\minerva_cpu/payload__instruction$40[12] ),
    .I4(\minerva_cpu/payload__instruction$40[14] ),
    .I5(\minerva_cpu/payload__direction$63_7135 ),
    .O(\minerva_cpu/payload__direction$63_glue_rst_9691 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mip_r__ueip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mip_r__ueip_7472 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/exception/mip_r__ueip_glue_rst_9716 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mip_r__seip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mip_r__seip_7471 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/exception/mip_r__seip_glue_rst_9717 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mip_r__stip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mip_r__stip_7474 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/exception/mip_r__stip_glue_rst_9718 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mip_r__utip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mip_r__utip_7475 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/exception/mip_r__utip_glue_rst_9719 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mip_r__ssip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mip_r__ssip_7477 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/exception/mip_r__ssip_glue_rst_9720 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mip_r__msip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mip_r__msip_7476 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/exception/mip_r__msip_glue_rst_9721 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mip_r__usip_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mip_r__usip_7478 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/exception/mip_r__usip_glue_rst_9722 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__sd_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__sd_7489 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [31]),
    .O(\minerva_cpu/exception/mstatus_r__sd_glue_rst_9723 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__tw_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__tw_7491 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [21]),
    .O(\minerva_cpu/exception/mstatus_r__tw_glue_rst_9724 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__tvm_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__tvm_7492 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [20]),
    .O(\minerva_cpu/exception/mstatus_r__tvm_glue_rst_9725 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__tsr_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__tsr_7490 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [22]),
    .O(\minerva_cpu/exception/mstatus_r__tsr_glue_rst_9726 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__mxr_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__mxr_7493 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [19]),
    .O(\minerva_cpu/exception/mstatus_r__mxr_glue_rst_9727 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__sum_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__sum_7494 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [18]),
    .O(\minerva_cpu/exception/mstatus_r__sum_glue_rst_9728 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__spp_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__spp_7496 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/exception/mstatus_r__spp_glue_rst_9729 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__mprv_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__mprv_7495 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [17]),
    .O(\minerva_cpu/exception/mstatus_r__mprv_glue_rst_9730 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__spie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__spie_7498 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/exception/mstatus_r__spie_glue_rst_9731 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__sie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__sie_7501 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/exception/mstatus_r__sie_glue_rst_9732 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__upie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__upie_7499 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/exception/mstatus_r__upie_glue_rst_9733 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mstatus_r__uie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mstatus_r__uie_7502 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/exception/mstatus_r__uie_glue_rst_9734 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__meie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__meie_7480 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [11]),
    .O(\minerva_cpu/exception/mie_r__meie_glue_rst_9735 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__seie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__seie_7481 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [9]),
    .O(\minerva_cpu/exception/mie_r__seie_glue_rst_9736 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__ueie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__ueie_7482 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [8]),
    .O(\minerva_cpu/exception/mie_r__ueie_glue_rst_9737 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__mtie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__mtie_7483 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/exception/mie_r__mtie_glue_rst_9738 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__stie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__stie_7484 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [5]),
    .O(\minerva_cpu/exception/mie_r__stie_glue_rst_9739 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__utie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__utie_7485 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [4]),
    .O(\minerva_cpu/exception/mie_r__utie_glue_rst_9740 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__msie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__msie_7486 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [3]),
    .O(\minerva_cpu/exception/mie_r__msie_glue_rst_9741 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__usie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__usie_7488 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [0]),
    .O(\minerva_cpu/exception/mie_r__usie_glue_rst_9742 )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \minerva_cpu/exception/mie_r__ssie_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/exception/mie_r__ssie_7487 ),
    .I2(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_45_o ),
    .I3(\minerva_cpu/$250 ),
    .I4(\minerva_cpu/$next\x_csr_result [1]),
    .O(\minerva_cpu/exception/mie_r__ssie_glue_rst_9743 )
  );
  LUT4 #(
    .INIT ( 16'hEEFE ))
  \minerva_cpu/decoder/$605_SW1  (
    .I0(\minerva_cpu/payload__instruction$40[13] ),
    .I1(\minerva_cpu/payload__instruction$40[14] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/decoder/$187<6>1 ),
    .O(N1799)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAA02 ))
  \minerva_cpu/decoder/$605  (
    .I0(\minerva_cpu/decoder/$3732 ),
    .I1(\minerva_cpu/payload__instruction$40[12] ),
    .I2(N1799),
    .I3(\minerva_cpu/payload__instruction$40[2] ),
    .I4(\minerva_cpu/decoder_csr ),
    .I5(\minerva_cpu/decoder_logic ),
    .O(\minerva_cpu/decoder_bypass_x )
  );
  LUT3 #(
    .INIT ( 8'h8E ))
  basesoc_grant_glue_set (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .O(basesoc_grant_glue_set_9623)
  );
  LUT6 #(
    .INIT ( 64'h4DB2B2B2B24D4D4D ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(\Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_cy<2>1 ),
    .I3(litedramwishbone2native_state_FSM_FFd3_3083),
    .I4(basesoc_port_cmd_ready4),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  suart_rx_busy_glue_set (
    .I0(suart_rx_busy_2310),
    .I1(suart_rx_bitcount[3]),
    .I2(suart_rx_bitcount[0]),
    .I3(xilinxmultiregimpl2_regs1_10),
    .I4(GND_1_o_GND_1_o_MUX_747_o1_6163),
    .I5(suart_rx_r_23),
    .O(suart_rx_busy_glue_set_9591)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA6 ))
  basesoc_sdram_time0_2_glue_set (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(array_muxed17_INV_392_o2),
    .I5(multiplexer_state_FSM_FFd3_1348),
    .O(basesoc_sdram_time0_2_glue_set_9654)
  );
  LUT6 #(
    .INIT ( 64'hBBBBB0000BBB0000 ))
  suart_tx_glue_rst (
    .I0(sys_rst),
    .I1(suart_sink_valid_suart_sink_ready_AND_993_o),
    .I2(suart_uart_clk_txen_970),
    .I3(suart_tx_busy_2308),
    .I4(suart_tx_2309),
    .I5(\suart_tx_reg[0]_PWR_1_o_MUX_728_o ),
    .O(suart_tx_glue_rst_9626)
  );
  LUT5 #(
    .INIT ( 32'h44045515 ))
  \minerva_cpu/fetch/ibus__stb_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/d_stall ),
    .O(\minerva_cpu/fetch/ibus__stb_glue_rst_9744 )
  );
  LUT5 #(
    .INIT ( 32'h04445555 ))
  \minerva_cpu/loadstore/dbus__stb_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/loadstore/Mmux_$30_dbus__adr[29]_select_45_OUT110_8039 ),
    .O(\minerva_cpu/loadstore/dbus__stb_glue_rst_9746 )
  );
  LUT4 #(
    .INIT ( 16'hF999 ))
  basesoc_sdram_trrdcon_count_glue_set (
    .I0(basesoc_sdram_trrdcon_count_2365),
    .I1(basesoc_sdram_trrdcon_ready_2366),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_ready_AND_240_o),
    .I3(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o),
    .O(basesoc_sdram_trrdcon_count_glue_set_9651)
  );
  LUT6 #(
    .INIT ( 64'h9AAAAAAA65555555 ))
  \Mcount_suart_tx_fifo_level0_xor<3>11  (
    .I0(suart_tx_fifo_level0[3]),
    .I1(suart_tx_trigger),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(basesoc_interface_we_1300),
    .I5(Mcount_suart_tx_fifo_level0_cy[2]),
    .O(\Result<3>7 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc13  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc110 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [2]),
    .O(\minerva_cpu/fetch_a_pc [0])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc123  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc121_9490 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [3]),
    .O(\minerva_cpu/fetch_a_pc [1])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc233  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc231_9466 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [4]),
    .O(\minerva_cpu/fetch_a_pc [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc243  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc241_9464 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [5]),
    .O(\minerva_cpu/fetch_a_pc [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc253  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc251_9462 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [6]),
    .O(\minerva_cpu/fetch_a_pc [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc263  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc261_9460 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [7]),
    .O(\minerva_cpu/fetch_a_pc [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc273  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc271_9458 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [8]),
    .O(\minerva_cpu/fetch_a_pc [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc283  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc281_9456 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [9]),
    .O(\minerva_cpu/fetch_a_pc [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc293  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc291_9454 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [10]),
    .O(\minerva_cpu/fetch_a_pc [8])
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd3-In1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd4_1339),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd7-In1_5268 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 ),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd6-In111 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In2_5264 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_5266 ),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd3-In2_8746 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \minerva_cpu/exception/$71  (
    .I0(\minerva_cpu/fetch/ibus__stb_490 ),
    .I1(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I2(\minerva_cpu/f_valid$10 ),
    .O(\minerva_cpu/exception/$7 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o1 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[9] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank6_sel_basesoc_csrbankarray_interface6_bank_bus_we_AND_766_o)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc303  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc301_9450 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [11]),
    .O(\minerva_cpu/fetch_a_pc [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc23  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc210 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [12]),
    .O(\minerva_cpu/fetch_a_pc [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc33  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc31_9452 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [13]),
    .O(\minerva_cpu/fetch_a_pc [11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc43  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc41_9448 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [14]),
    .O(\minerva_cpu/fetch_a_pc [12])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc53  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc51_9446 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [15]),
    .O(\minerva_cpu/fetch_a_pc [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc63  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc61_9444 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [16]),
    .O(\minerva_cpu/fetch_a_pc [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc73  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc71_9442 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [17]),
    .O(\minerva_cpu/fetch_a_pc [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc83  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc81_9440 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [18]),
    .O(\minerva_cpu/fetch_a_pc [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc93  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc91_9438 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [19]),
    .O(\minerva_cpu/fetch_a_pc [17])
  );
  LUT4 #(
    .INIT ( 16'hFFFD ))
  \minerva_cpu/decoder/$251  (
    .I0(\minerva_cpu/payload__instruction$40[5] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[3] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .O(\minerva_cpu/decoder_rd_we )
  );
  LUT6 #(
    .INIT ( 64'hA8AA8A82AAAAAAAA ))
  basesoc_sdram_choose_req_grant_SF901 (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd5-In1_5267 ),
    .I1(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I2(array_muxed17_INV_392_o2),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(basesoc_sdram_choose_req_grant_SF90)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we1 (
    .I0(basesoc_port_cmd_ready32_6186),
    .I1(litedramwishbone2native_state_FSM_FFd3_3083),
    .I2(rhs_array_muxed44[9]),
    .I3(_n6512[0]),
    .I4(rhs_array_muxed44[10]),
    .I5(basesoc_port_cmd_ready42_8980),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \minerva_cpu/exception/trap_pe/$12  (
    .I0(\minerva_cpu/payload__ecall$75_7152 ),
    .I1(\minerva_cpu/payload__misaligned_fetch$45_7059 ),
    .I2(\minerva_cpu/payload__bus_error$74_7060 ),
    .I3(\minerva_cpu/payload__illegal$78_7155 ),
    .I4(\minerva_cpu/payload__ebreak$76_7153 ),
    .O(\minerva_cpu/exception/trap_pe_n )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \minerva_cpu/csrf/Mmux_$next\mstatus_we11  (
    .I0(\minerva_cpu/f_x_raise ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/csrf_mstatus_we )
  );
  LUT4 #(
    .INIT ( 16'h0888 ))
  \minerva_cpu/$1791  (
    .I0(\minerva_cpu/exception/trap_pe_n ),
    .I1(\minerva_cpu/f_valid$10 ),
    .I2(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I3(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .O(\minerva_cpu/$179 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \minerva_cpu/csrf/Mmux_$next\mip_we11  (
    .I0(\minerva_cpu/f_x_raise ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_93_o ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/csrf_mip_we )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  _n1201711 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(_n120171)
  );
  LUT6 #(
    .INIT ( 64'h8080800000800000 ))
  \spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o11  (
    .I0(\spiflash_counter[7]_GND_1_o_equal_1710_o ),
    .I1(basesoc_slave_sel[3]),
    .I2(\spiflash_i1[1]_PWR_1_o_equal_1705_o ),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/fetch/ibus__stb_490 ),
    .I5(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(\spiflash_bus_cyc_spiflash_counter[7]_AND_1004_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o2 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(basesoc_interface_we_1300),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o)
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \basesoc_slave_sel<0><28>2  (
    .I0(rhs_array_muxed44[22]),
    .I1(\basesoc_slave_sel<0><28>12_8596 ),
    .I2(\basesoc_slave_sel<0><28>11_6159 ),
    .I3(rhs_array_muxed44[27]),
    .I4(\basesoc_slave_sel<0><28>13_8597 ),
    .O(basesoc_slave_sel[0])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT311  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT31 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \minerva_cpu/$4211  (
    .I0(\minerva_cpu/fetch/ibus__stb_490 ),
    .I1(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(\minerva_cpu/$421 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  \basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o<5>1  (
    .I0(basesoc_sdram_generator_counter[5]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .I4(basesoc_sdram_generator_counter[4]),
    .I5(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[5]_PWR_1_o_equal_1738_o )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc103  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc101_9494 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [20]),
    .O(\minerva_cpu/fetch_a_pc [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc113  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc111_9492 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [21]),
    .O(\minerva_cpu/fetch_a_pc [19])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc133  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc131_9488 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [22]),
    .O(\minerva_cpu/fetch_a_pc [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc143  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc141_9486 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [23]),
    .O(\minerva_cpu/fetch_a_pc [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc153  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc151_9484 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [24]),
    .O(\minerva_cpu/fetch_a_pc [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc163  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc161_9482 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [25]),
    .O(\minerva_cpu/fetch_a_pc [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc173  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc171_9480 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [26]),
    .O(\minerva_cpu/fetch_a_pc [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc183  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc181_9478 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [27]),
    .O(\minerva_cpu/fetch_a_pc [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc193  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc191_9476 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [28]),
    .O(\minerva_cpu/fetch_a_pc [26])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc203  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc201_9472 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [29]),
    .O(\minerva_cpu/fetch_a_pc [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc213  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc211_9470 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [30]),
    .O(\minerva_cpu/fetch_a_pc [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \minerva_cpu/fetch/$1/Mmux_$next\a_pc223  (
    .I0(\minerva_cpu/fetch/$1/Mmux_$next\a_pc221_9468 ),
    .I1(\minerva_cpu/predict_d_branch_taken ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/predict_d_branch_target [31]),
    .O(\minerva_cpu/fetch_a_pc [29])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o1 (
    .I0(basesoc_sdram_choose_cmd_cmd_payload_ras),
    .I1(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas1_8500),
    .I2(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas3_8502),
    .I3(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas5_8504),
    .I4(basesoc_sdram_choose_cmd_grant_basesoc_sdram_choose_cmd_cmd_payload_cas7_8506),
    .I5(basesoc_sdram_choose_cmd_cmd_payload_we),
    .O(basesoc_sdram_choose_cmd_cmd_payload_ras_basesoc_sdram_choose_cmd_cmd_payload_we_AND_275_o)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_do_read)
  );
  LUT5 #(
    .INIT ( 32'hFFFE0000 ))
  basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read1 (
    .I0(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine4_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n10470_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .O(_n10470_inv)
  );
  LUT4 #(
    .INIT ( 16'h8202 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o1 (
    .I0(rhs_array_muxed6),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_ready_AND_242_o)
  );
  LUT4 #(
    .INIT ( 16'h91FF ))
  basesoc_sdram_choose_req_ce1 (
    .I0(multiplexer_state_FSM_FFd1_1346),
    .I1(multiplexer_state_FSM_FFd2_1347),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_ce)
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In12  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_5244 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In2_5242 ),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In1_6138 )
  );
  LUT5 #(
    .INIT ( 32'h88808888 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd5-In41  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd6-In111_5237 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd7-In21 ),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd5-In4_6184 )
  );
  LUT4 #(
    .INIT ( 16'hFF47 ))
  basesoc_wait_inv11 (
    .I0(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(basesoc_shared_ack),
    .O(basesoc_wait_inv)
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o11 (
    .I0(\minerva_cpu/loadstore/dbus__we_492 ),
    .I1(basesoc_grant_2368),
    .I2(cache_state_FSM_FFd2_5193),
    .I3(cache_state_FSM_FFd3_5192),
    .I4(\basesoc_tag_do_tag[22]_GND_1_o_equal_810_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o1)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000020 ))
  suart_tx_fifo_wrport_we1 (
    .I0(basesoc_interface_we_1300),
    .I1(suart_tx_trigger),
    .I2(basesoc_csrbankarray_csrbank7_sel),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(suart_tx_fifo_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result33  (
    .I0(\minerva_cpu/payload__src1$50 [11]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [11]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [11])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result91  (
    .I0(\minerva_cpu/payload__src1$50 [17]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [17]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [17])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result101  (
    .I0(\minerva_cpu/payload__src1$50 [18]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [18]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [18])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result111  (
    .I0(\minerva_cpu/payload__src1$50 [19]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [19]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [19])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result131  (
    .I0(\minerva_cpu/payload__src1$50 [20]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [20]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [20])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result141  (
    .I0(\minerva_cpu/payload__src1$50 [21]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [21]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [21])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result151  (
    .I0(\minerva_cpu/payload__src1$50 [22]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [22]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [22])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result221  (
    .I0(\minerva_cpu/payload__src1$50 [29]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [29]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [29])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result251  (
    .I0(\minerva_cpu/payload__src1$50 [31]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [31]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [31])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result281  (
    .I0(\minerva_cpu/payload__src1$50 [5]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [5]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [5])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result301  (
    .I0(\minerva_cpu/payload__src1$50 [7]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [7]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [7])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result311  (
    .I0(\minerva_cpu/payload__src1$50 [8]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [8]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [8])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result321  (
    .I0(\minerva_cpu/payload__src1$50 [9]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [9]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [9])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result23  (
    .I0(\minerva_cpu/payload__src1$50 [10]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [10]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [10])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result41  (
    .I0(\minerva_cpu/payload__src1$50 [12]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [12]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [12])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result51  (
    .I0(\minerva_cpu/payload__src1$50 [13]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [13]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [13])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result61  (
    .I0(\minerva_cpu/payload__src1$50 [14]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [14]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [14])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result71  (
    .I0(\minerva_cpu/payload__src1$50 [15]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [15]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [15])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result81  (
    .I0(\minerva_cpu/payload__src1$50 [16]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [16]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [16])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result161  (
    .I0(\minerva_cpu/payload__src1$50 [23]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [23]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [23])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result171  (
    .I0(\minerva_cpu/payload__src1$50 [24]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [24]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [24])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result181  (
    .I0(\minerva_cpu/payload__src1$50 [25]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [25]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [25])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result191  (
    .I0(\minerva_cpu/payload__src1$50 [26]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [26]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [26])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result201  (
    .I0(\minerva_cpu/payload__src1$50 [27]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [27]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [27])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result211  (
    .I0(\minerva_cpu/payload__src1$50 [28]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [28]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [28])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result241  (
    .I0(\minerva_cpu/payload__src1$50 [30]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [30]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [30])
  );
  LUT6 #(
    .INIT ( 64'hF7B00220AAAAAAAA ))
  \minerva_cpu/Mmux_$next\x_csr_result291  (
    .I0(\minerva_cpu/payload__src1$50 [6]),
    .I1(\minerva_cpu/payload__funct3$55 [0]),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__src2$51 [6]),
    .I5(\minerva_cpu/payload__funct3$55 [1]),
    .O(\minerva_cpu/$next\x_csr_result [6])
  );
  LUT6 #(
    .INIT ( 64'h78797878E1E1E1E1 ))
  \Mcount_suart_rx_fifo_level0_xor<2>11  (
    .I0(suart_rx_fifo_level0[1]),
    .I1(suart_rx_fifo_level0[0]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[3]),
    .I4(suart_rx_fifo_level0[4]),
    .I5(suart_source_valid_971),
    .O(\Result<2>10 )
  );
  LUT6 #(
    .INIT ( 64'h2220202020202020 ))
  \minerva_cpu/exception/_n0393_inv1  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/m_stall ),
    .I2(\minerva_cpu/f_x_raise ),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/exception/_n0393_inv )
  );
  LUT6 #(
    .INIT ( 64'h2220202020202020 ))
  \minerva_cpu/exception/_n0410_inv1  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/m_stall ),
    .I2(\minerva_cpu/f_x_raise ),
    .I3(\minerva_cpu/payload__csr$70_7140 ),
    .I4(\minerva_cpu/payload__csr_we$72_7151 ),
    .I5(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_83_o ),
    .O(\minerva_cpu/exception/_n0410_inv )
  );
  LUT5 #(
    .INIT ( 32'h6AAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_port_cmd_ready2_6136),
    .I3(basesoc_port_cmd_ready14_6164),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>18 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<2>1  (
    .I0(basesoc_grant_2368),
    .I1(basesoc_slave_sel[1]),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I3(\minerva_cpu/loadstore/dbus__sel [2]),
    .I4(\minerva_cpu/loadstore/dbus__we_492 ),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<3>1  (
    .I0(basesoc_grant_2368),
    .I1(basesoc_slave_sel[1]),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I3(\minerva_cpu/loadstore/dbus__sel [3]),
    .I4(\minerva_cpu/loadstore/dbus__we_492 ),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<0>1  (
    .I0(basesoc_grant_2368),
    .I1(basesoc_slave_sel[1]),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I3(\minerva_cpu/loadstore/dbus__sel [0]),
    .I4(\minerva_cpu/loadstore/dbus__we_492 ),
    .O(basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<1>1  (
    .I0(basesoc_grant_2368),
    .I1(basesoc_slave_sel[1]),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I3(\minerva_cpu/loadstore/dbus__sel [1]),
    .I4(\minerva_cpu/loadstore/dbus__we_492 ),
    .O(basesoc_sram_we[1])
  );
  LUT6 #(
    .INIT ( 64'hAAAABBAAAAAA8AAA ))
  \minerva_cpu/loadstore/dbus__we_glue_ce  (
    .I0(\minerva_cpu/loadstore/dbus__we_492 ),
    .I1(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I2(\minerva_cpu/payload__load$56_7129 ),
    .I3(\minerva_cpu/$179 ),
    .I4(\minerva_cpu/fetch/ibus__stb_490 ),
    .I5(\minerva_cpu/payload__store$57_7130 ),
    .O(\minerva_cpu/loadstore/dbus__we_glue_ce_9747 )
  );
  LUT6 #(
    .INIT ( 64'h5554555555555555 ))
  \Mmux_basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT11  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[3]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[4]),
    .I4(basesoc_sdram_generator_counter[5]),
    .I5(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[5]_GND_1_o_mux_1743_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<4><28>1  (
    .I0(rhs_array_muxed44[28]),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [27]),
    .I3(\minerva_cpu/fetch/ibus__adr [26]),
    .I4(\minerva_cpu/loadstore/dbus__adr [27]),
    .I5(\minerva_cpu/loadstore/dbus__adr [26]),
    .O(basesoc_slave_sel[4])
  );
  LUT6 #(
    .INIT ( 64'h5111400040004000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11 (
    .I0(rhs_array_muxed44[4]),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/loadstore/dbus__adr [3]),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(\minerva_cpu/fetch/ibus__adr [3]),
    .I5(\minerva_cpu/fetch/ibus__adr [0]),
    .O(N1440)
  );
  LUT6 #(
    .INIT ( 64'hF7FFA2AAF7FFF7FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT63_SW0  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(dna_status[13]),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(N1795)
  );
  LUT6 #(
    .INIT ( 64'h1010001010000000 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_sram_bus_ack_877),
    .I1(sys_rst),
    .I2(basesoc_slave_sel[1]),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I5(\minerva_cpu/fetch/ibus__stb_490 ),
    .O(basesoc_sram_bus_ack_rstpot_9932)
  );
  LUT6 #(
    .INIT ( 64'h2AAAAAAAFFFFFFFF ))
  suart_rx_fifo_readable_glue_set (
    .I0(suart_rx_fifo_readable_2314),
    .I1(basesoc_interface_dat_w[1]),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I3(basesoc_csrbankarray_csrbank7_sel),
    .I4(basesoc_interface_we_1300),
    .I5(n0182),
    .O(suart_rx_fifo_readable_glue_set_9593)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFE4FFFFFFFF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(basesoc_sdram_max_time1_inv),
    .I1(basesoc_sdram_time1[3]),
    .I2(\Result<3>19 ),
    .I3(multiplexer_state_FSM_FFd1_1346),
    .I4(multiplexer_state_FSM_FFd2_1347),
    .I5(multiplexer_state_FSM_FFd3_1348),
    .O(basesoc_sdram_time1_3_glue_set_9660)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_3_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[3]),
    .I2(\Result<3>18 ),
    .I3(multiplexer_state_FSM_FFd2_1347),
    .I4(multiplexer_state_FSM_FFd1_1346),
    .I5(multiplexer_state_FSM_FFd3_1348),
    .O(basesoc_sdram_time0_3_glue_set_9655)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE4 ))
  basesoc_sdram_time0_4_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[4]),
    .I2(\Result<4>5 ),
    .I3(multiplexer_state_FSM_FFd2_1347),
    .I4(multiplexer_state_FSM_FFd1_1346),
    .I5(multiplexer_state_FSM_FFd3_1348),
    .O(basesoc_sdram_time0_4_glue_set_9656)
  );
  LUT5 #(
    .INIT ( 32'h44044444 ))
  \minerva_cpu/fetch/f_bus_error$5_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/fetch/f_bus_error$5_7924 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(basesoc_grant_2368),
    .I4(basesoc_shared_ack),
    .O(\minerva_cpu/fetch/f_bus_error$5_glue_rst_9745 )
  );
  LUT6 #(
    .INIT ( 64'h1511111104000000 ))
  \minerva_cpu/payload__compare$66_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__instruction$40[14] ),
    .I3(\minerva_cpu/payload__instruction$40[13] ),
    .I4(\minerva_cpu/decoder/$2914 ),
    .I5(\minerva_cpu/payload__compare$66_7132 ),
    .O(\minerva_cpu/payload__compare$66_glue_rst_9690 )
  );
  LUT5 #(
    .INIT ( 32'h51114000 ))
  \minerva_cpu/payload__sext$64_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$291 ),
    .I2(\minerva_cpu/payload__instruction$40[30] ),
    .I3(\minerva_cpu/decoder/$187<6>1 ),
    .I4(\minerva_cpu/payload__sext$64_7136 ),
    .O(\minerva_cpu/payload__sext$64_glue_rst_9692 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \minerva_cpu/exception/mip_r__mtip_glue_rst  (
    .I0(\minerva_cpu/payload__csr_adr$71[2] ),
    .I1(\minerva_cpu/csrf_mip_we ),
    .I2(sys_rst),
    .I3(\minerva_cpu/payload__csr_adr$71[6] ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I5(\minerva_cpu/$next\x_csr_result [7]),
    .O(\minerva_cpu/exception/mip_r__mtip_glue_rst_9714 )
  );
  LUT6 #(
    .INIT ( 64'h5111555540004444 ))
  \minerva_cpu/payload__exception$110_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/$421 ),
    .I2(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I3(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I4(\minerva_cpu/exception/trap_pe_n ),
    .I5(\minerva_cpu/payload__exception$110_7298 ),
    .O(\minerva_cpu/payload__exception$110_glue_rst_9706 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/x/valid$1_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/x/valid$1_7368 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/f_valid$10 ),
    .O(\minerva_cpu/x/valid$1_glue_rst_9664 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAEAAAAAAA2AA ))
  opsis_i2c_fx2_reset_storage_full_rstpot (
    .I0(opsis_i2c_fx2_reset_storage_full_2203),
    .I1(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsis_i2c_fx2_reset_storage_full_rstpot_9925)
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAA2AAAAA ))
  opsisi2c_storage_full_rstpot (
    .I0(opsisi2c_storage_full_2219),
    .I1(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_606_o),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_dat_w[0]),
    .O(opsisi2c_storage_full_rstpot_9926)
  );
  LUT4 #(
    .INIT ( 16'h0002 ))
  \minerva_cpu/m/valid$1_glue_rst  (
    .I0(\minerva_cpu/x/valid$1_7368 ),
    .I1(sys_rst),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(\minerva_cpu/m/valid$1_glue_rst_9665 )
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[0]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[1]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[2]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[3]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[4]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[5]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_count[6]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[7]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[8]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_count[9]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[10]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[11]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[12]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[13]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_count[14]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT5 #(
    .INIT ( 32'hF1FFFBFF ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(basesoc_shared_ack),
    .I3(basesoc_count[15]),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_count[16]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_count[17]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_count[18]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_count[19]),
    .I1(basesoc_shared_ack),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src268_SW0  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [11]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [11]),
    .I5(\minerva_cpu/$next\m_result [11]),
    .O(N1763)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2648_SW0  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [9]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [9]),
    .I5(\minerva_cpu/$next\m_result [9]),
    .O(N1765)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2628_SW0  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [8]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [8]),
    .I5(\minerva_cpu/$next\m_result [8]),
    .O(N1767)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2608_SW0  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [7]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [7]),
    .I5(\minerva_cpu/$next\m_result [7]),
    .O(N1769)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2568_SW0  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [5]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [5]),
    .I5(\minerva_cpu/$next\m_result [5]),
    .O(N1771)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2548_SW0  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [4]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [4]),
    .I5(\minerva_cpu/$next\m_result [4]),
    .O(N1773)
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \minerva_cpu/Mmux_$next\d_src2528_SW0  (
    .I0(\minerva_cpu/$281 ),
    .I1(\minerva_cpu/gprf_r_data$28 [3]),
    .I2(\minerva_cpu/$2831_9271 ),
    .I3(\minerva_cpu/$2832_9272 ),
    .I4(\minerva_cpu/$next\w_result [3]),
    .I5(\minerva_cpu/$next\m_result [3]),
    .O(N1775)
  );
  LUT6 #(
    .INIT ( 64'h9AAAAAAA65555555 ))
  \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I2(basesoc_port_cmd_ready2_6136),
    .I3(litedramwishbone2native_state_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we11),
    .I4(_n6512[0]),
    .I5(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>28 )
  );
  LUT6 #(
    .INIT ( 64'h9AAAAAAA65555555 ))
  \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_interface_bank0_lock_basesoc_sdram_interface_bank3_lock_OR_444_o),
    .I2(basesoc_port_cmd_ready2_6136),
    .I3(basesoc_port_cmd_ready131),
    .I4(_n6512[0]),
    .I5(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>33 )
  );
  LUT6 #(
    .INIT ( 64'h22222228FFFFFFFF ))
  \minerva_cpu/d/$10_SW1  (
    .I0(\minerva_cpu/x/valid$1_7368 ),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/payload__exception$110_7298 ),
    .I3(\minerva_cpu/payload__mret$109_7299 ),
    .I4(\minerva_cpu/payload__branch_taken$106_7301 ),
    .I5(\minerva_cpu/f/valid$1_7371 ),
    .O(N1779)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src181  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [10]),
    .O(\minerva_cpu/Mmux_$next\d_src18 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1641  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [7]),
    .O(\minerva_cpu/Mmux_$next\d_src164 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1621  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [6]),
    .O(\minerva_cpu/Mmux_$next\d_src162_9279 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1601  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [5]),
    .O(\minerva_cpu/Mmux_$next\d_src160 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src161  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [9]),
    .O(\minerva_cpu/Mmux_$next\d_src16 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1581  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [4]),
    .O(\minerva_cpu/Mmux_$next\d_src158 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1561  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [3]),
    .O(\minerva_cpu/Mmux_$next\d_src156 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1541  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [2]),
    .O(\minerva_cpu/Mmux_$next\d_src154 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1521  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [1]),
    .O(\minerva_cpu/Mmux_$next\d_src152 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1501  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [29]),
    .O(\minerva_cpu/Mmux_$next\d_src150 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1481  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [28]),
    .O(\minerva_cpu/Mmux_$next\d_src148 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1461  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [0]),
    .O(\minerva_cpu/Mmux_$next\d_src146 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1441  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [27]),
    .O(\minerva_cpu/Mmux_$next\d_src144 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1421  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [26]),
    .O(\minerva_cpu/Mmux_$next\d_src142_9301 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1401  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [25]),
    .O(\minerva_cpu/Mmux_$next\d_src140 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src141  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [8]),
    .O(\minerva_cpu/Mmux_$next\d_src14 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1381  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [24]),
    .O(\minerva_cpu/Mmux_$next\d_src138 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1361  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [23]),
    .O(\minerva_cpu/Mmux_$next\d_src136 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1341  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [22]),
    .O(\minerva_cpu/Mmux_$next\d_src134 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1321  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [21]),
    .O(\minerva_cpu/Mmux_$next\d_src132 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1301  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [20]),
    .O(\minerva_cpu/Mmux_$next\d_src130 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1281  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [19]),
    .O(\minerva_cpu/Mmux_$next\d_src128 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1261  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [18]),
    .O(\minerva_cpu/Mmux_$next\d_src126 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1221  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [17]),
    .O(\minerva_cpu/Mmux_$next\d_src122_9322 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1201  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [16]),
    .O(\minerva_cpu/Mmux_$next\d_src120 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1181  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [15]),
    .O(\minerva_cpu/Mmux_$next\d_src118 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1161  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [14]),
    .O(\minerva_cpu/Mmux_$next\d_src116 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1141  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [13]),
    .O(\minerva_cpu/Mmux_$next\d_src114 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1121  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [12]),
    .O(\minerva_cpu/Mmux_$next\d_src112 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/Mmux_$next\d_src1102  (
    .I0(\minerva_cpu/payload__instruction$40[4] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[5] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__pc$37 [11]),
    .O(\minerva_cpu/Mmux_$next\d_src110 )
  );
  LUT6 #(
    .INIT ( 64'h80080008FFFFFFFF ))
  _n10551_inv1 (
    .I0(rhs_array_muxed10),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd1_1346),
    .I3(multiplexer_state_FSM_FFd2_1347),
    .I4(multiplexer_state_FSM_FFd3_1348),
    .I5(basesoc_sdram_twtrcon_ready_2367),
    .O(_n10551_inv)
  );
  LUT6 #(
    .INIT ( 64'h1454555555555555 ))
  \Mcount_basesoc_sdram_twtrcon_count_xor<0>11  (
    .I0(basesoc_sdram_twtrcon_count[0]),
    .I1(multiplexer_state_FSM_FFd2_1347),
    .I2(multiplexer_state_FSM_FFd1_1346),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(rhs_array_muxed6),
    .I5(rhs_array_muxed10),
    .O(Mcount_basesoc_sdram_twtrcon_count)
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351221  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [29]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [29])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351210  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [10]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [10])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n035132  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [11]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [11])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n035141  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [12]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [12])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n035151  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [13]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [13])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n035161  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [14]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [14])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n035171  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [15]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [15])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n035181  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [16]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [16])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n035191  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [17]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [17])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351101  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [18]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [18])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351111  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [19]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [19])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351131  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [20]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [20])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351141  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [21]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [21])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351151  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [22]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [22])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351161  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [23]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [23])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351171  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [24]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [24])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351181  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [25]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [25])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351191  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [26]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [26])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351201  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [27]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [27])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351211  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [28]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [28])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351241  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [30]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [30])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351261  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [4]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [4])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351271  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [5]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [5])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351281  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [6]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [6])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351291  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [7]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [7])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351301  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [8]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [8])
  );
  LUT6 #(
    .INIT ( 64'h0080808088888888 ))
  \minerva_cpu/exception/Mmux__n0351311  (
    .I0(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I1(\minerva_cpu/$next\x_csr_result [9]),
    .I2(\minerva_cpu/exception/trap_pe_n ),
    .I3(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I4(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(\minerva_cpu/exception/_n0351 [9])
  );
  LUT6 #(
    .INIT ( 64'h4000000055555555 ))
  suart_rx_fifo_do_read1 (
    .I0(n0182),
    .I1(basesoc_interface_we_1300),
    .I2(basesoc_interface_dat_w[1]),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(basesoc_csrbankarray_csrbank7_sel),
    .I5(suart_rx_fifo_readable_2314),
    .O(suart_rx_fifo_do_read)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re1 (
    .I0(basesoc_interface_we_1300),
    .I1(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi0_address0_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_3862 ),
    .I1(basesoc_interface_we_1300),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .O(basesoc_csrbankarray_csrbank4_dfii_pi1_command0_re)
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>15 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_port_cmd_ready3_6160),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>13 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAA999 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_port_cmd_ready2_6136),
    .I3(basesoc_port_cmd_ready14_6164),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<3>12 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000002 ))
  _n119991 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n11999)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFA8 ))
  \minerva_cpu/d/$375  (
    .I0(\minerva_cpu/d_valid$14 ),
    .I1(\minerva_cpu/d/$371_9264 ),
    .I2(\minerva_cpu/d/$373_9266 ),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .O(\minerva_cpu/d_stall )
  );
  LUT5 #(
    .INIT ( 32'h00400000 ))
  \minerva_cpu/decoder/$379<4>1  (
    .I0(\minerva_cpu/payload__instruction$40[6] ),
    .I1(\minerva_cpu/payload__instruction$40[5] ),
    .I2(\minerva_cpu/payload__instruction$40[2] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .O(\minerva_cpu/decoder_lui )
  );
  LUT6 #(
    .INIT ( 64'hFEFFABA9FFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In31  (
    .I0(basesoc_sdram_bankmachine5_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_bankmachine5_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine5_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In3_5262 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \minerva_cpu/$2501  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/f_x_raise ),
    .I3(\minerva_cpu/fetch/ibus__stb_490 ),
    .I4(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I5(\minerva_cpu/payload__csr_we$72_7151 ),
    .O(\minerva_cpu/$250 )
  );
  LUT6 #(
    .INIT ( 64'h0000008080008080 ))
  \basesoc_slave_sel<0><28>13  (
    .I0(\basesoc_slave_sel<0><28>11_6159 ),
    .I1(\basesoc_slave_sel<0><28>12_8596 ),
    .I2(\basesoc_slave_sel<0><28>13_8597 ),
    .I3(basesoc_grant_2368),
    .I4(\minerva_cpu/fetch/ibus__adr [27]),
    .I5(\minerva_cpu/loadstore/dbus__adr [27]),
    .O(\basesoc_slave_sel<0><28>1 )
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \minerva_cpu/decoder/Mmux_$next\immediate133  (
    .I0(\minerva_cpu/payload__instruction$40[6] ),
    .I1(\minerva_cpu/payload__instruction$40[2] ),
    .I2(\minerva_cpu/payload__instruction$40[3] ),
    .I3(\minerva_cpu/payload__instruction$40[4] ),
    .O(\minerva_cpu/decoder/Mmux_$next\immediate133_8458 )
  );
  LUT5 #(
    .INIT ( 32'hF7FDB74E ))
  \minerva_cpu/decoder/$491  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[5] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/payload__instruction$40[6] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .O(\minerva_cpu/decoder_rs2_re )
  );
  LUT5 #(
    .INIT ( 32'hAA2AAAEA ))
  spiflash_bus_ack_glue_set (
    .I0(spiflash_bus_ack_2317),
    .I1(\spiflash_counter[7]_GND_1_o_equal_1710_o<7>1_6135 ),
    .I2(spiflash_counter[7]),
    .I3(spiflash_counter[5]),
    .I4(spiflash_counter[0]),
    .O(spiflash_bus_ack_glue_set_9596)
  );
  LUT6 #(
    .INIT ( 64'hAEAA8AAAAAAA8AAA ))
  \minerva_cpu/Mmux_$next\d_src1101  (
    .I0(N1785),
    .I1(\minerva_cpu/payload__instruction$40[6] ),
    .I2(\minerva_cpu/payload__instruction$40[4] ),
    .I3(\minerva_cpu/payload__instruction$40[2] ),
    .I4(\minerva_cpu/payload__instruction$40[3] ),
    .I5(\minerva_cpu/payload__instruction$40[5] ),
    .O(\minerva_cpu/Mmux_$next\d_src1101_6220 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFA9FFA8FF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .I3(multiplexer_state_FSM_FFd3_1348),
    .I4(basesoc_sdram_time1[3]),
    .I5(array_muxed17_INV_392_o2),
    .O(basesoc_sdram_time1_2_glue_set_9659)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(bankmachine0_state_FSM_FFd1_1308),
    .I1(bankmachine0_state_FSM_FFd2_5203),
    .I2(bankmachine0_state_FSM_FFd3_5202),
    .I3(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I4(basesoc_sdram_bankmachine0_row_opened_2318),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_9627)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(bankmachine1_state_FSM_FFd1_1310),
    .I1(bankmachine1_state_FSM_FFd2_5208),
    .I2(bankmachine1_state_FSM_FFd3_5207),
    .I3(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I4(basesoc_sdram_bankmachine1_row_opened_2323),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_9628)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(bankmachine2_state_FSM_FFd1_1312),
    .I1(bankmachine2_state_FSM_FFd2_5198),
    .I2(bankmachine2_state_FSM_FFd3_5197),
    .I3(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I4(basesoc_sdram_bankmachine2_row_opened_2328),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_9629)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(bankmachine3_state_FSM_FFd1_1314),
    .I1(bankmachine3_state_FSM_FFd2_5218),
    .I2(bankmachine3_state_FSM_FFd3_5217),
    .I3(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I4(basesoc_sdram_bankmachine3_row_opened_2333),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_9630)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine4_row_opened_glue_set (
    .I0(bankmachine4_state_FSM_FFd1_1316),
    .I1(bankmachine4_state_FSM_FFd2_5223),
    .I2(bankmachine4_state_FSM_FFd3_5222),
    .I3(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I4(basesoc_sdram_bankmachine4_row_opened_2338),
    .O(basesoc_sdram_bankmachine4_row_opened_glue_set_9631)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine5_row_opened_glue_set (
    .I0(bankmachine5_state_FSM_FFd1_1318),
    .I1(bankmachine5_state_FSM_FFd2_5213),
    .I2(bankmachine5_state_FSM_FFd3_5212),
    .I3(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I4(basesoc_sdram_bankmachine5_row_opened_2343),
    .O(basesoc_sdram_bankmachine5_row_opened_glue_set_9632)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine6_row_opened_glue_set (
    .I0(bankmachine6_state_FSM_FFd1_1320),
    .I1(bankmachine6_state_FSM_FFd2_5228),
    .I2(bankmachine6_state_FSM_FFd3_5227),
    .I3(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I4(basesoc_sdram_bankmachine6_row_opened_2348),
    .O(basesoc_sdram_bankmachine6_row_opened_glue_set_9633)
  );
  LUT5 #(
    .INIT ( 32'hB1B11000 ))
  basesoc_sdram_bankmachine7_row_opened_glue_set (
    .I0(bankmachine7_state_FSM_FFd1_1322),
    .I1(bankmachine7_state_FSM_FFd2_5233),
    .I2(bankmachine7_state_FSM_FFd3_5232),
    .I3(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I4(basesoc_sdram_bankmachine7_row_opened_2353),
    .O(basesoc_sdram_bankmachine7_row_opened_glue_set_9634)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF9998FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[1]),
    .I2(basesoc_sdram_time1[3]),
    .I3(basesoc_sdram_time1[2]),
    .I4(multiplexer_state_FSM_FFd3_1348),
    .I5(array_muxed17_INV_392_o2),
    .O(basesoc_sdram_time1_1_glue_set_9658)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \Mmux_basesoc_data_port_we<14>11  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__sel [2]),
    .I2(\minerva_cpu/loadstore/dbus__adr [1]),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(basesoc_write_from_slave),
    .O(basesoc_data_port_we[14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \Mmux_basesoc_data_port_we<15>11  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__sel [3]),
    .I2(\minerva_cpu/loadstore/dbus__adr [1]),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(basesoc_write_from_slave),
    .O(basesoc_data_port_we[15])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<10>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [2]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [1]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[10])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<11>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [3]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [1]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[11])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [2]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .O(basesoc_data_port_we[6])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [3]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .O(basesoc_data_port_we[7])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(basesoc_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__sel [2]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[2])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(basesoc_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__sel [3]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \Mmux_basesoc_data_port_we<12>11  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__sel [0]),
    .I2(\minerva_cpu/loadstore/dbus__adr [1]),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(basesoc_write_from_slave),
    .O(basesoc_data_port_we[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \Mmux_basesoc_data_port_we<13>11  (
    .I0(basesoc_grant_2368),
    .I1(\minerva_cpu/loadstore/dbus__sel [1]),
    .I2(\minerva_cpu/loadstore/dbus__adr [1]),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(basesoc_write_from_slave),
    .O(basesoc_data_port_we[13])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<8>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [0]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [1]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[8])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<9>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [1]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [1]),
    .I4(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[9])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<4>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [0]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .O(basesoc_data_port_we[4])
  );
  LUT6 #(
    .INIT ( 64'hAAEAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(basesoc_write_from_slave),
    .I1(\minerva_cpu/loadstore/dbus__sel [1]),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__adr [0]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .O(basesoc_data_port_we[5])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(basesoc_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__sel [0]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[0])
  );
  LUT6 #(
    .INIT ( 64'hEAAAAAAAAAAAAAAA ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(basesoc_write_from_slave),
    .I1(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o),
    .I2(basesoc_grant_2368),
    .I3(\minerva_cpu/loadstore/dbus__sel [1]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(basesoc_data_port_we[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFF5554FFFFFFFF ))
  basesoc_sdram_time1_0_glue_set (
    .I0(basesoc_sdram_time1[0]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[2]),
    .I3(basesoc_sdram_time1[1]),
    .I4(array_muxed17_INV_392_o2),
    .I5(multiplexer_state_FSM_FFd3_1348),
    .O(basesoc_sdram_time1_0_glue_set_9657)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11 (
    .I0(rhs_array_muxed44[1]),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [0]),
    .I3(\minerva_cpu/fetch/ibus__adr [4]),
    .I4(\minerva_cpu/loadstore/dbus__adr [0]),
    .I5(\minerva_cpu/loadstore/dbus__adr [4]),
    .O(N1441)
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161  (
    .I0(rhs_array_muxed44[2]),
    .I1(basesoc_grant_2368),
    .I2(\minerva_cpu/fetch/ibus__adr [1]),
    .I3(\minerva_cpu/fetch/ibus__adr [0]),
    .I4(\minerva_cpu/loadstore/dbus__adr [1]),
    .I5(\minerva_cpu/loadstore/dbus__adr [0]),
    .O(N1438)
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/payload__condition_met$103_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__condition_met$103_7300 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/compare_condition_met ),
    .O(\minerva_cpu/payload__condition_met$103_glue_rst_9673 )
  );
  LUT6 #(
    .INIT ( 64'h2222222220202000 ))
  \minerva_cpu/csrf_port__addr_12_glue_rst  (
    .I0(\minerva_cpu/csrf_port__addr[12] ),
    .I1(sys_rst),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/d/$371_9264 ),
    .I4(\minerva_cpu/d/$373_9266 ),
    .I5(\minerva_cpu/m_stall ),
    .O(\minerva_cpu/csrf_port__addr_12_glue_rst_9703 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/w_valid_r_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/w_valid_r_6993 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/x/valid$1_7368 ),
    .O(\minerva_cpu/w_valid_r_glue_rst_9672 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/payload__load$120_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__load$120_6979 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/payload__load$91_7292 ),
    .O(\minerva_cpu/payload__load$120_glue_rst_9674 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/payload__load$91_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__load$91_7292 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/payload__load$56_7129 ),
    .O(\minerva_cpu/payload__load$91_glue_rst_9676 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/payload__compare$98_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__compare$98_7296 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/payload__compare$66_7132 ),
    .O(\minerva_cpu/payload__compare$98_glue_rst_9677 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/payload__shift$89_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__shift$89_7297 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/payload__shift$62_7134 ),
    .O(\minerva_cpu/payload__shift$89_glue_rst_9678 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/payload__mret$109_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__mret$109_7299 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/payload__mret$77_7154 ),
    .O(\minerva_cpu/payload__mret$109_glue_rst_9679 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/payload__rd_we$116_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/payload__rd_we$116_7139 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/payload__rd_we$84_7290 ),
    .O(\minerva_cpu/payload__rd_we$116_glue_rst_9702 )
  );
  LUT5 #(
    .INIT ( 32'h44454440 ))
  \minerva_cpu/shifter/m_direction_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/shifter/m_direction_8240 ),
    .I2(\minerva_cpu/fetch/ibus__stb_490 ),
    .I3(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I4(\minerva_cpu/payload__direction$63_7135 ),
    .O(\minerva_cpu/shifter/m_direction_glue_rst_9749 )
  );
  LUT6 #(
    .INIT ( 64'h5555555401010100 ))
  \minerva_cpu/payload__bypass_m$86_glue_rst  (
    .I0(sys_rst),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I3(\minerva_cpu/payload__bypass_m$54_7095 ),
    .I4(\minerva_cpu/payload__bypass_x$53_7094 ),
    .I5(\minerva_cpu/payload__bypass_m$86_7291 ),
    .O(\minerva_cpu/payload__bypass_m$86_glue_rst_9704 )
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine1_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I1(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_row_open),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_0_glue_set_9635)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine1_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine1_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine1_trccon_ready_2326),
    .I2(basesoc_sdram_bankmachine1_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_row_open),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_trccon_count_1_glue_set_9636)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine4_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I1(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine4_cmd_valid),
    .I3(basesoc_sdram_bankmachine4_row_open),
    .I4(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_0_glue_set_9637)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine4_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine4_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine4_trccon_ready_2341),
    .I2(basesoc_sdram_bankmachine4_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine4_cmd_valid),
    .I4(basesoc_sdram_bankmachine4_row_open),
    .I5(basesoc_sdram_bankmachine4_cmd_ready),
    .O(basesoc_sdram_bankmachine4_trccon_count_1_glue_set_9638)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine0_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I1(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_row_open),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_0_glue_set_9639)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine0_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine0_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine0_trccon_ready_2321),
    .I2(basesoc_sdram_bankmachine0_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(basesoc_sdram_bankmachine0_row_open),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_trccon_count_1_glue_set_9640)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine2_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I1(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_row_open),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_0_glue_set_9641)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine2_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine2_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine2_trccon_ready_2331),
    .I2(basesoc_sdram_bankmachine2_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine2_row_open),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_trccon_count_1_glue_set_9642)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine3_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I1(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_row_open),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_0_glue_set_9643)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine3_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine3_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine3_trccon_ready_2336),
    .I2(basesoc_sdram_bankmachine3_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_valid),
    .I4(basesoc_sdram_bankmachine3_row_open),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_trccon_count_1_glue_set_9644)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine5_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I1(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine5_cmd_valid),
    .I3(basesoc_sdram_bankmachine5_row_open),
    .I4(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_0_glue_set_9645)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine5_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine5_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine5_trccon_ready_2346),
    .I2(basesoc_sdram_bankmachine5_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine5_cmd_valid),
    .I4(basesoc_sdram_bankmachine5_row_open),
    .I5(basesoc_sdram_bankmachine5_cmd_ready),
    .O(basesoc_sdram_bankmachine5_trccon_count_1_glue_set_9646)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine7_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I1(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine7_cmd_valid),
    .I3(basesoc_sdram_bankmachine7_row_open),
    .I4(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_0_glue_set_9647)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine7_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine7_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine7_trccon_ready_2356),
    .I2(basesoc_sdram_bankmachine7_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine7_cmd_valid),
    .I4(basesoc_sdram_bankmachine7_row_open),
    .I5(basesoc_sdram_bankmachine7_cmd_ready),
    .O(basesoc_sdram_bankmachine7_trccon_count_1_glue_set_9648)
  );
  LUT5 #(
    .INIT ( 32'hF9999999 ))
  basesoc_sdram_bankmachine6_trccon_count_0_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I1(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I2(basesoc_sdram_bankmachine6_cmd_valid),
    .I3(basesoc_sdram_bankmachine6_row_open),
    .I4(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_0_glue_set_9649)
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  basesoc_sdram_bankmachine6_trccon_count_1_glue_set (
    .I0(basesoc_sdram_bankmachine6_trccon_count[1]),
    .I1(basesoc_sdram_bankmachine6_trccon_ready_2351),
    .I2(basesoc_sdram_bankmachine6_trccon_count[0]),
    .I3(basesoc_sdram_bankmachine6_cmd_valid),
    .I4(basesoc_sdram_bankmachine6_row_open),
    .I5(basesoc_sdram_bankmachine6_cmd_ready),
    .O(basesoc_sdram_bankmachine6_trccon_count_1_glue_set_9650)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFF6 ))
  basesoc_sdram_time0_0_glue_set (
    .I0(basesoc_sdram_max_time0_inv),
    .I1(basesoc_sdram_time0[0]),
    .I2(multiplexer_state_FSM_FFd2_1347),
    .I3(multiplexer_state_FSM_FFd1_1346),
    .I4(multiplexer_state_FSM_FFd3_1348),
    .O(basesoc_sdram_time0_0_glue_set_9652)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFEFEFEFFFFFE ))
  basesoc_sdram_time0_1_glue_set (
    .I0(multiplexer_state_FSM_FFd2_1347),
    .I1(multiplexer_state_FSM_FFd1_1346),
    .I2(multiplexer_state_FSM_FFd3_1348),
    .I3(basesoc_sdram_max_time0_inv),
    .I4(basesoc_sdram_time0[1]),
    .I5(basesoc_sdram_time0[0]),
    .O(basesoc_sdram_time0_1_glue_set_9653)
  );
  LUT6 #(
    .INIT ( 64'h0000020002000200 ))
  \minerva_cpu/exception/mstatus_r__mpie_glue_ce_SW0  (
    .I0(\minerva_cpu/$next\x_csr_result [7]),
    .I1(\minerva_cpu/payload__csr_adr$71[2] ),
    .I2(\minerva_cpu/payload__csr_adr$71[6] ),
    .I3(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_190_o<12>2 ),
    .I4(\minerva_cpu/f_x_raise ),
    .I5(\minerva_cpu/exception/$7 ),
    .O(N1733)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate161  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[23] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate151  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[22] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate141  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[21] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate131  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[20] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate201  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[27] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate171  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[24] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate181  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[25] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate191  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[26] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate221  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[29] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate211  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/csrf_port__addr[8] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate251  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[31] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00080000 ))
  \minerva_cpu/decoder/Mmux_$next\immediate241  (
    .I0(\minerva_cpu/payload__instruction$40[2] ),
    .I1(\minerva_cpu/payload__instruction$40[30] ),
    .I2(\minerva_cpu/payload__instruction$40[6] ),
    .I3(\minerva_cpu/payload__instruction$40[3] ),
    .I4(\minerva_cpu/payload__instruction$40[4] ),
    .I5(\minerva_cpu/decoder/Mmux_$next\immediate132 ),
    .O(\minerva_cpu/decoder_immediate [30])
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_suart_rx_fifo_level0_cy<2>12  (
    .I0(suart_source_valid_971),
    .I1(suart_rx_fifo_level0[1]),
    .I2(suart_rx_fifo_level0[2]),
    .I3(suart_rx_fifo_level0[0]),
    .O(Mcount_suart_rx_fifo_level0_cy[2])
  );
  LUT5 #(
    .INIT ( 32'h5999999A ))
  \Mcount_suart_rx_fifo_level0_xor<3>11  (
    .I0(Mcount_suart_rx_fifo_level0_lut[3]),
    .I1(suart_source_valid_971),
    .I2(suart_rx_fifo_level0[1]),
    .I3(suart_rx_fifo_level0[2]),
    .I4(suart_rx_fifo_level0[0]),
    .O(\Result<3>9 )
  );
  LUT5 #(
    .INIT ( 32'h01010111 ))
  \minerva_cpu/$2911  (
    .I0(\minerva_cpu/fetch/ibus__stb_490 ),
    .I1(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I2(\minerva_cpu/d_valid$14 ),
    .I3(\minerva_cpu/d/$373_9266 ),
    .I4(\minerva_cpu/d/$371_9264 ),
    .O(\minerva_cpu/$291 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_10112)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_10113)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_1_10114)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_1 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_1_10115)
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_0_rstpot_10116),
    .Q(half_rate_phy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_1_rstpot_10117),
    .Q(half_rate_phy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record0_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record0_bank_2_rstpot_10118),
    .Q(half_rate_phy_record0_bank[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_0_rstpot_10119),
    .Q(half_rate_phy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_1_rstpot_10120),
    .Q(half_rate_phy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  half_rate_phy_record1_bank_2 (
    .C(sdram_half_clk),
    .D(half_rate_phy_record1_bank_2_rstpot_10121),
    .Q(half_rate_phy_record1_bank[2])
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I3(basesoc_sdram_storage_full_0_4_10130),
    .I4(phase_sel_3_10127),
    .I5(_n10158),
    .O(half_rate_phy_record0_bank_0_rstpot_10116)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I3(basesoc_sdram_storage_full_0_4_10130),
    .I4(phase_sel_3_10127),
    .I5(_n10158),
    .O(half_rate_phy_record0_bank_1_rstpot_10117)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record0_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p0_bank[2]),
    .I1(basesoc_sdram_phaseinjector2_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector0_baddress_storage_full[2]),
    .I3(basesoc_sdram_storage_full_0_4_10130),
    .I4(phase_sel_3_10127),
    .I5(_n10158),
    .O(half_rate_phy_record0_bank_2_rstpot_10118)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_0_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I3(basesoc_sdram_storage_full_0_4_10130),
    .I4(phase_sel_3_10127),
    .I5(_n10158),
    .O(half_rate_phy_record1_bank_0_rstpot_10119)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_1_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I3(basesoc_sdram_storage_full_0_4_10130),
    .I4(phase_sel_3_10127),
    .I5(_n10158),
    .O(half_rate_phy_record1_bank_1_rstpot_10120)
  );
  LUT6 #(
    .INIT ( 64'h00000000CCCCAAF0 ))
  half_rate_phy_record1_bank_2_rstpot (
    .I0(basesoc_sdram_dfi_p1_bank[2]),
    .I1(basesoc_sdram_phaseinjector3_baddress_storage_full[2]),
    .I2(basesoc_sdram_phaseinjector1_baddress_storage_full[2]),
    .I3(basesoc_sdram_storage_full_0_4_10130),
    .I4(phase_sel_3_10127),
    .I5(_n10158),
    .O(half_rate_phy_record1_bank_2_rstpot_10121)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_10122)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_1 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9935),
    .Q(basesoc_interface_we_1_10123)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1  (
    .C(sys_clk),
    .D(N1439),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_1_10124 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_2_10125)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_2 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_2_10126)
  );
  FDR #(
    .INIT ( 1'b0 ))
  phase_sel_3 (
    .C(sys2x_clk),
    .D(phase_sel_GND_1_o_MUX_1613_o),
    .R(sys2x_rst),
    .Q(phase_sel_3_10127)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_2_10128)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_3_10129)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_4_10130)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_2_10131)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_2 (
    .C(sys_clk),
    .D(rhs_array_muxed44[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_2_10132)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full_0_5_10133)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we_2 (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9935),
    .Q(basesoc_interface_we_2_10134)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2  (
    .C(sys_clk),
    .D(N1439),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank4_sel<13>1_FRB_2_10135 )
  );
  MUXF7   \minerva_cpu/compare/Mmux_$next\condition_met1  (
    .I0(N1803),
    .I1(N1804),
    .S(\minerva_cpu/adder_carry ),
    .O(\minerva_cpu/compare_condition_met )
  );
  LUT6 #(
    .INIT ( 64'h1010AA1214148912 ))
  \minerva_cpu/compare/Mmux_$next\condition_met1_F  (
    .I0(\minerva_cpu/payload__funct3$55 [0]),
    .I1(\minerva_cpu/payload__funct3$55 [1]),
    .I2(\minerva_cpu/$175 ),
    .I3(\minerva_cpu/payload__funct3$55 [2]),
    .I4(\minerva_cpu/payload__compare$66_7132 ),
    .I5(\minerva_cpu/compare/$91_6225 ),
    .O(N1803)
  );
  LUT6 #(
    .INIT ( 64'h4410318A4454019A ))
  \minerva_cpu/compare/Mmux_$next\condition_met1_G  (
    .I0(\minerva_cpu/$175 ),
    .I1(\minerva_cpu/payload__compare$66_7132 ),
    .I2(\minerva_cpu/payload__funct3$55 [2]),
    .I3(\minerva_cpu/payload__funct3$55 [0]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/compare/$91_6225 ),
    .O(N1804)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0  (
    .I0(N1805),
    .I1(N1806),
    .S(\basesoc_interface_adr[2] ),
    .O(N1110)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_122_5774),
    .I3(mux107_133_5765),
    .I4(mux107_125_5767),
    .I5(mux107_111_5776),
    .O(N1805)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT8_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux107_13_5773),
    .I3(mux107_14_5764),
    .I4(mux107_132_5766),
    .I5(mux107_121_5775),
    .O(N1806)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6_SW0  (
    .I0(N1807),
    .I1(N1808),
    .S(\basesoc_interface_adr[2] ),
    .O(N1114)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6_SW0_F  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux105_112_5704),
    .I3(mux105_122_5702),
    .I4(mux105_111_5706),
    .I5(mux105_10_5708),
    .O(N1807)
  );
  LUT6 #(
    .INIT ( 64'h028A46CE139B57DF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT6_SW0_G  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(mux105_121_5703),
    .I3(mux105_13_5701),
    .I4(mux105_12_5705),
    .I5(mux105_11_5707),
    .O(N1808)
  );
  MUXF7   \multiplexer_state_FSM_FFd2-In8  (
    .I0(N1809),
    .I1(N1810),
    .S(multiplexer_state_FSM_FFd2_1347),
    .O(\multiplexer_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAA8808 ))
  \multiplexer_state_FSM_FFd2-In8_F  (
    .I0(multiplexer_state_FSM_FFd3_1348),
    .I1(basesoc_sdram_read_available),
    .I2(basesoc_sdram_write_available),
    .I3(basesoc_sdram_max_time1),
    .I4(multiplexer_state_FSM_FFd1_1346),
    .I5(\multiplexer_state_FSM_FFd2-In5_8912 ),
    .O(N1809)
  );
  LUT6 #(
    .INIT ( 64'hDDDD8999DDDDCDDD ))
  \multiplexer_state_FSM_FFd2-In8_G  (
    .I0(multiplexer_state_FSM_FFd1_1346),
    .I1(multiplexer_state_FSM_FFd3_1348),
    .I2(basesoc_sdram_generator_done_1171),
    .I3(refresher_state_FSM_FFd1_1307),
    .I4(\multiplexer_state_FSM_FFd2-In5_8912 ),
    .I5(basesoc_sdram_twtrcon_ready_2367),
    .O(N1810)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0  (
    .I0(N1811),
    .I1(N1812),
    .S(\basesoc_interface_adr[2] ),
    .O(N1112)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(mux106_122_5756),
    .I3(mux106_133_5747),
    .I4(mux106_125_5749),
    .I5(mux106_111_5758),
    .O(N1811)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[5]_mux_2147_OUT7_SW0_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(mux106_13_5755),
    .I2(\basesoc_interface_adr[5] ),
    .I3(mux106_132_5748),
    .I4(mux106_121_5757),
    .O(N1812)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13  (
    .I0(N1813),
    .I1(N1814),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_16_2192),
    .I3(basesoc_ctrl_storage_full_8_2196),
    .I4(basesoc_ctrl_storage_full_24_2187),
    .O(N1813)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT13_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_storage_full_0_2200),
    .O(N1814)
  );
  MUXF7   Mmux_array_muxed411 (
    .I0(N1815),
    .I1(N1816),
    .S(half_rate_phy_phase_sel),
    .O(array_muxed4)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7F2A ))
  Mmux_array_muxed411_F (
    .I0(half_rate_phy_record0_cas_n_BRB0_9955),
    .I1(half_rate_phy_record0_cas_n_BRB1_9956),
    .I2(half_rate_phy_record0_cas_n_BRB2_9957),
    .I3(half_rate_phy_record0_cas_n_BRB3_9958),
    .I4(half_rate_phy_record0_cas_n_BRB4_9959),
    .O(N1815)
  );
  LUT6 #(
    .INIT ( 64'hF7F7A2F7F7A2A2A2 ))
  Mmux_array_muxed411_G (
    .I0(half_rate_phy_record0_cas_n_BRB0_9955),
    .I1(half_rate_phy_record1_cas_n_BRB1_9964),
    .I2(half_rate_phy_record1_cas_n_BRB2_9965),
    .I3(half_rate_phy_record1_cas_n_BRB3_9966),
    .I4(half_rate_phy_record1_cas_n_BRB4_9967),
    .I5(half_rate_phy_record1_cas_n_BRB5_9968),
    .O(N1816)
  );
  MUXF7   \minerva_cpu/Mmux_$next\x_result12  (
    .I0(N1817),
    .I1(N1818),
    .S(\minerva_cpu/payload__logic$59_7133 ),
    .O(\minerva_cpu/$next\x_result [1])
  );
  LUT6 #(
    .INIT ( 64'h5545544411011000 ))
  \minerva_cpu/Mmux_$next\x_result12_F  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/payload__csr$70_7140 ),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/$1 [1]),
    .I4(\minerva_cpu/adder/n0025 [1]),
    .I5(\minerva_cpu/payload__src2$51 [1]),
    .O(N1817)
  );
  LUT6 #(
    .INIT ( 64'h4000000044400440 ))
  \minerva_cpu/Mmux_$next\x_result12_G  (
    .I0(\minerva_cpu/payload__jump$65_7137 ),
    .I1(\minerva_cpu/logic/Mmux_$next\result110 ),
    .I2(\minerva_cpu/$164 [1]),
    .I3(\minerva_cpu/payload__src2$51 [1]),
    .I4(\minerva_cpu/payload__funct3$55 [1]),
    .I5(\minerva_cpu/payload__funct3$55 [0]),
    .O(N1818)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT84  (
    .I0(N1819),
    .I1(N1820),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT83 )
  );
  LUT5 #(
    .INIT ( 32'h11111000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT84_F  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata0_re1_6129),
    .I3(dna_status[55]),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .O(N1819)
  );
  LUT4 #(
    .INIT ( 16'h0400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT84_G  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[15]),
    .I2(\basesoc_interface_adr[3] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .O(N1820)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT110  (
    .I0(N1821),
    .I1(N1822),
    .S(\basesoc_interface_adr[4] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hAAAA088808880888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT110_F  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT12_8802 ),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT113 ),
    .I3(basesoc_zero_trigger_INV_287_o),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT17 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT14_8804 ),
    .O(N1821)
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT110_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_eventmanager_storage_full_2290),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT1211_6192 ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .O(N1822)
  );
  MUXF7   \minerva_cpu/Mmux_$next\x_result272  (
    .I0(N1823),
    .I1(N1824),
    .S(\minerva_cpu/payload__logic$59_7133 ),
    .O(\minerva_cpu/Mmux_$next\x_result271 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/Mmux_$next\x_result272_F  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/adder/$1 [4]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [4]),
    .I4(\minerva_cpu/payload__src2$51 [4]),
    .O(N1823)
  );
  LUT6 #(
    .INIT ( 64'h8E068E068E060000 ))
  \minerva_cpu/Mmux_$next\x_result272_G  (
    .I0(\minerva_cpu/payload__src2$51 [4]),
    .I1(\minerva_cpu/$164 [4]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [1]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [2]),
    .O(N1824)
  );
  MUXF7   \minerva_cpu/exception/Mmux__n035114  (
    .I0(N1825),
    .I1(N1826),
    .S(\minerva_cpu/exception/trap_pe_n ),
    .O(\minerva_cpu/exception/_n0351 [0])
  );
  LUT5 #(
    .INIT ( 32'h8F888088 ))
  \minerva_cpu/exception/Mmux__n035114_F  (
    .I0(\minerva_cpu/$next\x_csr_result [0]),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/exception/Mmux__n035111 ),
    .O(N1825)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/exception/Mmux__n035114_G  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/m_stall ),
    .I2(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I3(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I5(\minerva_cpu/$next\x_csr_result [0]),
    .O(N1826)
  );
  MUXF7   \minerva_cpu/exception/Mmux__n0351123  (
    .I0(N1827),
    .I1(N1828),
    .S(\minerva_cpu/exception/trap_pe_n ),
    .O(\minerva_cpu/exception/_n0351 [1])
  );
  LUT5 #(
    .INIT ( 32'h8F888088 ))
  \minerva_cpu/exception/Mmux__n0351123_F  (
    .I0(\minerva_cpu/$next\x_csr_result [1]),
    .I1(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I2(\minerva_cpu/m_stall ),
    .I3(\minerva_cpu/f_valid$10 ),
    .I4(\minerva_cpu/exception/Mmux__n0351121 ),
    .O(N1827)
  );
  LUT6 #(
    .INIT ( 64'hFFFF200020002000 ))
  \minerva_cpu/exception/Mmux__n0351123_G  (
    .I0(\minerva_cpu/f_valid$10 ),
    .I1(\minerva_cpu/m_stall ),
    .I2(\minerva_cpu/exception/interrupt_pe_o [0]),
    .I3(\minerva_cpu/exception/mstatus_r__mie_7500 ),
    .I4(\minerva_cpu/csrf/port__addr$2[12]_GND_6_o_equal_88_o ),
    .I5(\minerva_cpu/$next\x_csr_result [1]),
    .O(N1828)
  );
  MUXF7   \minerva_cpu/fetch/$1/$next\a_misaligned_fetch2  (
    .I0(N1829),
    .I1(N1830),
    .S(\minerva_cpu/payload__mret$109_7299 ),
    .O(\minerva_cpu/fetch/$1/$next\a_misaligned_fetch1 )
  );
  LUT6 #(
    .INIT ( 64'h0008000800080000 ))
  \minerva_cpu/fetch/$1/$next\a_misaligned_fetch2_F  (
    .I0(\minerva_cpu/x/valid$1_7368 ),
    .I1(\minerva_cpu/payload__branch_taken$106_7301 ),
    .I2(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I3(\minerva_cpu/payload__exception$110_7298 ),
    .I4(\minerva_cpu/payload__branch_target$105 [0]),
    .I5(\minerva_cpu/payload__branch_target$105 [1]),
    .O(N1829)
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \minerva_cpu/fetch/$1/$next\a_misaligned_fetch2_G  (
    .I0(\minerva_cpu/x/valid$1_7368 ),
    .I1(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I2(\minerva_cpu/payload__exception$110_7298 ),
    .I3(\minerva_cpu/exception/mepc_r__value [0]),
    .I4(\minerva_cpu/exception/mepc_r__value [1]),
    .O(N1830)
  );
  MUXF7   \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>12  (
    .I0(N1831),
    .I1(N1832),
    .S(\basesoc_interface_adr[2] ),
    .O(\basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>12_8987 )
  );
  LUT6 #(
    .INIT ( 64'h0400040004000404 ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>12_F  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(N1831)
  );
  LUT5 #(
    .INIT ( 32'h40444040 ))
  \basesoc_csrbankarray_interface2_bank_bus_adr[5]_GND_1_o_wide_mux_2136_OUT<6>12_G  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(basesoc_csrbankarray_csrbank4_dfii_pi2_wrdata1_re11_FRB_6131),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .O(N1832)
  );
  MUXF7   \minerva_cpu/d/Mmux_$17_valid$4_Select_3_o1  (
    .I0(\minerva_cpu/d_valid$14 ),
    .I1(N1834),
    .S(\minerva_cpu/d_stall ),
    .O(\minerva_cpu/d/$17_valid$4_Select_3_o )
  );
  LUT6 #(
    .INIT ( 64'hA8A800A8A8A8A8A8 ))
  \minerva_cpu/d/Mmux_$17_valid$4_Select_3_o1_G  (
    .I0(\minerva_cpu/d/valid$1_7373 ),
    .I1(\minerva_cpu/fetch/ibus__stb_490 ),
    .I2(\minerva_cpu/loadstore/dbus__stb_491 ),
    .I3(\minerva_cpu/$135 ),
    .I4(\minerva_cpu/payload__branch_predict_taken$107_7334 ),
    .I5(\minerva_cpu/x/valid$1_7368 ),
    .O(N1834)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6113  (
    .I0(N1835),
    .I1(N1836),
    .S(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT611 )
  );
  LUT6 #(
    .INIT ( 64'h4444400040004000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6113_F  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(N1835)
  );
  LUT6 #(
    .INIT ( 64'h5510101010101010 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_2137_OUT6113_G  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\Mmux_basesoc_csrbankarray_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2160_OUT1161_FRB_6148 ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_csrbankarray_csrbank4_dfii_pi3_address0_re11_FRB_6130),
    .I5(\basesoc_interface_adr[1] ),
    .O(N1836)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23  (
    .I0(N1837),
    .I1(N1838),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT22 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_17_2191),
    .I3(basesoc_ctrl_storage_full_9_2301),
    .I4(basesoc_ctrl_storage_full_25_2294),
    .O(N1837)
  );
  LUT5 #(
    .INIT ( 32'hFDADF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[3]_mux_2132_OUT23_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_bus_errors[17]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[25]),
    .I4(basesoc_ctrl_storage_full_1_2199),
    .O(N1838)
  );
  MUXF7   \minerva_cpu/Mmux_$next\x_result262  (
    .I0(N1839),
    .I1(N1840),
    .S(\minerva_cpu/payload__logic$59_7133 ),
    .O(\minerva_cpu/Mmux_$next\x_result261 )
  );
  LUT5 #(
    .INIT ( 32'hEFEA4540 ))
  \minerva_cpu/Mmux_$next\x_result262_F  (
    .I0(\minerva_cpu/payload__csr$70_7140 ),
    .I1(\minerva_cpu/adder/$1 [3]),
    .I2(\minerva_cpu/payload__adder_sub$58_7131 ),
    .I3(\minerva_cpu/adder/n0025 [3]),
    .I4(\minerva_cpu/payload__src2$51 [3]),
    .O(N1839)
  );
  LUT6 #(
    .INIT ( 64'h8E068E068E060000 ))
  \minerva_cpu/Mmux_$next\x_result262_G  (
    .I0(\minerva_cpu/payload__src2$51 [3]),
    .I1(\minerva_cpu/$164 [3]),
    .I2(\minerva_cpu/payload__funct3$55 [0]),
    .I3(\minerva_cpu/payload__funct3$55 [1]),
    .I4(\minerva_cpu/payload__csr$70_7140 ),
    .I5(\minerva_cpu/payload__funct3$55 [2]),
    .O(N1840)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT18  (
    .I0(N1841),
    .I1(N1842),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT17 )
  );
  LUT5 #(
    .INIT ( 32'hFEDC7654 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT18_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_load_storage_full_24_2589),
    .I3(basesoc_load_storage_full_16_2597),
    .I4(basesoc_reload_storage_full_16_2629),
    .O(N1841)
  );
  LUT4 #(
    .INIT ( 16'hE4FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[4]_mux_2161_OUT18_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_reload_storage_full_8_2637),
    .I2(basesoc_reload_storage_full[0]),
    .I3(\basesoc_interface_adr[2] ),
    .O(N1842)
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1>_INV_0  (
    .I(basesoc_value[1]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<1> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2>_INV_0  (
    .I(basesoc_value[2]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<2> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3>_INV_0  (
    .I(basesoc_value[3]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<3> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4>_INV_0  (
    .I(basesoc_value[4]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<4> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5>_INV_0  (
    .I(basesoc_value[5]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<5> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6>_INV_0  (
    .I(basesoc_value[6]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<6> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7>_INV_0  (
    .I(basesoc_value[7]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<7> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8>_INV_0  (
    .I(basesoc_value[8]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<8> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9>_INV_0  (
    .I(basesoc_value[9]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<9> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10>_INV_0  (
    .I(basesoc_value[10]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<10> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11>_INV_0  (
    .I(basesoc_value[11]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<11> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12>_INV_0  (
    .I(basesoc_value[12]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<12> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13>_INV_0  (
    .I(basesoc_value[13]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<13> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14>_INV_0  (
    .I(basesoc_value[14]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<14> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15>_INV_0  (
    .I(basesoc_value[15]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<15> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16>_INV_0  (
    .I(basesoc_value[16]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<16> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17>_INV_0  (
    .I(basesoc_value[17]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<17> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18>_INV_0  (
    .I(basesoc_value[18]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<18> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19>_INV_0  (
    .I(basesoc_value[19]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<19> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20>_INV_0  (
    .I(basesoc_value[20]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<20> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21>_INV_0  (
    .I(basesoc_value[21]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<21> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22>_INV_0  (
    .I(basesoc_value[22]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<22> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23>_INV_0  (
    .I(basesoc_value[23]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<23> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24>_INV_0  (
    .I(basesoc_value[24]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<24> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25>_INV_0  (
    .I(basesoc_value[25]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<25> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26>_INV_0  (
    .I(basesoc_value[26]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<26> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27>_INV_0  (
    .I(basesoc_value[27]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<27> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28>_INV_0  (
    .I(basesoc_value[28]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<28> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29>_INV_0  (
    .I(basesoc_value[29]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<29> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30>_INV_0  (
    .I(basesoc_value[30]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<30> )
  );
  INV   \Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31>_INV_0  (
    .I(basesoc_value[31]),
    .O(\Msub_basesoc_value[31]_GND_1_o_sub_1631_OUT_lut<31> )
  );
  INV   \Madd_n6113_lut<2>_INV_0  (
    .I(suart_phase_accumulator_tx[2]),
    .O(\Madd_n6113_lut[2] )
  );
  INV   \Madd_n6113_lut<4>_INV_0  (
    .I(suart_phase_accumulator_tx[4]),
    .O(\Madd_n6113_lut[4] )
  );
  INV   \Madd_n6113_lut<5>_INV_0  (
    .I(suart_phase_accumulator_tx[5]),
    .O(\Madd_n6113_lut[5] )
  );
  INV   \Madd_n6113_lut<7>_INV_0  (
    .I(suart_phase_accumulator_tx[7]),
    .O(\Madd_n6113_lut[7] )
  );
  INV   \Madd_n6113_lut<9>_INV_0  (
    .I(suart_phase_accumulator_tx[9]),
    .O(\Madd_n6113_lut[9] )
  );
  INV   \Madd_n6113_lut<10>_INV_0  (
    .I(suart_phase_accumulator_tx[10]),
    .O(\Madd_n6113_lut[10] )
  );
  INV   \Madd_n6113_lut<11>_INV_0  (
    .I(suart_phase_accumulator_tx[11]),
    .O(\Madd_n6113_lut[11] )
  );
  INV   \Madd_n6113_lut<12>_INV_0  (
    .I(suart_phase_accumulator_tx[12]),
    .O(\Madd_n6113_lut[12] )
  );
  INV   \Madd_n6113_lut<13>_INV_0  (
    .I(suart_phase_accumulator_tx[13]),
    .O(\Madd_n6113_lut[13] )
  );
  INV   \Madd_n6113_lut<14>_INV_0  (
    .I(suart_phase_accumulator_tx[14]),
    .O(\Madd_n6113_lut[14] )
  );
  INV   \Madd_n6113_lut<15>_INV_0  (
    .I(suart_phase_accumulator_tx[15]),
    .O(\Madd_n6113_lut[15] )
  );
  INV   \Madd_n6113_lut<17>_INV_0  (
    .I(suart_phase_accumulator_tx[17]),
    .O(\Madd_n6113_lut[17] )
  );
  INV   \Madd_n6113_lut<18>_INV_0  (
    .I(suart_phase_accumulator_tx[18]),
    .O(\Madd_n6113_lut[18] )
  );
  INV   \Madd_n6113_lut<20>_INV_0  (
    .I(suart_phase_accumulator_tx[20]),
    .O(\Madd_n6113_lut[20] )
  );
  INV   \Madd_n6113_lut<23>_INV_0  (
    .I(suart_phase_accumulator_tx[23]),
    .O(\Madd_n6113_lut[23] )
  );
  INV   \Madd_n6117_lut<2>_INV_0  (
    .I(suart_phase_accumulator_rx[2]),
    .O(\Madd_n6117_lut[2] )
  );
  INV   \Madd_n6117_lut<4>_INV_0  (
    .I(suart_phase_accumulator_rx[4]),
    .O(\Madd_n6117_lut[4] )
  );
  INV   \Madd_n6117_lut<5>_INV_0  (
    .I(suart_phase_accumulator_rx[5]),
    .O(\Madd_n6117_lut[5] )
  );
  INV   \Madd_n6117_lut<7>_INV_0  (
    .I(suart_phase_accumulator_rx[7]),
    .O(\Madd_n6117_lut[7] )
  );
  INV   \Madd_n6117_lut<9>_INV_0  (
    .I(suart_phase_accumulator_rx[9]),
    .O(\Madd_n6117_lut[9] )
  );
  INV   \Madd_n6117_lut<10>_INV_0  (
    .I(suart_phase_accumulator_rx[10]),
    .O(\Madd_n6117_lut[10] )
  );
  INV   \Madd_n6117_lut<11>_INV_0  (
    .I(suart_phase_accumulator_rx[11]),
    .O(\Madd_n6117_lut[11] )
  );
  INV   \Madd_n6117_lut<12>_INV_0  (
    .I(suart_phase_accumulator_rx[12]),
    .O(\Madd_n6117_lut[12] )
  );
  INV   \Madd_n6117_lut<13>_INV_0  (
    .I(suart_phase_accumulator_rx[13]),
    .O(\Madd_n6117_lut[13] )
  );
  INV   \Madd_n6117_lut<14>_INV_0  (
    .I(suart_phase_accumulator_rx[14]),
    .O(\Madd_n6117_lut[14] )
  );
  INV   \Madd_n6117_lut<15>_INV_0  (
    .I(suart_phase_accumulator_rx[15]),
    .O(\Madd_n6117_lut[15] )
  );
  INV   \Madd_n6117_lut<17>_INV_0  (
    .I(suart_phase_accumulator_rx[17]),
    .O(\Madd_n6117_lut[17] )
  );
  INV   \Madd_n6117_lut<18>_INV_0  (
    .I(suart_phase_accumulator_rx[18]),
    .O(\Madd_n6117_lut[18] )
  );
  INV   \Madd_n6117_lut<20>_INV_0  (
    .I(suart_phase_accumulator_rx[20]),
    .O(\Madd_n6117_lut[20] )
  );
  INV   \Madd_n6117_lut<23>_INV_0  (
    .I(suart_phase_accumulator_rx[23]),
    .O(\Madd_n6117_lut[23] )
  );
  INV   \Madd_n6189_lut<0>_INV_0  (
    .I(opsis_i2c_samp_carry_5606),
    .O(Madd_n6189_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \minerva_cpu/Madd_n1099_Madd_lut<0>_INV_0  (
    .I(\minerva_cpu/payload__pc$43 [0]),
    .O(\minerva_cpu/Madd_n1099_Madd_lut [0])
  );
  INV   \minerva_cpu/fetch/$1/Madd_n0042_Madd_lut<0>_INV_0  (
    .I(\minerva_cpu/payload__pc$34 [0]),
    .O(\minerva_cpu/fetch/$1/Madd_n0042_Madd_lut [0])
  );
  INV   front_panel_switches1_INV_0 (
    .I(front_panel_switches_inv),
    .O(front_panel_switches)
  );
  INV   half_rate_phy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(half_rate_phy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_1054_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_1054_o)
  );
  INV   phase_sel_INV_33_o1_INV_0 (
    .I(phase_sel_256),
    .O(phase_sel_INV_33_o)
  );
  INV   suart_rx_trigger1_INV_0 (
    .I(suart_rx_fifo_readable_2314),
    .O(suart_rx_trigger)
  );
  INV   half_rate_phy_drive_dq_n01_INV_0 (
    .I(half_rate_phy_drive_dq_n1_BRB0_9954),
    .O(half_rate_phy_drive_dq_n1)
  );
  INV   half_rate_phy_dqs_t_d11_INV_0 (
    .I(half_rate_phy_r_dfi_wrdata_en[5]),
    .O(half_rate_phy_dqs_t_d1)
  );
  INV   hdled1_INV_0 (
    .I(front_panel_leds_storage_full[0]),
    .O(hdled_OBUF_3780)
  );
  INV   pwled1_INV_0 (
    .I(front_panel_leds_storage_full[1]),
    .O(pwled_OBUF_3781)
  );
  INV   opsis_i2c_fx2_reset_storage_full_inv1_INV_0 (
    .I(opsis_i2c_fx2_reset_storage_full_2203),
    .O(opsis_i2c_fx2_reset_storage_full_inv)
  );
  INV   opsisi2c_storage_full_inv1_INV_0 (
    .I(opsisi2c_storage_full_2219),
    .O(opsisi2c_storage_full_inv)
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_2421),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_half_rate_phy_phase_half_xor<0>11_INV_0  (
    .I(half_rate_phy_phase_half_182),
    .O(Result)
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_suart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_tx_fifo_produce[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_suart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(suart_rx_fifo_produce[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_suart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_tx_fifo_consume[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_suart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(suart_rx_fifo_consume[0]),
    .O(\Result<0>9 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>14 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>15 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>16 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>19 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>23 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>24 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>25 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>26 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>29 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>30 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>31 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[0]),
    .O(\Result<0>32 )
  );
  INV   \Mmux_spiflash_counter[7]_GND_1_o_mux_1722_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[7]_GND_1_o_mux_1722_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>18 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>13 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>22 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>27 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>28 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>33 )
  );
  INV   \Mcount_suart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_tx_fifo_level0[0]),
    .O(\Result<0>7 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<3>_INV_0  (
    .I(basesoc_sdram_timer_count[3]),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  INV   \Mcount_suart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(suart_rx_fifo_level0[0]),
    .O(\Result<0>10 )
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOA<24>_UNCONNECTED , _n6512[23], _n6512[22], _n6512[21], _n6512[20], _n6512[19], _n6512[18]
, _n6512[17], _n6512[16], _n6512[15], _n6512[14], _n6512[13], _n6512[12], _n6512[11], _n6512[10], _n6512[9], _n6512[8], _n6512[7], _n6512[6], 
_n6512[5], _n6512[4], _n6512[3], _n6512[2], _n6512[1], _n6512[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_tag_mem_ADDRA<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPA<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_tag_mem_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem_WEB<0>_UNCONNECTED }),
    .DIA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_440_o1, Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], rhs_array_muxed44[29], 
rhs_array_muxed44[28], rhs_array_muxed44[27], rhs_array_muxed44[26], rhs_array_muxed44[25], rhs_array_muxed44[24], rhs_array_muxed44[23], 
rhs_array_muxed44[22], rhs_array_muxed44[21], rhs_array_muxed44[20], rhs_array_muxed44[19], rhs_array_muxed44[18], rhs_array_muxed44[17], 
rhs_array_muxed44[16], rhs_array_muxed44[15], rhs_array_muxed44[14], rhs_array_muxed44[13], rhs_array_muxed44[12], rhs_array_muxed44[11]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl3_4612, write_ctrl2_4611, write_ctrl1_4610, write_ctrl}),
    .DOA({N49, N48, N47, N46, N45, N44, N43, N42, N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, 
N21, N20, N19, N18}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_11_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_11_DIB<31>_UNCONNECTED , \NLW_Mram_mem_11_DIB<30>_UNCONNECTED , \NLW_Mram_mem_11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<28>_UNCONNECTED , \NLW_Mram_mem_11_DIB<27>_UNCONNECTED , \NLW_Mram_mem_11_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<25>_UNCONNECTED , \NLW_Mram_mem_11_DIB<24>_UNCONNECTED , \NLW_Mram_mem_11_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<22>_UNCONNECTED , \NLW_Mram_mem_11_DIB<21>_UNCONNECTED , \NLW_Mram_mem_11_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<19>_UNCONNECTED , \NLW_Mram_mem_11_DIB<18>_UNCONNECTED , \NLW_Mram_mem_11_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<16>_UNCONNECTED , \NLW_Mram_mem_11_DIB<15>_UNCONNECTED , \NLW_Mram_mem_11_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<13>_UNCONNECTED , \NLW_Mram_mem_11_DIB<12>_UNCONNECTED , \NLW_Mram_mem_11_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<10>_UNCONNECTED , \NLW_Mram_mem_11_DIB<9>_UNCONNECTED , \NLW_Mram_mem_11_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<7>_UNCONNECTED , \NLW_Mram_mem_11_DIB<6>_UNCONNECTED , \NLW_Mram_mem_11_DIB<5>_UNCONNECTED , \NLW_Mram_mem_11_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DIB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_11_DOB<31>_UNCONNECTED , \NLW_Mram_mem_11_DOB<30>_UNCONNECTED , \NLW_Mram_mem_11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<28>_UNCONNECTED , \NLW_Mram_mem_11_DOB<27>_UNCONNECTED , \NLW_Mram_mem_11_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<25>_UNCONNECTED , \NLW_Mram_mem_11_DOB<24>_UNCONNECTED , \NLW_Mram_mem_11_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<22>_UNCONNECTED , \NLW_Mram_mem_11_DOB<21>_UNCONNECTED , \NLW_Mram_mem_11_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<19>_UNCONNECTED , \NLW_Mram_mem_11_DOB<18>_UNCONNECTED , \NLW_Mram_mem_11_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<16>_UNCONNECTED , \NLW_Mram_mem_11_DOB<15>_UNCONNECTED , \NLW_Mram_mem_11_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<13>_UNCONNECTED , \NLW_Mram_mem_11_DOB<12>_UNCONNECTED , \NLW_Mram_mem_11_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<10>_UNCONNECTED , \NLW_Mram_mem_11_DOB<9>_UNCONNECTED , \NLW_Mram_mem_11_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<7>_UNCONNECTED , \NLW_Mram_mem_11_DOB<6>_UNCONNECTED , \NLW_Mram_mem_11_DOB<5>_UNCONNECTED , \NLW_Mram_mem_11_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_11_DOB<3>_UNCONNECTED , \NLW_Mram_mem_11_DOB<2>_UNCONNECTED , \NLW_Mram_mem_11_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_11_WEB<3>_UNCONNECTED , \NLW_Mram_mem_11_WEB<2>_UNCONNECTED , \NLW_Mram_mem_11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_11_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl7_4616, write_ctrl6_4615, write_ctrl5_4614, write_ctrl4_4613}),
    .DOA({N113, N112, N111, N110, N109, N108, N107, N106, N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, 
N88, N87, N86, N85, N84, N83, N82}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_12_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_12_DIB<31>_UNCONNECTED , \NLW_Mram_mem_12_DIB<30>_UNCONNECTED , \NLW_Mram_mem_12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<28>_UNCONNECTED , \NLW_Mram_mem_12_DIB<27>_UNCONNECTED , \NLW_Mram_mem_12_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<25>_UNCONNECTED , \NLW_Mram_mem_12_DIB<24>_UNCONNECTED , \NLW_Mram_mem_12_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<22>_UNCONNECTED , \NLW_Mram_mem_12_DIB<21>_UNCONNECTED , \NLW_Mram_mem_12_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<19>_UNCONNECTED , \NLW_Mram_mem_12_DIB<18>_UNCONNECTED , \NLW_Mram_mem_12_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<16>_UNCONNECTED , \NLW_Mram_mem_12_DIB<15>_UNCONNECTED , \NLW_Mram_mem_12_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<13>_UNCONNECTED , \NLW_Mram_mem_12_DIB<12>_UNCONNECTED , \NLW_Mram_mem_12_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<10>_UNCONNECTED , \NLW_Mram_mem_12_DIB<9>_UNCONNECTED , \NLW_Mram_mem_12_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<7>_UNCONNECTED , \NLW_Mram_mem_12_DIB<6>_UNCONNECTED , \NLW_Mram_mem_12_DIB<5>_UNCONNECTED , \NLW_Mram_mem_12_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DIB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_12_DOB<31>_UNCONNECTED , \NLW_Mram_mem_12_DOB<30>_UNCONNECTED , \NLW_Mram_mem_12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<28>_UNCONNECTED , \NLW_Mram_mem_12_DOB<27>_UNCONNECTED , \NLW_Mram_mem_12_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<25>_UNCONNECTED , \NLW_Mram_mem_12_DOB<24>_UNCONNECTED , \NLW_Mram_mem_12_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<22>_UNCONNECTED , \NLW_Mram_mem_12_DOB<21>_UNCONNECTED , \NLW_Mram_mem_12_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<19>_UNCONNECTED , \NLW_Mram_mem_12_DOB<18>_UNCONNECTED , \NLW_Mram_mem_12_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<16>_UNCONNECTED , \NLW_Mram_mem_12_DOB<15>_UNCONNECTED , \NLW_Mram_mem_12_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<13>_UNCONNECTED , \NLW_Mram_mem_12_DOB<12>_UNCONNECTED , \NLW_Mram_mem_12_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<10>_UNCONNECTED , \NLW_Mram_mem_12_DOB<9>_UNCONNECTED , \NLW_Mram_mem_12_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<7>_UNCONNECTED , \NLW_Mram_mem_12_DOB<6>_UNCONNECTED , \NLW_Mram_mem_12_DOB<5>_UNCONNECTED , \NLW_Mram_mem_12_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_12_DOB<3>_UNCONNECTED , \NLW_Mram_mem_12_DOB<2>_UNCONNECTED , \NLW_Mram_mem_12_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_12_WEB<3>_UNCONNECTED , \NLW_Mram_mem_12_WEB<2>_UNCONNECTED , \NLW_Mram_mem_12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_12_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl11_4620, write_ctrl10_4619, write_ctrl9_4618, write_ctrl8_4617}),
    .DOA({N177, N176, N175, N174, N173, N172, N171, N170, N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, 
N154, N153, N152, N151, N150, N149, N148, N147, N146}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_13_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_13_DIB<31>_UNCONNECTED , \NLW_Mram_mem_13_DIB<30>_UNCONNECTED , \NLW_Mram_mem_13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<28>_UNCONNECTED , \NLW_Mram_mem_13_DIB<27>_UNCONNECTED , \NLW_Mram_mem_13_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<25>_UNCONNECTED , \NLW_Mram_mem_13_DIB<24>_UNCONNECTED , \NLW_Mram_mem_13_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<22>_UNCONNECTED , \NLW_Mram_mem_13_DIB<21>_UNCONNECTED , \NLW_Mram_mem_13_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<19>_UNCONNECTED , \NLW_Mram_mem_13_DIB<18>_UNCONNECTED , \NLW_Mram_mem_13_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<16>_UNCONNECTED , \NLW_Mram_mem_13_DIB<15>_UNCONNECTED , \NLW_Mram_mem_13_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<13>_UNCONNECTED , \NLW_Mram_mem_13_DIB<12>_UNCONNECTED , \NLW_Mram_mem_13_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<10>_UNCONNECTED , \NLW_Mram_mem_13_DIB<9>_UNCONNECTED , \NLW_Mram_mem_13_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<7>_UNCONNECTED , \NLW_Mram_mem_13_DIB<6>_UNCONNECTED , \NLW_Mram_mem_13_DIB<5>_UNCONNECTED , \NLW_Mram_mem_13_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DIB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_13_DOB<31>_UNCONNECTED , \NLW_Mram_mem_13_DOB<30>_UNCONNECTED , \NLW_Mram_mem_13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<28>_UNCONNECTED , \NLW_Mram_mem_13_DOB<27>_UNCONNECTED , \NLW_Mram_mem_13_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<25>_UNCONNECTED , \NLW_Mram_mem_13_DOB<24>_UNCONNECTED , \NLW_Mram_mem_13_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<22>_UNCONNECTED , \NLW_Mram_mem_13_DOB<21>_UNCONNECTED , \NLW_Mram_mem_13_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<19>_UNCONNECTED , \NLW_Mram_mem_13_DOB<18>_UNCONNECTED , \NLW_Mram_mem_13_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<16>_UNCONNECTED , \NLW_Mram_mem_13_DOB<15>_UNCONNECTED , \NLW_Mram_mem_13_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<13>_UNCONNECTED , \NLW_Mram_mem_13_DOB<12>_UNCONNECTED , \NLW_Mram_mem_13_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<10>_UNCONNECTED , \NLW_Mram_mem_13_DOB<9>_UNCONNECTED , \NLW_Mram_mem_13_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<7>_UNCONNECTED , \NLW_Mram_mem_13_DOB<6>_UNCONNECTED , \NLW_Mram_mem_13_DOB<5>_UNCONNECTED , \NLW_Mram_mem_13_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_13_DOB<3>_UNCONNECTED , \NLW_Mram_mem_13_DOB<2>_UNCONNECTED , \NLW_Mram_mem_13_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_13_WEB<3>_UNCONNECTED , \NLW_Mram_mem_13_WEB<2>_UNCONNECTED , \NLW_Mram_mem_13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_13_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl15_4624, write_ctrl14_4623, write_ctrl13_4622, write_ctrl12_4621}),
    .DOA({N241, N240, N239, N238, N237, N236, N235, N234, N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, 
N218, N217, N216, N215, N214, N213, N212, N211, N210}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_14_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_14_DIB<31>_UNCONNECTED , \NLW_Mram_mem_14_DIB<30>_UNCONNECTED , \NLW_Mram_mem_14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<28>_UNCONNECTED , \NLW_Mram_mem_14_DIB<27>_UNCONNECTED , \NLW_Mram_mem_14_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<25>_UNCONNECTED , \NLW_Mram_mem_14_DIB<24>_UNCONNECTED , \NLW_Mram_mem_14_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<22>_UNCONNECTED , \NLW_Mram_mem_14_DIB<21>_UNCONNECTED , \NLW_Mram_mem_14_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<19>_UNCONNECTED , \NLW_Mram_mem_14_DIB<18>_UNCONNECTED , \NLW_Mram_mem_14_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<16>_UNCONNECTED , \NLW_Mram_mem_14_DIB<15>_UNCONNECTED , \NLW_Mram_mem_14_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<13>_UNCONNECTED , \NLW_Mram_mem_14_DIB<12>_UNCONNECTED , \NLW_Mram_mem_14_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<10>_UNCONNECTED , \NLW_Mram_mem_14_DIB<9>_UNCONNECTED , \NLW_Mram_mem_14_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<7>_UNCONNECTED , \NLW_Mram_mem_14_DIB<6>_UNCONNECTED , \NLW_Mram_mem_14_DIB<5>_UNCONNECTED , \NLW_Mram_mem_14_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DIB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_14_DOB<31>_UNCONNECTED , \NLW_Mram_mem_14_DOB<30>_UNCONNECTED , \NLW_Mram_mem_14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<28>_UNCONNECTED , \NLW_Mram_mem_14_DOB<27>_UNCONNECTED , \NLW_Mram_mem_14_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<25>_UNCONNECTED , \NLW_Mram_mem_14_DOB<24>_UNCONNECTED , \NLW_Mram_mem_14_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<22>_UNCONNECTED , \NLW_Mram_mem_14_DOB<21>_UNCONNECTED , \NLW_Mram_mem_14_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<19>_UNCONNECTED , \NLW_Mram_mem_14_DOB<18>_UNCONNECTED , \NLW_Mram_mem_14_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<16>_UNCONNECTED , \NLW_Mram_mem_14_DOB<15>_UNCONNECTED , \NLW_Mram_mem_14_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<13>_UNCONNECTED , \NLW_Mram_mem_14_DOB<12>_UNCONNECTED , \NLW_Mram_mem_14_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<10>_UNCONNECTED , \NLW_Mram_mem_14_DOB<9>_UNCONNECTED , \NLW_Mram_mem_14_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<7>_UNCONNECTED , \NLW_Mram_mem_14_DOB<6>_UNCONNECTED , \NLW_Mram_mem_14_DOB<5>_UNCONNECTED , \NLW_Mram_mem_14_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_14_DOB<3>_UNCONNECTED , \NLW_Mram_mem_14_DOB<2>_UNCONNECTED , \NLW_Mram_mem_14_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_14_WEB<3>_UNCONNECTED , \NLW_Mram_mem_14_WEB<2>_UNCONNECTED , \NLW_Mram_mem_14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_14_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl19_4628, write_ctrl18_4627, write_ctrl17_4626, write_ctrl16_4625}),
    .DOA({N305, N304, N303, N302, N301, N300, N299, N298, N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, 
N282, N281, N280, N279, N278, N277, N276, N275, N274}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_15_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_15_DIB<31>_UNCONNECTED , \NLW_Mram_mem_15_DIB<30>_UNCONNECTED , \NLW_Mram_mem_15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<28>_UNCONNECTED , \NLW_Mram_mem_15_DIB<27>_UNCONNECTED , \NLW_Mram_mem_15_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<25>_UNCONNECTED , \NLW_Mram_mem_15_DIB<24>_UNCONNECTED , \NLW_Mram_mem_15_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<22>_UNCONNECTED , \NLW_Mram_mem_15_DIB<21>_UNCONNECTED , \NLW_Mram_mem_15_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<19>_UNCONNECTED , \NLW_Mram_mem_15_DIB<18>_UNCONNECTED , \NLW_Mram_mem_15_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<16>_UNCONNECTED , \NLW_Mram_mem_15_DIB<15>_UNCONNECTED , \NLW_Mram_mem_15_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<13>_UNCONNECTED , \NLW_Mram_mem_15_DIB<12>_UNCONNECTED , \NLW_Mram_mem_15_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<10>_UNCONNECTED , \NLW_Mram_mem_15_DIB<9>_UNCONNECTED , \NLW_Mram_mem_15_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<7>_UNCONNECTED , \NLW_Mram_mem_15_DIB<6>_UNCONNECTED , \NLW_Mram_mem_15_DIB<5>_UNCONNECTED , \NLW_Mram_mem_15_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DIB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_15_DOB<31>_UNCONNECTED , \NLW_Mram_mem_15_DOB<30>_UNCONNECTED , \NLW_Mram_mem_15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<28>_UNCONNECTED , \NLW_Mram_mem_15_DOB<27>_UNCONNECTED , \NLW_Mram_mem_15_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<25>_UNCONNECTED , \NLW_Mram_mem_15_DOB<24>_UNCONNECTED , \NLW_Mram_mem_15_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<22>_UNCONNECTED , \NLW_Mram_mem_15_DOB<21>_UNCONNECTED , \NLW_Mram_mem_15_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<19>_UNCONNECTED , \NLW_Mram_mem_15_DOB<18>_UNCONNECTED , \NLW_Mram_mem_15_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<16>_UNCONNECTED , \NLW_Mram_mem_15_DOB<15>_UNCONNECTED , \NLW_Mram_mem_15_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<13>_UNCONNECTED , \NLW_Mram_mem_15_DOB<12>_UNCONNECTED , \NLW_Mram_mem_15_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<10>_UNCONNECTED , \NLW_Mram_mem_15_DOB<9>_UNCONNECTED , \NLW_Mram_mem_15_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<7>_UNCONNECTED , \NLW_Mram_mem_15_DOB<6>_UNCONNECTED , \NLW_Mram_mem_15_DOB<5>_UNCONNECTED , \NLW_Mram_mem_15_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_15_DOB<3>_UNCONNECTED , \NLW_Mram_mem_15_DOB<2>_UNCONNECTED , \NLW_Mram_mem_15_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_15_WEB<3>_UNCONNECTED , \NLW_Mram_mem_15_WEB<2>_UNCONNECTED , \NLW_Mram_mem_15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_15_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_18 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_18_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_18_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_18_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_18_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl31_4640, write_ctrl30_4639, write_ctrl29_4638, write_ctrl28_4637}),
    .DOA({N497, N496, N495, N494, N493, N492, N491, N490, N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, 
N474, N473, N472, N471, N470, N469, N468, N467, N466}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_18_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_18_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_18_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_18_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_18_DIB<31>_UNCONNECTED , \NLW_Mram_mem_18_DIB<30>_UNCONNECTED , \NLW_Mram_mem_18_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<28>_UNCONNECTED , \NLW_Mram_mem_18_DIB<27>_UNCONNECTED , \NLW_Mram_mem_18_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<25>_UNCONNECTED , \NLW_Mram_mem_18_DIB<24>_UNCONNECTED , \NLW_Mram_mem_18_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<22>_UNCONNECTED , \NLW_Mram_mem_18_DIB<21>_UNCONNECTED , \NLW_Mram_mem_18_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<19>_UNCONNECTED , \NLW_Mram_mem_18_DIB<18>_UNCONNECTED , \NLW_Mram_mem_18_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<16>_UNCONNECTED , \NLW_Mram_mem_18_DIB<15>_UNCONNECTED , \NLW_Mram_mem_18_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<13>_UNCONNECTED , \NLW_Mram_mem_18_DIB<12>_UNCONNECTED , \NLW_Mram_mem_18_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<10>_UNCONNECTED , \NLW_Mram_mem_18_DIB<9>_UNCONNECTED , \NLW_Mram_mem_18_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<7>_UNCONNECTED , \NLW_Mram_mem_18_DIB<6>_UNCONNECTED , \NLW_Mram_mem_18_DIB<5>_UNCONNECTED , \NLW_Mram_mem_18_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DIB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_18_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_18_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_18_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_18_DOB<31>_UNCONNECTED , \NLW_Mram_mem_18_DOB<30>_UNCONNECTED , \NLW_Mram_mem_18_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<28>_UNCONNECTED , \NLW_Mram_mem_18_DOB<27>_UNCONNECTED , \NLW_Mram_mem_18_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<25>_UNCONNECTED , \NLW_Mram_mem_18_DOB<24>_UNCONNECTED , \NLW_Mram_mem_18_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<22>_UNCONNECTED , \NLW_Mram_mem_18_DOB<21>_UNCONNECTED , \NLW_Mram_mem_18_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<19>_UNCONNECTED , \NLW_Mram_mem_18_DOB<18>_UNCONNECTED , \NLW_Mram_mem_18_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<16>_UNCONNECTED , \NLW_Mram_mem_18_DOB<15>_UNCONNECTED , \NLW_Mram_mem_18_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<13>_UNCONNECTED , \NLW_Mram_mem_18_DOB<12>_UNCONNECTED , \NLW_Mram_mem_18_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<10>_UNCONNECTED , \NLW_Mram_mem_18_DOB<9>_UNCONNECTED , \NLW_Mram_mem_18_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<7>_UNCONNECTED , \NLW_Mram_mem_18_DOB<6>_UNCONNECTED , \NLW_Mram_mem_18_DOB<5>_UNCONNECTED , \NLW_Mram_mem_18_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_18_DOB<3>_UNCONNECTED , \NLW_Mram_mem_18_DOB<2>_UNCONNECTED , \NLW_Mram_mem_18_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_18_WEB<3>_UNCONNECTED , \NLW_Mram_mem_18_WEB<2>_UNCONNECTED , \NLW_Mram_mem_18_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_18_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl23_4632, write_ctrl22_4631, write_ctrl21_4630, write_ctrl20_4629}),
    .DOA({N369, N368, N367, N366, N365, N364, N363, N362, N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, 
N346, N345, N344, N343, N342, N341, N340, N339, N338}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_16_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_16_DIB<31>_UNCONNECTED , \NLW_Mram_mem_16_DIB<30>_UNCONNECTED , \NLW_Mram_mem_16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<28>_UNCONNECTED , \NLW_Mram_mem_16_DIB<27>_UNCONNECTED , \NLW_Mram_mem_16_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<25>_UNCONNECTED , \NLW_Mram_mem_16_DIB<24>_UNCONNECTED , \NLW_Mram_mem_16_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<22>_UNCONNECTED , \NLW_Mram_mem_16_DIB<21>_UNCONNECTED , \NLW_Mram_mem_16_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<19>_UNCONNECTED , \NLW_Mram_mem_16_DIB<18>_UNCONNECTED , \NLW_Mram_mem_16_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<16>_UNCONNECTED , \NLW_Mram_mem_16_DIB<15>_UNCONNECTED , \NLW_Mram_mem_16_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<13>_UNCONNECTED , \NLW_Mram_mem_16_DIB<12>_UNCONNECTED , \NLW_Mram_mem_16_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<10>_UNCONNECTED , \NLW_Mram_mem_16_DIB<9>_UNCONNECTED , \NLW_Mram_mem_16_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<7>_UNCONNECTED , \NLW_Mram_mem_16_DIB<6>_UNCONNECTED , \NLW_Mram_mem_16_DIB<5>_UNCONNECTED , \NLW_Mram_mem_16_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DIB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_16_DOB<31>_UNCONNECTED , \NLW_Mram_mem_16_DOB<30>_UNCONNECTED , \NLW_Mram_mem_16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<28>_UNCONNECTED , \NLW_Mram_mem_16_DOB<27>_UNCONNECTED , \NLW_Mram_mem_16_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<25>_UNCONNECTED , \NLW_Mram_mem_16_DOB<24>_UNCONNECTED , \NLW_Mram_mem_16_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<22>_UNCONNECTED , \NLW_Mram_mem_16_DOB<21>_UNCONNECTED , \NLW_Mram_mem_16_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<19>_UNCONNECTED , \NLW_Mram_mem_16_DOB<18>_UNCONNECTED , \NLW_Mram_mem_16_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<16>_UNCONNECTED , \NLW_Mram_mem_16_DOB<15>_UNCONNECTED , \NLW_Mram_mem_16_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<13>_UNCONNECTED , \NLW_Mram_mem_16_DOB<12>_UNCONNECTED , \NLW_Mram_mem_16_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<10>_UNCONNECTED , \NLW_Mram_mem_16_DOB<9>_UNCONNECTED , \NLW_Mram_mem_16_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<7>_UNCONNECTED , \NLW_Mram_mem_16_DOB<6>_UNCONNECTED , \NLW_Mram_mem_16_DOB<5>_UNCONNECTED , \NLW_Mram_mem_16_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_16_DOB<3>_UNCONNECTED , \NLW_Mram_mem_16_DOB<2>_UNCONNECTED , \NLW_Mram_mem_16_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_16_WEB<3>_UNCONNECTED , \NLW_Mram_mem_16_WEB<2>_UNCONNECTED , \NLW_Mram_mem_16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_16_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_17 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_17_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_17_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_17_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_17_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl27_4636, write_ctrl26_4635, write_ctrl25_4634, write_ctrl24_4633}),
    .DOA({N433, N432, N431, N430, N429, N428, N427, N426, N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, 
N410, N409, N408, N407, N406, N405, N404, N403, N402}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_17_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_17_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_17_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_17_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_17_DIB<31>_UNCONNECTED , \NLW_Mram_mem_17_DIB<30>_UNCONNECTED , \NLW_Mram_mem_17_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<28>_UNCONNECTED , \NLW_Mram_mem_17_DIB<27>_UNCONNECTED , \NLW_Mram_mem_17_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<25>_UNCONNECTED , \NLW_Mram_mem_17_DIB<24>_UNCONNECTED , \NLW_Mram_mem_17_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<22>_UNCONNECTED , \NLW_Mram_mem_17_DIB<21>_UNCONNECTED , \NLW_Mram_mem_17_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<19>_UNCONNECTED , \NLW_Mram_mem_17_DIB<18>_UNCONNECTED , \NLW_Mram_mem_17_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<16>_UNCONNECTED , \NLW_Mram_mem_17_DIB<15>_UNCONNECTED , \NLW_Mram_mem_17_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<13>_UNCONNECTED , \NLW_Mram_mem_17_DIB<12>_UNCONNECTED , \NLW_Mram_mem_17_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<10>_UNCONNECTED , \NLW_Mram_mem_17_DIB<9>_UNCONNECTED , \NLW_Mram_mem_17_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<7>_UNCONNECTED , \NLW_Mram_mem_17_DIB<6>_UNCONNECTED , \NLW_Mram_mem_17_DIB<5>_UNCONNECTED , \NLW_Mram_mem_17_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DIB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_17_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_17_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_17_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_17_DOB<31>_UNCONNECTED , \NLW_Mram_mem_17_DOB<30>_UNCONNECTED , \NLW_Mram_mem_17_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<28>_UNCONNECTED , \NLW_Mram_mem_17_DOB<27>_UNCONNECTED , \NLW_Mram_mem_17_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<25>_UNCONNECTED , \NLW_Mram_mem_17_DOB<24>_UNCONNECTED , \NLW_Mram_mem_17_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<22>_UNCONNECTED , \NLW_Mram_mem_17_DOB<21>_UNCONNECTED , \NLW_Mram_mem_17_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<19>_UNCONNECTED , \NLW_Mram_mem_17_DOB<18>_UNCONNECTED , \NLW_Mram_mem_17_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<16>_UNCONNECTED , \NLW_Mram_mem_17_DOB<15>_UNCONNECTED , \NLW_Mram_mem_17_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<13>_UNCONNECTED , \NLW_Mram_mem_17_DOB<12>_UNCONNECTED , \NLW_Mram_mem_17_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<10>_UNCONNECTED , \NLW_Mram_mem_17_DOB<9>_UNCONNECTED , \NLW_Mram_mem_17_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<7>_UNCONNECTED , \NLW_Mram_mem_17_DOB<6>_UNCONNECTED , \NLW_Mram_mem_17_DOB<5>_UNCONNECTED , \NLW_Mram_mem_17_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_17_DOB<3>_UNCONNECTED , \NLW_Mram_mem_17_DOB<2>_UNCONNECTED , \NLW_Mram_mem_17_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_17_WEB<3>_UNCONNECTED , \NLW_Mram_mem_17_WEB<2>_UNCONNECTED , \NLW_Mram_mem_17_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_17_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_19 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_19_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_19_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_19_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_19_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl35_4644, write_ctrl34_4643, write_ctrl33_4642, write_ctrl32_4641}),
    .DOA({N561, N560, N559, N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, 
N538, N537, N536, N535, N534, N533, N532, N531, N530}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_19_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_19_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_19_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_19_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_19_DIB<31>_UNCONNECTED , \NLW_Mram_mem_19_DIB<30>_UNCONNECTED , \NLW_Mram_mem_19_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<28>_UNCONNECTED , \NLW_Mram_mem_19_DIB<27>_UNCONNECTED , \NLW_Mram_mem_19_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<25>_UNCONNECTED , \NLW_Mram_mem_19_DIB<24>_UNCONNECTED , \NLW_Mram_mem_19_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<22>_UNCONNECTED , \NLW_Mram_mem_19_DIB<21>_UNCONNECTED , \NLW_Mram_mem_19_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<19>_UNCONNECTED , \NLW_Mram_mem_19_DIB<18>_UNCONNECTED , \NLW_Mram_mem_19_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<16>_UNCONNECTED , \NLW_Mram_mem_19_DIB<15>_UNCONNECTED , \NLW_Mram_mem_19_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<13>_UNCONNECTED , \NLW_Mram_mem_19_DIB<12>_UNCONNECTED , \NLW_Mram_mem_19_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<10>_UNCONNECTED , \NLW_Mram_mem_19_DIB<9>_UNCONNECTED , \NLW_Mram_mem_19_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<7>_UNCONNECTED , \NLW_Mram_mem_19_DIB<6>_UNCONNECTED , \NLW_Mram_mem_19_DIB<5>_UNCONNECTED , \NLW_Mram_mem_19_DIB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DIB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_19_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_19_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_19_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_19_DOB<31>_UNCONNECTED , \NLW_Mram_mem_19_DOB<30>_UNCONNECTED , \NLW_Mram_mem_19_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<28>_UNCONNECTED , \NLW_Mram_mem_19_DOB<27>_UNCONNECTED , \NLW_Mram_mem_19_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<25>_UNCONNECTED , \NLW_Mram_mem_19_DOB<24>_UNCONNECTED , \NLW_Mram_mem_19_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<22>_UNCONNECTED , \NLW_Mram_mem_19_DOB<21>_UNCONNECTED , \NLW_Mram_mem_19_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<19>_UNCONNECTED , \NLW_Mram_mem_19_DOB<18>_UNCONNECTED , \NLW_Mram_mem_19_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<16>_UNCONNECTED , \NLW_Mram_mem_19_DOB<15>_UNCONNECTED , \NLW_Mram_mem_19_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<13>_UNCONNECTED , \NLW_Mram_mem_19_DOB<12>_UNCONNECTED , \NLW_Mram_mem_19_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<10>_UNCONNECTED , \NLW_Mram_mem_19_DOB<9>_UNCONNECTED , \NLW_Mram_mem_19_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<7>_UNCONNECTED , \NLW_Mram_mem_19_DOB<6>_UNCONNECTED , \NLW_Mram_mem_19_DOB<5>_UNCONNECTED , \NLW_Mram_mem_19_DOB<4>_UNCONNECTED 
, \NLW_Mram_mem_19_DOB<3>_UNCONNECTED , \NLW_Mram_mem_19_DOB<2>_UNCONNECTED , \NLW_Mram_mem_19_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_19_WEB<3>_UNCONNECTED , \NLW_Mram_mem_19_WEB<2>_UNCONNECTED , \NLW_Mram_mem_19_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_19_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_110 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_110_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_110_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_110_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_110_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl39_4648, write_ctrl38_4647, write_ctrl37_4646, write_ctrl36_4645}),
    .DOA({N625, N624, N623, N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, 
N602, N601, N600, N599, N598, N597, N596, N595, N594}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_110_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_110_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_110_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_110_DIB<31>_UNCONNECTED , \NLW_Mram_mem_110_DIB<30>_UNCONNECTED , \NLW_Mram_mem_110_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<28>_UNCONNECTED , \NLW_Mram_mem_110_DIB<27>_UNCONNECTED , \NLW_Mram_mem_110_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<25>_UNCONNECTED , \NLW_Mram_mem_110_DIB<24>_UNCONNECTED , \NLW_Mram_mem_110_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<22>_UNCONNECTED , \NLW_Mram_mem_110_DIB<21>_UNCONNECTED , \NLW_Mram_mem_110_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<19>_UNCONNECTED , \NLW_Mram_mem_110_DIB<18>_UNCONNECTED , \NLW_Mram_mem_110_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<16>_UNCONNECTED , \NLW_Mram_mem_110_DIB<15>_UNCONNECTED , \NLW_Mram_mem_110_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<13>_UNCONNECTED , \NLW_Mram_mem_110_DIB<12>_UNCONNECTED , \NLW_Mram_mem_110_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<10>_UNCONNECTED , \NLW_Mram_mem_110_DIB<9>_UNCONNECTED , \NLW_Mram_mem_110_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<7>_UNCONNECTED , \NLW_Mram_mem_110_DIB<6>_UNCONNECTED , \NLW_Mram_mem_110_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<4>_UNCONNECTED , \NLW_Mram_mem_110_DIB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DIB<1>_UNCONNECTED , \NLW_Mram_mem_110_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_110_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_110_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_110_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_110_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_110_DOB<31>_UNCONNECTED , \NLW_Mram_mem_110_DOB<30>_UNCONNECTED , \NLW_Mram_mem_110_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<28>_UNCONNECTED , \NLW_Mram_mem_110_DOB<27>_UNCONNECTED , \NLW_Mram_mem_110_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<25>_UNCONNECTED , \NLW_Mram_mem_110_DOB<24>_UNCONNECTED , \NLW_Mram_mem_110_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<22>_UNCONNECTED , \NLW_Mram_mem_110_DOB<21>_UNCONNECTED , \NLW_Mram_mem_110_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<19>_UNCONNECTED , \NLW_Mram_mem_110_DOB<18>_UNCONNECTED , \NLW_Mram_mem_110_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<16>_UNCONNECTED , \NLW_Mram_mem_110_DOB<15>_UNCONNECTED , \NLW_Mram_mem_110_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<13>_UNCONNECTED , \NLW_Mram_mem_110_DOB<12>_UNCONNECTED , \NLW_Mram_mem_110_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<10>_UNCONNECTED , \NLW_Mram_mem_110_DOB<9>_UNCONNECTED , \NLW_Mram_mem_110_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<7>_UNCONNECTED , \NLW_Mram_mem_110_DOB<6>_UNCONNECTED , \NLW_Mram_mem_110_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<4>_UNCONNECTED , \NLW_Mram_mem_110_DOB<3>_UNCONNECTED , \NLW_Mram_mem_110_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_110_DOB<1>_UNCONNECTED , \NLW_Mram_mem_110_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_110_WEB<3>_UNCONNECTED , \NLW_Mram_mem_110_WEB<2>_UNCONNECTED , \NLW_Mram_mem_110_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_110_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_111 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_111_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_111_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_111_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_111_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl43_4652, write_ctrl42_4651, write_ctrl41_4650, write_ctrl40_4649}),
    .DOA({N689, N688, N687, N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, 
N666, N665, N664, N663, N662, N661, N660, N659, N658}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_111_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_111_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_111_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_111_DIB<31>_UNCONNECTED , \NLW_Mram_mem_111_DIB<30>_UNCONNECTED , \NLW_Mram_mem_111_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<28>_UNCONNECTED , \NLW_Mram_mem_111_DIB<27>_UNCONNECTED , \NLW_Mram_mem_111_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<25>_UNCONNECTED , \NLW_Mram_mem_111_DIB<24>_UNCONNECTED , \NLW_Mram_mem_111_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<22>_UNCONNECTED , \NLW_Mram_mem_111_DIB<21>_UNCONNECTED , \NLW_Mram_mem_111_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<19>_UNCONNECTED , \NLW_Mram_mem_111_DIB<18>_UNCONNECTED , \NLW_Mram_mem_111_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<16>_UNCONNECTED , \NLW_Mram_mem_111_DIB<15>_UNCONNECTED , \NLW_Mram_mem_111_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<13>_UNCONNECTED , \NLW_Mram_mem_111_DIB<12>_UNCONNECTED , \NLW_Mram_mem_111_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<10>_UNCONNECTED , \NLW_Mram_mem_111_DIB<9>_UNCONNECTED , \NLW_Mram_mem_111_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<7>_UNCONNECTED , \NLW_Mram_mem_111_DIB<6>_UNCONNECTED , \NLW_Mram_mem_111_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<4>_UNCONNECTED , \NLW_Mram_mem_111_DIB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DIB<1>_UNCONNECTED , \NLW_Mram_mem_111_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_111_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_111_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_111_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_111_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_111_DOB<31>_UNCONNECTED , \NLW_Mram_mem_111_DOB<30>_UNCONNECTED , \NLW_Mram_mem_111_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<28>_UNCONNECTED , \NLW_Mram_mem_111_DOB<27>_UNCONNECTED , \NLW_Mram_mem_111_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<25>_UNCONNECTED , \NLW_Mram_mem_111_DOB<24>_UNCONNECTED , \NLW_Mram_mem_111_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<22>_UNCONNECTED , \NLW_Mram_mem_111_DOB<21>_UNCONNECTED , \NLW_Mram_mem_111_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<19>_UNCONNECTED , \NLW_Mram_mem_111_DOB<18>_UNCONNECTED , \NLW_Mram_mem_111_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<16>_UNCONNECTED , \NLW_Mram_mem_111_DOB<15>_UNCONNECTED , \NLW_Mram_mem_111_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<13>_UNCONNECTED , \NLW_Mram_mem_111_DOB<12>_UNCONNECTED , \NLW_Mram_mem_111_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<10>_UNCONNECTED , \NLW_Mram_mem_111_DOB<9>_UNCONNECTED , \NLW_Mram_mem_111_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<7>_UNCONNECTED , \NLW_Mram_mem_111_DOB<6>_UNCONNECTED , \NLW_Mram_mem_111_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<4>_UNCONNECTED , \NLW_Mram_mem_111_DOB<3>_UNCONNECTED , \NLW_Mram_mem_111_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_111_DOB<1>_UNCONNECTED , \NLW_Mram_mem_111_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_111_WEB<3>_UNCONNECTED , \NLW_Mram_mem_111_WEB<2>_UNCONNECTED , \NLW_Mram_mem_111_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_111_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_112 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_112_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_112_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_112_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_112_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl47_4656, write_ctrl46_4655, write_ctrl45_4654, write_ctrl44_4653}),
    .DOA({N753, N752, N751, N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, 
N730, N729, N728, N727, N726, N725, N724, N723, N722}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_112_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_112_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_112_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_112_DIB<31>_UNCONNECTED , \NLW_Mram_mem_112_DIB<30>_UNCONNECTED , \NLW_Mram_mem_112_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<28>_UNCONNECTED , \NLW_Mram_mem_112_DIB<27>_UNCONNECTED , \NLW_Mram_mem_112_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<25>_UNCONNECTED , \NLW_Mram_mem_112_DIB<24>_UNCONNECTED , \NLW_Mram_mem_112_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<22>_UNCONNECTED , \NLW_Mram_mem_112_DIB<21>_UNCONNECTED , \NLW_Mram_mem_112_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<19>_UNCONNECTED , \NLW_Mram_mem_112_DIB<18>_UNCONNECTED , \NLW_Mram_mem_112_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<16>_UNCONNECTED , \NLW_Mram_mem_112_DIB<15>_UNCONNECTED , \NLW_Mram_mem_112_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<13>_UNCONNECTED , \NLW_Mram_mem_112_DIB<12>_UNCONNECTED , \NLW_Mram_mem_112_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<10>_UNCONNECTED , \NLW_Mram_mem_112_DIB<9>_UNCONNECTED , \NLW_Mram_mem_112_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<7>_UNCONNECTED , \NLW_Mram_mem_112_DIB<6>_UNCONNECTED , \NLW_Mram_mem_112_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<4>_UNCONNECTED , \NLW_Mram_mem_112_DIB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DIB<1>_UNCONNECTED , \NLW_Mram_mem_112_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_112_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_112_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_112_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_112_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_112_DOB<31>_UNCONNECTED , \NLW_Mram_mem_112_DOB<30>_UNCONNECTED , \NLW_Mram_mem_112_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<28>_UNCONNECTED , \NLW_Mram_mem_112_DOB<27>_UNCONNECTED , \NLW_Mram_mem_112_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<25>_UNCONNECTED , \NLW_Mram_mem_112_DOB<24>_UNCONNECTED , \NLW_Mram_mem_112_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<22>_UNCONNECTED , \NLW_Mram_mem_112_DOB<21>_UNCONNECTED , \NLW_Mram_mem_112_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<19>_UNCONNECTED , \NLW_Mram_mem_112_DOB<18>_UNCONNECTED , \NLW_Mram_mem_112_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<16>_UNCONNECTED , \NLW_Mram_mem_112_DOB<15>_UNCONNECTED , \NLW_Mram_mem_112_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<13>_UNCONNECTED , \NLW_Mram_mem_112_DOB<12>_UNCONNECTED , \NLW_Mram_mem_112_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<10>_UNCONNECTED , \NLW_Mram_mem_112_DOB<9>_UNCONNECTED , \NLW_Mram_mem_112_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<7>_UNCONNECTED , \NLW_Mram_mem_112_DOB<6>_UNCONNECTED , \NLW_Mram_mem_112_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<4>_UNCONNECTED , \NLW_Mram_mem_112_DOB<3>_UNCONNECTED , \NLW_Mram_mem_112_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_112_DOB<1>_UNCONNECTED , \NLW_Mram_mem_112_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_112_WEB<3>_UNCONNECTED , \NLW_Mram_mem_112_WEB<2>_UNCONNECTED , \NLW_Mram_mem_112_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_112_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_113 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_113_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_113_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_113_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_113_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl51_4660, write_ctrl50_4659, write_ctrl49_4658, write_ctrl48_4657}),
    .DOA({N817, N816, N815, N814, N813, N812, N811, N810, N809, N808, N807, N806, N805, N804, N803, N802, N801, N800, N799, N798, N797, N796, N795, 
N794, N793, N792, N791, N790, N789, N788, N787, N786}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_113_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_113_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_113_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_113_DIB<31>_UNCONNECTED , \NLW_Mram_mem_113_DIB<30>_UNCONNECTED , \NLW_Mram_mem_113_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<28>_UNCONNECTED , \NLW_Mram_mem_113_DIB<27>_UNCONNECTED , \NLW_Mram_mem_113_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<25>_UNCONNECTED , \NLW_Mram_mem_113_DIB<24>_UNCONNECTED , \NLW_Mram_mem_113_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<22>_UNCONNECTED , \NLW_Mram_mem_113_DIB<21>_UNCONNECTED , \NLW_Mram_mem_113_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<19>_UNCONNECTED , \NLW_Mram_mem_113_DIB<18>_UNCONNECTED , \NLW_Mram_mem_113_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<16>_UNCONNECTED , \NLW_Mram_mem_113_DIB<15>_UNCONNECTED , \NLW_Mram_mem_113_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<13>_UNCONNECTED , \NLW_Mram_mem_113_DIB<12>_UNCONNECTED , \NLW_Mram_mem_113_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<10>_UNCONNECTED , \NLW_Mram_mem_113_DIB<9>_UNCONNECTED , \NLW_Mram_mem_113_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<7>_UNCONNECTED , \NLW_Mram_mem_113_DIB<6>_UNCONNECTED , \NLW_Mram_mem_113_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<4>_UNCONNECTED , \NLW_Mram_mem_113_DIB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DIB<1>_UNCONNECTED , \NLW_Mram_mem_113_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_113_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_113_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_113_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_113_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_113_DOB<31>_UNCONNECTED , \NLW_Mram_mem_113_DOB<30>_UNCONNECTED , \NLW_Mram_mem_113_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<28>_UNCONNECTED , \NLW_Mram_mem_113_DOB<27>_UNCONNECTED , \NLW_Mram_mem_113_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<25>_UNCONNECTED , \NLW_Mram_mem_113_DOB<24>_UNCONNECTED , \NLW_Mram_mem_113_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<22>_UNCONNECTED , \NLW_Mram_mem_113_DOB<21>_UNCONNECTED , \NLW_Mram_mem_113_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<19>_UNCONNECTED , \NLW_Mram_mem_113_DOB<18>_UNCONNECTED , \NLW_Mram_mem_113_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<16>_UNCONNECTED , \NLW_Mram_mem_113_DOB<15>_UNCONNECTED , \NLW_Mram_mem_113_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<13>_UNCONNECTED , \NLW_Mram_mem_113_DOB<12>_UNCONNECTED , \NLW_Mram_mem_113_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<10>_UNCONNECTED , \NLW_Mram_mem_113_DOB<9>_UNCONNECTED , \NLW_Mram_mem_113_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<7>_UNCONNECTED , \NLW_Mram_mem_113_DOB<6>_UNCONNECTED , \NLW_Mram_mem_113_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<4>_UNCONNECTED , \NLW_Mram_mem_113_DOB<3>_UNCONNECTED , \NLW_Mram_mem_113_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_113_DOB<1>_UNCONNECTED , \NLW_Mram_mem_113_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_113_WEB<3>_UNCONNECTED , \NLW_Mram_mem_113_WEB<2>_UNCONNECTED , \NLW_Mram_mem_113_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_113_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_114 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_114_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_114_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_114_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_114_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl55_4664, write_ctrl54_4663, write_ctrl53_4662, write_ctrl52_4661}),
    .DOA({N881, N880, N879, N878, N877, N876, N875, N874, N873, N872, N871, N870, N869, N868, N867, N866, N865, N864, N863, N862, N861, N860, N859, 
N858, N857, N856, N855, N854, N853, N852, N851, N850}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_114_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_114_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_114_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_114_DIB<31>_UNCONNECTED , \NLW_Mram_mem_114_DIB<30>_UNCONNECTED , \NLW_Mram_mem_114_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<28>_UNCONNECTED , \NLW_Mram_mem_114_DIB<27>_UNCONNECTED , \NLW_Mram_mem_114_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<25>_UNCONNECTED , \NLW_Mram_mem_114_DIB<24>_UNCONNECTED , \NLW_Mram_mem_114_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<22>_UNCONNECTED , \NLW_Mram_mem_114_DIB<21>_UNCONNECTED , \NLW_Mram_mem_114_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<19>_UNCONNECTED , \NLW_Mram_mem_114_DIB<18>_UNCONNECTED , \NLW_Mram_mem_114_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<16>_UNCONNECTED , \NLW_Mram_mem_114_DIB<15>_UNCONNECTED , \NLW_Mram_mem_114_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<13>_UNCONNECTED , \NLW_Mram_mem_114_DIB<12>_UNCONNECTED , \NLW_Mram_mem_114_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<10>_UNCONNECTED , \NLW_Mram_mem_114_DIB<9>_UNCONNECTED , \NLW_Mram_mem_114_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<7>_UNCONNECTED , \NLW_Mram_mem_114_DIB<6>_UNCONNECTED , \NLW_Mram_mem_114_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<4>_UNCONNECTED , \NLW_Mram_mem_114_DIB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DIB<1>_UNCONNECTED , \NLW_Mram_mem_114_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_114_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_114_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_114_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_114_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_114_DOB<31>_UNCONNECTED , \NLW_Mram_mem_114_DOB<30>_UNCONNECTED , \NLW_Mram_mem_114_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<28>_UNCONNECTED , \NLW_Mram_mem_114_DOB<27>_UNCONNECTED , \NLW_Mram_mem_114_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<25>_UNCONNECTED , \NLW_Mram_mem_114_DOB<24>_UNCONNECTED , \NLW_Mram_mem_114_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<22>_UNCONNECTED , \NLW_Mram_mem_114_DOB<21>_UNCONNECTED , \NLW_Mram_mem_114_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<19>_UNCONNECTED , \NLW_Mram_mem_114_DOB<18>_UNCONNECTED , \NLW_Mram_mem_114_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<16>_UNCONNECTED , \NLW_Mram_mem_114_DOB<15>_UNCONNECTED , \NLW_Mram_mem_114_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<13>_UNCONNECTED , \NLW_Mram_mem_114_DOB<12>_UNCONNECTED , \NLW_Mram_mem_114_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<10>_UNCONNECTED , \NLW_Mram_mem_114_DOB<9>_UNCONNECTED , \NLW_Mram_mem_114_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<7>_UNCONNECTED , \NLW_Mram_mem_114_DOB<6>_UNCONNECTED , \NLW_Mram_mem_114_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<4>_UNCONNECTED , \NLW_Mram_mem_114_DOB<3>_UNCONNECTED , \NLW_Mram_mem_114_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_114_DOB<1>_UNCONNECTED , \NLW_Mram_mem_114_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_114_WEB<3>_UNCONNECTED , \NLW_Mram_mem_114_WEB<2>_UNCONNECTED , \NLW_Mram_mem_114_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_114_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_115 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_115_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_115_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_115_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_115_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl59_4668, write_ctrl58_4667, write_ctrl57_4666, write_ctrl56_4665}),
    .DOA({N945, N944, N943, N942, N941, N940, N939, N938, N937, N936, N935, N934, N933, N932, N931, N930, N929, N928, N927, N926, N925, N924, N923, 
N922, N921, N920, N919, N918, N917, N916, N915, N914}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_115_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_115_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_115_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_115_DIB<31>_UNCONNECTED , \NLW_Mram_mem_115_DIB<30>_UNCONNECTED , \NLW_Mram_mem_115_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<28>_UNCONNECTED , \NLW_Mram_mem_115_DIB<27>_UNCONNECTED , \NLW_Mram_mem_115_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<25>_UNCONNECTED , \NLW_Mram_mem_115_DIB<24>_UNCONNECTED , \NLW_Mram_mem_115_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<22>_UNCONNECTED , \NLW_Mram_mem_115_DIB<21>_UNCONNECTED , \NLW_Mram_mem_115_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<19>_UNCONNECTED , \NLW_Mram_mem_115_DIB<18>_UNCONNECTED , \NLW_Mram_mem_115_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<16>_UNCONNECTED , \NLW_Mram_mem_115_DIB<15>_UNCONNECTED , \NLW_Mram_mem_115_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<13>_UNCONNECTED , \NLW_Mram_mem_115_DIB<12>_UNCONNECTED , \NLW_Mram_mem_115_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<10>_UNCONNECTED , \NLW_Mram_mem_115_DIB<9>_UNCONNECTED , \NLW_Mram_mem_115_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<7>_UNCONNECTED , \NLW_Mram_mem_115_DIB<6>_UNCONNECTED , \NLW_Mram_mem_115_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<4>_UNCONNECTED , \NLW_Mram_mem_115_DIB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DIB<1>_UNCONNECTED , \NLW_Mram_mem_115_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_115_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_115_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_115_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_115_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_115_DOB<31>_UNCONNECTED , \NLW_Mram_mem_115_DOB<30>_UNCONNECTED , \NLW_Mram_mem_115_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<28>_UNCONNECTED , \NLW_Mram_mem_115_DOB<27>_UNCONNECTED , \NLW_Mram_mem_115_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<25>_UNCONNECTED , \NLW_Mram_mem_115_DOB<24>_UNCONNECTED , \NLW_Mram_mem_115_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<22>_UNCONNECTED , \NLW_Mram_mem_115_DOB<21>_UNCONNECTED , \NLW_Mram_mem_115_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<19>_UNCONNECTED , \NLW_Mram_mem_115_DOB<18>_UNCONNECTED , \NLW_Mram_mem_115_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<16>_UNCONNECTED , \NLW_Mram_mem_115_DOB<15>_UNCONNECTED , \NLW_Mram_mem_115_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<13>_UNCONNECTED , \NLW_Mram_mem_115_DOB<12>_UNCONNECTED , \NLW_Mram_mem_115_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<10>_UNCONNECTED , \NLW_Mram_mem_115_DOB<9>_UNCONNECTED , \NLW_Mram_mem_115_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<7>_UNCONNECTED , \NLW_Mram_mem_115_DOB<6>_UNCONNECTED , \NLW_Mram_mem_115_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<4>_UNCONNECTED , \NLW_Mram_mem_115_DOB<3>_UNCONNECTED , \NLW_Mram_mem_115_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_115_DOB<1>_UNCONNECTED , \NLW_Mram_mem_115_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_115_WEB<3>_UNCONNECTED , \NLW_Mram_mem_115_WEB<2>_UNCONNECTED , \NLW_Mram_mem_115_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_115_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem_116 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem_116_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem_116_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem_116_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem_116_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({write_ctrl63_4672, write_ctrl62_4671, write_ctrl61_4670, write_ctrl60_4669}),
    .DOA({N1009, N1008, N1007, N1006, N1005, N1004, N1003, N1002, N1001, N1000, N999, N998, N997, N996, N995, N994, N993, N992, N991, N990, N989, N988
, N987, N986, N985, N984, N983, N982, N981, N980, N979, N978}),
    .ADDRA({rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], 
rhs_array_muxed44[2], rhs_array_muxed44[1], rhs_array_muxed44[0], \NLW_Mram_mem_116_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem_116_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem_116_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem_116_DIB<31>_UNCONNECTED , \NLW_Mram_mem_116_DIB<30>_UNCONNECTED , \NLW_Mram_mem_116_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<28>_UNCONNECTED , \NLW_Mram_mem_116_DIB<27>_UNCONNECTED , \NLW_Mram_mem_116_DIB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<25>_UNCONNECTED , \NLW_Mram_mem_116_DIB<24>_UNCONNECTED , \NLW_Mram_mem_116_DIB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<22>_UNCONNECTED , \NLW_Mram_mem_116_DIB<21>_UNCONNECTED , \NLW_Mram_mem_116_DIB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<19>_UNCONNECTED , \NLW_Mram_mem_116_DIB<18>_UNCONNECTED , \NLW_Mram_mem_116_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<16>_UNCONNECTED , \NLW_Mram_mem_116_DIB<15>_UNCONNECTED , \NLW_Mram_mem_116_DIB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<13>_UNCONNECTED , \NLW_Mram_mem_116_DIB<12>_UNCONNECTED , \NLW_Mram_mem_116_DIB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<10>_UNCONNECTED , \NLW_Mram_mem_116_DIB<9>_UNCONNECTED , \NLW_Mram_mem_116_DIB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<7>_UNCONNECTED , \NLW_Mram_mem_116_DIB<6>_UNCONNECTED , \NLW_Mram_mem_116_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<4>_UNCONNECTED , \NLW_Mram_mem_116_DIB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DIB<1>_UNCONNECTED , \NLW_Mram_mem_116_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem_116_DOPA<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem_116_DIPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem_116_DOPB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<2>_UNCONNECTED , \NLW_Mram_mem_116_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem_116_DOB<31>_UNCONNECTED , \NLW_Mram_mem_116_DOB<30>_UNCONNECTED , \NLW_Mram_mem_116_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<28>_UNCONNECTED , \NLW_Mram_mem_116_DOB<27>_UNCONNECTED , \NLW_Mram_mem_116_DOB<26>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<25>_UNCONNECTED , \NLW_Mram_mem_116_DOB<24>_UNCONNECTED , \NLW_Mram_mem_116_DOB<23>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<22>_UNCONNECTED , \NLW_Mram_mem_116_DOB<21>_UNCONNECTED , \NLW_Mram_mem_116_DOB<20>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<19>_UNCONNECTED , \NLW_Mram_mem_116_DOB<18>_UNCONNECTED , \NLW_Mram_mem_116_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<16>_UNCONNECTED , \NLW_Mram_mem_116_DOB<15>_UNCONNECTED , \NLW_Mram_mem_116_DOB<14>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<13>_UNCONNECTED , \NLW_Mram_mem_116_DOB<12>_UNCONNECTED , \NLW_Mram_mem_116_DOB<11>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<10>_UNCONNECTED , \NLW_Mram_mem_116_DOB<9>_UNCONNECTED , \NLW_Mram_mem_116_DOB<8>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<7>_UNCONNECTED , \NLW_Mram_mem_116_DOB<6>_UNCONNECTED , \NLW_Mram_mem_116_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<4>_UNCONNECTED , \NLW_Mram_mem_116_DOB<3>_UNCONNECTED , \NLW_Mram_mem_116_DOB<2>_UNCONNECTED , 
\NLW_Mram_mem_116_DOB<1>_UNCONNECTED , \NLW_Mram_mem_116_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem_116_WEB<3>_UNCONNECTED , \NLW_Mram_mem_116_WEB<2>_UNCONNECTED , \NLW_Mram_mem_116_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem_116_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed45[31], rhs_array_muxed45[30], rhs_array_muxed45[29], rhs_array_muxed45[28], rhs_array_muxed45[27], rhs_array_muxed45[26], 
rhs_array_muxed45[25], rhs_array_muxed45[24], rhs_array_muxed45[23], rhs_array_muxed45[22], rhs_array_muxed45[21], rhs_array_muxed45[20], 
rhs_array_muxed45[19], rhs_array_muxed45[18], rhs_array_muxed45[17], rhs_array_muxed45[16], rhs_array_muxed45[15], rhs_array_muxed45[14], 
rhs_array_muxed45[13], rhs_array_muxed45[12], rhs_array_muxed45[11], rhs_array_muxed45[10], rhs_array_muxed45[9], rhs_array_muxed45[8], 
rhs_array_muxed45[7], rhs_array_muxed45[6], rhs_array_muxed45[5], rhs_array_muxed45[4], rhs_array_muxed45[3], rhs_array_muxed45[2], 
rhs_array_muxed45[1], rhs_array_muxed45[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[3], basesoc_data_port_we[2], basesoc_data_port_we[1], basesoc_data_port_we[0]}),
    .DOA({basesoc_dat_w[31], basesoc_dat_w[30], basesoc_dat_w[29], basesoc_dat_w[28], basesoc_dat_w[27], basesoc_dat_w[26], basesoc_dat_w[25], 
basesoc_dat_w[24], basesoc_dat_w[23], basesoc_dat_w[22], basesoc_dat_w[21], basesoc_dat_w[20], basesoc_dat_w[19], basesoc_dat_w[18], basesoc_dat_w[17]
, basesoc_dat_w[16], basesoc_dat_w[15], basesoc_dat_w[14], basesoc_dat_w[13], basesoc_dat_w[12], basesoc_dat_w[11], basesoc_dat_w[10], 
basesoc_dat_w[9], basesoc_dat_w[8], basesoc_dat_w[7], basesoc_dat_w[6], basesoc_dat_w[5], basesoc_dat_w[4], basesoc_dat_w[3], basesoc_dat_w[2], 
basesoc_dat_w[1], basesoc_dat_w[0]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[7], basesoc_data_port_we[6], basesoc_data_port_we[5], basesoc_data_port_we[4]}),
    .DOA({basesoc_dat_w[63], basesoc_dat_w[62], basesoc_dat_w[61], basesoc_dat_w[60], basesoc_dat_w[59], basesoc_dat_w[58], basesoc_dat_w[57], 
basesoc_dat_w[56], basesoc_dat_w[55], basesoc_dat_w[54], basesoc_dat_w[53], basesoc_dat_w[52], basesoc_dat_w[51], basesoc_dat_w[50], basesoc_dat_w[49]
, basesoc_dat_w[48], basesoc_dat_w[47], basesoc_dat_w[46], basesoc_dat_w[45], basesoc_dat_w[44], basesoc_dat_w[43], basesoc_dat_w[42], 
basesoc_dat_w[41], basesoc_dat_w[40], basesoc_dat_w[39], basesoc_dat_w[38], basesoc_dat_w[37], basesoc_dat_w[36], basesoc_dat_w[35], basesoc_dat_w[34]
, basesoc_dat_w[33], basesoc_dat_w[32]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[11], basesoc_data_port_we[10], basesoc_data_port_we[9], basesoc_data_port_we[8]}),
    .DOA({basesoc_dat_w[95], basesoc_dat_w[94], basesoc_dat_w[93], basesoc_dat_w[92], basesoc_dat_w[91], basesoc_dat_w[90], basesoc_dat_w[89], 
basesoc_dat_w[88], basesoc_dat_w[87], basesoc_dat_w[86], basesoc_dat_w[85], basesoc_dat_w[84], basesoc_dat_w[83], basesoc_dat_w[82], basesoc_dat_w[81]
, basesoc_dat_w[80], basesoc_dat_w[79], basesoc_dat_w[78], basesoc_dat_w[77], basesoc_dat_w[76], basesoc_dat_w[75], basesoc_dat_w[74], 
basesoc_dat_w[73], basesoc_dat_w[72], basesoc_dat_w[71], basesoc_dat_w[70], basesoc_dat_w[69], basesoc_dat_w[68], basesoc_dat_w[67], basesoc_dat_w[66]
, basesoc_dat_w[65], basesoc_dat_w[64]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[95], basesoc_data_port_dat_w[94], basesoc_data_port_dat_w[93], basesoc_data_port_dat_w[92], 
basesoc_data_port_dat_w[91], basesoc_data_port_dat_w[90], basesoc_data_port_dat_w[89], basesoc_data_port_dat_w[88], basesoc_data_port_dat_w[87], 
basesoc_data_port_dat_w[86], basesoc_data_port_dat_w[85], basesoc_data_port_dat_w[84], basesoc_data_port_dat_w[83], basesoc_data_port_dat_w[82], 
basesoc_data_port_dat_w[81], basesoc_data_port_dat_w[80], basesoc_data_port_dat_w[79], basesoc_data_port_dat_w[78], basesoc_data_port_dat_w[77], 
basesoc_data_port_dat_w[76], basesoc_data_port_dat_w[75], basesoc_data_port_dat_w[74], basesoc_data_port_dat_w[73], basesoc_data_port_dat_w[72], 
basesoc_data_port_dat_w[71], basesoc_data_port_dat_w[70], basesoc_data_port_dat_w[69], basesoc_data_port_dat_w[68], basesoc_data_port_dat_w[67], 
basesoc_data_port_dat_w[66], basesoc_data_port_dat_w[65], basesoc_data_port_dat_w[64]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .WEA({basesoc_data_port_we[15], basesoc_data_port_we[14], basesoc_data_port_we[13], basesoc_data_port_we[12]}),
    .DOA({basesoc_dat_w[127], basesoc_dat_w[126], basesoc_dat_w[125], basesoc_dat_w[124], basesoc_dat_w[123], basesoc_dat_w[122], basesoc_dat_w[121], 
basesoc_dat_w[120], basesoc_dat_w[119], basesoc_dat_w[118], basesoc_dat_w[117], basesoc_dat_w[116], basesoc_dat_w[115], basesoc_dat_w[114], 
basesoc_dat_w[113], basesoc_dat_w[112], basesoc_dat_w[111], basesoc_dat_w[110], basesoc_dat_w[109], basesoc_dat_w[108], basesoc_dat_w[107], 
basesoc_dat_w[106], basesoc_dat_w[105], basesoc_dat_w[104], basesoc_dat_w[103], basesoc_dat_w[102], basesoc_dat_w[101], basesoc_dat_w[100], 
basesoc_dat_w[99], basesoc_dat_w[98], basesoc_dat_w[97], basesoc_dat_w[96]}),
    .ADDRA({rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], rhs_array_muxed44[6], rhs_array_muxed44[5], 
rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[127], basesoc_data_port_dat_w[126], basesoc_data_port_dat_w[125], basesoc_data_port_dat_w[124], 
basesoc_data_port_dat_w[123], basesoc_data_port_dat_w[122], basesoc_data_port_dat_w[121], basesoc_data_port_dat_w[120], basesoc_data_port_dat_w[119], 
basesoc_data_port_dat_w[118], basesoc_data_port_dat_w[117], basesoc_data_port_dat_w[116], basesoc_data_port_dat_w[115], basesoc_data_port_dat_w[114], 
basesoc_data_port_dat_w[113], basesoc_data_port_dat_w[112], basesoc_data_port_dat_w[111], basesoc_data_port_dat_w[110], basesoc_data_port_dat_w[109], 
basesoc_data_port_dat_w[108], basesoc_data_port_dat_w[107], basesoc_data_port_dat_w[106], basesoc_data_port_dat_w[105], basesoc_data_port_dat_w[104], 
basesoc_data_port_dat_w[103], basesoc_data_port_dat_w[102], basesoc_data_port_dat_w[101], basesoc_data_port_dat_w[100], basesoc_data_port_dat_w[99], 
basesoc_data_port_dat_w[98], basesoc_data_port_dat_w[97], basesoc_data_port_dat_w[96]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \minerva_cpu/Mram_gprf1  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\minerva_cpu/$258_6562 , \minerva_cpu/$258_6562 }),
    .DOADO({\minerva_cpu/gprf_r_data$28 [15], \minerva_cpu/gprf_r_data$28 [14], \minerva_cpu/gprf_r_data$28 [13], \minerva_cpu/gprf_r_data$28 [12], 
\minerva_cpu/gprf_r_data$28 [11], \minerva_cpu/gprf_r_data$28 [10], \minerva_cpu/gprf_r_data$28 [9], \minerva_cpu/gprf_r_data$28 [8], 
\minerva_cpu/gprf_r_data$28 [7], \minerva_cpu/gprf_r_data$28 [6], \minerva_cpu/gprf_r_data$28 [5], \minerva_cpu/gprf_r_data$28 [4], 
\minerva_cpu/gprf_r_data$28 [3], \minerva_cpu/gprf_r_data$28 [2], \minerva_cpu/gprf_r_data$28 [1], \minerva_cpu/gprf_r_data$28 [0]}),
    .DOPADOP({\NLW_minerva_cpu/Mram_gprf1_DOPADOP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_minerva_cpu/Mram_gprf1_DOPBDOP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\minerva_cpu/$258_6562 , \minerva_cpu/$258_6562 }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\minerva_cpu/payload__rd$114 [4], \minerva_cpu/payload__rd$114 [3], \minerva_cpu/payload__rd$114 [2], \minerva_cpu/payload__rd$114 [1], 
\minerva_cpu/payload__rd$114 [0], \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<4>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<2>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf1_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_minerva_cpu/Mram_gprf1_DIPBDIP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\minerva_cpu/$next\w_result [31], \minerva_cpu/$next\w_result [30], \minerva_cpu/$next\w_result [29], \minerva_cpu/$next\w_result [28], 
\minerva_cpu/$next\w_result [27], \minerva_cpu/$next\w_result [26], \minerva_cpu/$next\w_result [25], \minerva_cpu/$next\w_result [24], 
\minerva_cpu/$next\w_result [23], \minerva_cpu/$next\w_result [22], \minerva_cpu/$next\w_result [21], \minerva_cpu/$next\w_result [20], 
\minerva_cpu/$next\w_result [19], \minerva_cpu/$next\w_result [18], \minerva_cpu/$next\w_result [17], \minerva_cpu/$next\w_result [16]}),
    .DIADI({\minerva_cpu/$next\w_result [15], \minerva_cpu/$next\w_result [14], \minerva_cpu/$next\w_result [13], \minerva_cpu/$next\w_result [12], 
\minerva_cpu/$next\w_result [11], \minerva_cpu/$next\w_result [10], \minerva_cpu/$next\w_result [9], \minerva_cpu/$next\w_result [8], 
\minerva_cpu/$next\w_result [7], \minerva_cpu/$next\w_result [6], \minerva_cpu/$next\w_result [5], \minerva_cpu/$next\w_result [4], 
\minerva_cpu/$next\w_result [3], \minerva_cpu/$next\w_result [2], \minerva_cpu/$next\w_result [1], \minerva_cpu/$next\w_result [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\minerva_cpu/fetch_f_instruction [24], \minerva_cpu/fetch_f_instruction [23], \minerva_cpu/fetch_f_instruction [22], 
\minerva_cpu/fetch_f_instruction [21], \minerva_cpu/fetch_f_instruction [20], \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<3>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\minerva_cpu/gprf_r_data$28 [31], \minerva_cpu/gprf_r_data$28 [30], \minerva_cpu/gprf_r_data$28 [29], \minerva_cpu/gprf_r_data$28 [28], 
\minerva_cpu/gprf_r_data$28 [27], \minerva_cpu/gprf_r_data$28 [26], \minerva_cpu/gprf_r_data$28 [25], \minerva_cpu/gprf_r_data$28 [24], 
\minerva_cpu/gprf_r_data$28 [23], \minerva_cpu/gprf_r_data$28 [22], \minerva_cpu/gprf_r_data$28 [21], \minerva_cpu/gprf_r_data$28 [20], 
\minerva_cpu/gprf_r_data$28 [19], \minerva_cpu/gprf_r_data$28 [18], \minerva_cpu/gprf_r_data$28 [17], \minerva_cpu/gprf_r_data$28 [16]}),
    .DIPADIP({\NLW_minerva_cpu/Mram_gprf1_DIPADIP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf1_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \minerva_cpu/Mram_gprf  (
    .RSTBRST(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENBRDEN(basesoc_sdram_tfawcon_ready),
    .REGCEA(basesoc_sdram_tfawcon_ready),
    .ENAWREN(basesoc_sdram_tfawcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tfawcon_ready),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .WEAWEL({\minerva_cpu/$258_6562 , \minerva_cpu/$258_6562 }),
    .DOADO({\minerva_cpu/gprf_r_data [15], \minerva_cpu/gprf_r_data [14], \minerva_cpu/gprf_r_data [13], \minerva_cpu/gprf_r_data [12], 
\minerva_cpu/gprf_r_data [11], \minerva_cpu/gprf_r_data [10], \minerva_cpu/gprf_r_data [9], \minerva_cpu/gprf_r_data [8], \minerva_cpu/gprf_r_data [7]
, \minerva_cpu/gprf_r_data [6], \minerva_cpu/gprf_r_data [5], \minerva_cpu/gprf_r_data [4], \minerva_cpu/gprf_r_data [3], \minerva_cpu/gprf_r_data [2]
, \minerva_cpu/gprf_r_data [1], \minerva_cpu/gprf_r_data [0]}),
    .DOPADOP({\NLW_minerva_cpu/Mram_gprf_DOPADOP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_minerva_cpu/Mram_gprf_DOPBDOP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\minerva_cpu/$258_6562 , \minerva_cpu/$258_6562 }),
    .ADDRAWRADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\minerva_cpu/payload__rd$114 [4], \minerva_cpu/payload__rd$114 [3], \minerva_cpu/payload__rd$114 [2], \minerva_cpu/payload__rd$114 [1], 
\minerva_cpu/payload__rd$114 [0], \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<4>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<2>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_minerva_cpu/Mram_gprf_DIPBDIP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\minerva_cpu/$next\w_result [31], \minerva_cpu/$next\w_result [30], \minerva_cpu/$next\w_result [29], \minerva_cpu/$next\w_result [28], 
\minerva_cpu/$next\w_result [27], \minerva_cpu/$next\w_result [26], \minerva_cpu/$next\w_result [25], \minerva_cpu/$next\w_result [24], 
\minerva_cpu/$next\w_result [23], \minerva_cpu/$next\w_result [22], \minerva_cpu/$next\w_result [21], \minerva_cpu/$next\w_result [20], 
\minerva_cpu/$next\w_result [19], \minerva_cpu/$next\w_result [18], \minerva_cpu/$next\w_result [17], \minerva_cpu/$next\w_result [16]}),
    .DIADI({\minerva_cpu/$next\w_result [15], \minerva_cpu/$next\w_result [14], \minerva_cpu/$next\w_result [13], \minerva_cpu/$next\w_result [12], 
\minerva_cpu/$next\w_result [11], \minerva_cpu/$next\w_result [10], \minerva_cpu/$next\w_result [9], \minerva_cpu/$next\w_result [8], 
\minerva_cpu/$next\w_result [7], \minerva_cpu/$next\w_result [6], \minerva_cpu/$next\w_result [5], \minerva_cpu/$next\w_result [4], 
\minerva_cpu/$next\w_result [3], \minerva_cpu/$next\w_result [2], \minerva_cpu/$next\w_result [1], \minerva_cpu/$next\w_result [0]}),
    .ADDRBRDADDR({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
\minerva_cpu/fetch_f_instruction [19], \minerva_cpu/fetch_f_instruction [18], \minerva_cpu/fetch_f_instruction [17], 
\minerva_cpu/fetch_f_instruction [16], \minerva_cpu/fetch_f_instruction [15], \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<3>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\minerva_cpu/gprf_r_data [31], \minerva_cpu/gprf_r_data [30], \minerva_cpu/gprf_r_data [29], \minerva_cpu/gprf_r_data [28], 
\minerva_cpu/gprf_r_data [27], \minerva_cpu/gprf_r_data [26], \minerva_cpu/gprf_r_data [25], \minerva_cpu/gprf_r_data [24], 
\minerva_cpu/gprf_r_data [23], \minerva_cpu/gprf_r_data [22], \minerva_cpu/gprf_r_data [21], \minerva_cpu/gprf_r_data [20], 
\minerva_cpu/gprf_r_data [19], \minerva_cpu/gprf_r_data [18], \minerva_cpu/gprf_r_data [17], \minerva_cpu/gprf_r_data [16]}),
    .DIPADIP({\NLW_minerva_cpu/Mram_gprf_DIPADIP<1>_UNCONNECTED , \NLW_minerva_cpu/Mram_gprf_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hD03000000830000010C0002034024023C100000000000000000000C08C00C030 ),
    .INIT_01 ( 256'h0000000000000FCC0000083C000003000000000003C130000334000010400003 ),
    .INIT_02 ( 256'h0400000FF34104100CC0000C33300000000030340CF000030001000B00000000 ),
    .INIT_03 ( 256'h0001500C00044111C00444140300155C0570022430200027C300000830000010 ),
    .INIT_04 ( 256'h001000C000FC0043002000000000000D00080004090F14C00000140C00030057 ),
    .INIT_05 ( 256'h0C40040C40310C40404040404104310014404310475145147400000000F00000 ),
    .INIT_06 ( 256'h08008003C0083800400C001030C8030C12300F033BCC41033000C0C000001001 ),
    .INIT_07 ( 256'hE001038002082008C303400400380040C040E00082080230B2C1C40308300203 ),
    .INIT_08 ( 256'h0080008000A00082048C008C00003000380000E00082080230200C0400380040 ),
    .INIT_09 ( 256'hC122F122C48B122F04888120820482042082082048812244882122448E041226 ),
    .INIT_0A ( 256'h030300820A008A2CB22AAA0CE000002C30000048080CA344E123B048FC123C30 ),
    .INIT_0B ( 256'h100F31CCCC000000C0C0003000000000000030C0E30C01000000000000000000 ),
    .INIT_0C ( 256'h000F0300CF44000030440300000F00CC000CCC3000C0034044C4C0000013003C ),
    .INIT_0D ( 256'h0C0C0000F0030C000CCC0003C00340000330C0000CC100003C03003C10030C03 ),
    .INIT_0E ( 256'h30C130C0C000003CC0C00010CC300330000000C0000300000F300000000FC001 ),
    .INIT_0F ( 256'h3C000000003F33CCC00000000010000C00D000003C00000003000003F0000000 ),
    .INIT_10 ( 256'hC000003000000C03003C0C000000000000400F040D030D30340C00033034C0D0 ),
    .INIT_11 ( 256'hF000000031030C0000007000000000C0000000030013C00000000000320CE000 ),
    .INIT_12 ( 256'h3C000003000CC0000300000000C0003000030003000300030030000300030000 ),
    .INIT_13 ( 256'h0000000802300000000002008F018C14000C00003003C02000F300003CC00C00 ),
    .INIT_14 ( 256'h0C020030CC00820CC0082300000020000C300000203300000100300000C00030 ),
    .INIT_15 ( 256'h0000010C004000003F00000C080033033008003000333C0CC200300030300C00 ),
    .INIT_16 ( 256'h000000000000000C00000020000030200000000000004700F0010000003D0C00 ),
    .INIT_17 ( 256'h00020000C0000000040C000C040001000FC00000C00030F00C31C03CCCCCCC00 ),
    .INIT_18 ( 256'h004000000C0100000F3F70030CCF0CC3C22C13300003C0C00304040000430074 ),
    .INIT_19 ( 256'h151515415115454515454551530000001401000400100C100F00000D31400C04 ),
    .INIT_1A ( 256'h501540011404050540505551104044100454406AAA8154114144505114104054 ),
    .INIT_1B ( 256'h4000140054400550015550051500055001401500044100400050005555141055 ),
    .INIT_1C ( 256'h5500550055144514441100154055044405551555150015144400400515451005 ),
    .INIT_1D ( 256'h1510510011400055510444511444455045514545154115411104550054015401 ),
    .INIT_1E ( 256'h0000000000000000000400040000000010515055101144015541445045155015 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000005554055540 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h8787878787878787878786D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D00000000000 ),
    .INIT_22 ( 256'h78787878787878787878792D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2F8787878787 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000047878787878 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem16 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem16_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem16_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem16_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem16_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem16_DIPA<3>_UNCONNECTED , \NLW_Mram_mem16_DIPA<2>_UNCONNECTED , \NLW_Mram_mem16_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem16_DOA<31>_UNCONNECTED , \NLW_Mram_mem16_DOA<30>_UNCONNECTED , \NLW_Mram_mem16_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<28>_UNCONNECTED , \NLW_Mram_mem16_DOA<27>_UNCONNECTED , \NLW_Mram_mem16_DOA<26>_UNCONNECTED , \NLW_Mram_mem16_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<24>_UNCONNECTED , \NLW_Mram_mem16_DOA<23>_UNCONNECTED , \NLW_Mram_mem16_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<21>_UNCONNECTED , \NLW_Mram_mem16_DOA<20>_UNCONNECTED , \NLW_Mram_mem16_DOA<19>_UNCONNECTED , \NLW_Mram_mem16_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<17>_UNCONNECTED , \NLW_Mram_mem16_DOA<16>_UNCONNECTED , \NLW_Mram_mem16_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<14>_UNCONNECTED , \NLW_Mram_mem16_DOA<13>_UNCONNECTED , \NLW_Mram_mem16_DOA<12>_UNCONNECTED , \NLW_Mram_mem16_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<10>_UNCONNECTED , \NLW_Mram_mem16_DOA<9>_UNCONNECTED , \NLW_Mram_mem16_DOA<8>_UNCONNECTED , \NLW_Mram_mem16_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOA<6>_UNCONNECTED , \NLW_Mram_mem16_DOA<5>_UNCONNECTED , \NLW_Mram_mem16_DOA<4>_UNCONNECTED , \NLW_Mram_mem16_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[31], basesoc_rom_bus_dat_r[30]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem16_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem16_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem16_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem16_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem16_DIB<31>_UNCONNECTED , \NLW_Mram_mem16_DIB<30>_UNCONNECTED , \NLW_Mram_mem16_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<28>_UNCONNECTED , \NLW_Mram_mem16_DIB<27>_UNCONNECTED , \NLW_Mram_mem16_DIB<26>_UNCONNECTED , \NLW_Mram_mem16_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<24>_UNCONNECTED , \NLW_Mram_mem16_DIB<23>_UNCONNECTED , \NLW_Mram_mem16_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<21>_UNCONNECTED , \NLW_Mram_mem16_DIB<20>_UNCONNECTED , \NLW_Mram_mem16_DIB<19>_UNCONNECTED , \NLW_Mram_mem16_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<17>_UNCONNECTED , \NLW_Mram_mem16_DIB<16>_UNCONNECTED , \NLW_Mram_mem16_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<14>_UNCONNECTED , \NLW_Mram_mem16_DIB<13>_UNCONNECTED , \NLW_Mram_mem16_DIB<12>_UNCONNECTED , \NLW_Mram_mem16_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<10>_UNCONNECTED , \NLW_Mram_mem16_DIB<9>_UNCONNECTED , \NLW_Mram_mem16_DIB<8>_UNCONNECTED , \NLW_Mram_mem16_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIB<6>_UNCONNECTED , \NLW_Mram_mem16_DIB<5>_UNCONNECTED , \NLW_Mram_mem16_DIB<4>_UNCONNECTED , \NLW_Mram_mem16_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIB<2>_UNCONNECTED , \NLW_Mram_mem16_DIB<1>_UNCONNECTED , \NLW_Mram_mem16_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem16_DOPA<3>_UNCONNECTED , \NLW_Mram_mem16_DOPA<2>_UNCONNECTED , \NLW_Mram_mem16_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem16_DIPB<3>_UNCONNECTED , \NLW_Mram_mem16_DIPB<2>_UNCONNECTED , \NLW_Mram_mem16_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem16_DOPB<3>_UNCONNECTED , \NLW_Mram_mem16_DOPB<2>_UNCONNECTED , \NLW_Mram_mem16_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem16_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem16_DOB<31>_UNCONNECTED , \NLW_Mram_mem16_DOB<30>_UNCONNECTED , \NLW_Mram_mem16_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<28>_UNCONNECTED , \NLW_Mram_mem16_DOB<27>_UNCONNECTED , \NLW_Mram_mem16_DOB<26>_UNCONNECTED , \NLW_Mram_mem16_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<24>_UNCONNECTED , \NLW_Mram_mem16_DOB<23>_UNCONNECTED , \NLW_Mram_mem16_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<21>_UNCONNECTED , \NLW_Mram_mem16_DOB<20>_UNCONNECTED , \NLW_Mram_mem16_DOB<19>_UNCONNECTED , \NLW_Mram_mem16_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<17>_UNCONNECTED , \NLW_Mram_mem16_DOB<16>_UNCONNECTED , \NLW_Mram_mem16_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<14>_UNCONNECTED , \NLW_Mram_mem16_DOB<13>_UNCONNECTED , \NLW_Mram_mem16_DOB<12>_UNCONNECTED , \NLW_Mram_mem16_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<10>_UNCONNECTED , \NLW_Mram_mem16_DOB<9>_UNCONNECTED , \NLW_Mram_mem16_DOB<8>_UNCONNECTED , \NLW_Mram_mem16_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem16_DOB<6>_UNCONNECTED , \NLW_Mram_mem16_DOB<5>_UNCONNECTED , \NLW_Mram_mem16_DOB<4>_UNCONNECTED , \NLW_Mram_mem16_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem16_DOB<2>_UNCONNECTED , \NLW_Mram_mem16_DOB<1>_UNCONNECTED , \NLW_Mram_mem16_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem16_WEB<3>_UNCONNECTED , \NLW_Mram_mem16_WEB<2>_UNCONNECTED , \NLW_Mram_mem16_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem16_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem16_DIA<31>_UNCONNECTED , \NLW_Mram_mem16_DIA<30>_UNCONNECTED , \NLW_Mram_mem16_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<28>_UNCONNECTED , \NLW_Mram_mem16_DIA<27>_UNCONNECTED , \NLW_Mram_mem16_DIA<26>_UNCONNECTED , \NLW_Mram_mem16_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<24>_UNCONNECTED , \NLW_Mram_mem16_DIA<23>_UNCONNECTED , \NLW_Mram_mem16_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<21>_UNCONNECTED , \NLW_Mram_mem16_DIA<20>_UNCONNECTED , \NLW_Mram_mem16_DIA<19>_UNCONNECTED , \NLW_Mram_mem16_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<17>_UNCONNECTED , \NLW_Mram_mem16_DIA<16>_UNCONNECTED , \NLW_Mram_mem16_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<14>_UNCONNECTED , \NLW_Mram_mem16_DIA<13>_UNCONNECTED , \NLW_Mram_mem16_DIA<12>_UNCONNECTED , \NLW_Mram_mem16_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<10>_UNCONNECTED , \NLW_Mram_mem16_DIA<9>_UNCONNECTED , \NLW_Mram_mem16_DIA<8>_UNCONNECTED , \NLW_Mram_mem16_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem16_DIA<6>_UNCONNECTED , \NLW_Mram_mem16_DIA<5>_UNCONNECTED , \NLW_Mram_mem16_DIA<4>_UNCONNECTED , \NLW_Mram_mem16_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem16_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hCC300000003C02001CC0000037007003C203F00000000000000000C70C04CC30 ),
    .INIT_01 ( 256'h00000B0000000F840000003F001003C0040003C003C0000003300C0000000003 ),
    .INIT_02 ( 256'h0800300E3704104010D3000C33300000000000300CF000000000000300000000 ),
    .INIT_03 ( 256'h0000800C00C380F3C0C38330430094FC25300A2030A00023F300000030000000 ),
    .INIT_04 ( 256'h002000C0003C0003001000000000020F00030004000F20C00000200C0003002B ),
    .INIT_05 ( 256'h22CC6C22C00F33C3838383838E38CD0408834CD34010400008F1555555B00000 ),
    .INIT_06 ( 256'h0000000300003000800F0030309000004000121373CA89032110C0C10000B00B ),
    .INIT_07 ( 256'h4000010002082040C00100040020004080408000C30C203030C2C00300300003 ),
    .INIT_08 ( 256'h04C080C080D000000C4C80880C0020300400C0100041040030300C0000100000 ),
    .INIT_09 ( 256'h4130B13044C1130604C289A28A268A26238D34D0846211484402110C4D003121 ),
    .INIT_0A ( 256'h8B200000000000002000000130555578300ABC1C4C0C3304E033504CF4133810 ),
    .INIT_0B ( 256'h2803320C80000000C084003000001555510034C1830000000000001044400005 ),
    .INIT_0C ( 256'h000F0300CF00000030000300000F00CC000CCC3000C00020080800003020003C ),
    .INIT_0D ( 256'h08080000F0030C000CCC0003C00300000330C0000CC000003C03003C00030C03 ),
    .INIT_0E ( 256'h108020C0C000003CC0C00010CC300330000000C0000100000F300000000EC000 ),
    .INIT_0F ( 256'h3C004001003F33CCC10100000040000C00C000083C11000001000003F0000000 ),
    .INIT_10 ( 256'hC800003020000C03203C0C000000000000000F000C030830300800033030C0C0 ),
    .INIT_11 ( 256'hF000020030830C0000002000000000C0000000030000C000B0001000300EC000 ),
    .INIT_12 ( 256'h3C000023000CC8020300000C00C0002000030003000300030030000300030000 ),
    .INIT_13 ( 256'h0000000000300000000000000F000C00000C00003147C06540B200003CC00C00 ),
    .INIT_14 ( 256'h0C000030CC00000CC0000300330000000C30C00000FF00C00000300000C000F0 ),
    .INIT_15 ( 256'h0000040C001000003D000008000162022000003000323808C000300030300C00 ),
    .INIT_16 ( 256'hC00003000000000C00000000400030010154000020028900F0010000003C0804 ),
    .INIT_17 ( 256'h00020000C00000000044000C000000000FC00020C80030E00820802C88888840 ),
    .INIT_18 ( 256'h000000000C0010000E2F3001044D0483433803100003C0C00200000000030030 ),
    .INIT_19 ( 256'hEF1A3A82B32A8A8A2AAA0ABA830000000000000000000C000F00000C30000C00 ),
    .INIT_1A ( 256'h40E903F8B023BB8CBBB8755A1A6A8A9AA8966A800009ACB3AEECEBAB3EAAC0A8 ),
    .INIT_1B ( 256'hB3FE7AFCAA8FF6AFF2AEA3FBBABC2820A982A20AD8E22D8FF997F0BABAB8FAFA ),
    .INIT_1C ( 256'hEAA8FAA8AA88CA2C8CA20B3BA0EA0EAF0EAA3AAA27F02A1BBF00CA3A2A8AFC0B ),
    .INIT_1D ( 256'hACB2EB3FEBAFCEAAA2A8CCF32C8CCBAACAEAC2AA3BEA2BEA2BAE8AA8BAA3EEA2 ),
    .INIT_1E ( 256'h10001001555400004001400141540080B34382AEA2AEAA3AA88AACA08ABBB8BB ),
    .INIT_1F ( 256'h000000000000000000000000000000000000000000000000000000FEABC5403C ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hB1B1B31B1B1B1A4E4E4E4F1B1B1B1A4E4E4E4CE4E4E4E5B1B1B1B00000000000 ),
    .INIT_22 ( 256'h1B1B19B1B1B1B0E4E4E4E5B1B1B1B0E4E4E4E64E4E4E4F1B1B1B18E4E4E4E5B1 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000200000000000024E4E4E4F1B ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem15 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem15_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem15_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem15_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem15_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem15_DIPA<3>_UNCONNECTED , \NLW_Mram_mem15_DIPA<2>_UNCONNECTED , \NLW_Mram_mem15_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem15_DOA<31>_UNCONNECTED , \NLW_Mram_mem15_DOA<30>_UNCONNECTED , \NLW_Mram_mem15_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<28>_UNCONNECTED , \NLW_Mram_mem15_DOA<27>_UNCONNECTED , \NLW_Mram_mem15_DOA<26>_UNCONNECTED , \NLW_Mram_mem15_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<24>_UNCONNECTED , \NLW_Mram_mem15_DOA<23>_UNCONNECTED , \NLW_Mram_mem15_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<21>_UNCONNECTED , \NLW_Mram_mem15_DOA<20>_UNCONNECTED , \NLW_Mram_mem15_DOA<19>_UNCONNECTED , \NLW_Mram_mem15_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<17>_UNCONNECTED , \NLW_Mram_mem15_DOA<16>_UNCONNECTED , \NLW_Mram_mem15_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<14>_UNCONNECTED , \NLW_Mram_mem15_DOA<13>_UNCONNECTED , \NLW_Mram_mem15_DOA<12>_UNCONNECTED , \NLW_Mram_mem15_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<10>_UNCONNECTED , \NLW_Mram_mem15_DOA<9>_UNCONNECTED , \NLW_Mram_mem15_DOA<8>_UNCONNECTED , \NLW_Mram_mem15_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOA<6>_UNCONNECTED , \NLW_Mram_mem15_DOA<5>_UNCONNECTED , \NLW_Mram_mem15_DOA<4>_UNCONNECTED , \NLW_Mram_mem15_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[29], basesoc_rom_bus_dat_r[28]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem15_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem15_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem15_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem15_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem15_DIB<31>_UNCONNECTED , \NLW_Mram_mem15_DIB<30>_UNCONNECTED , \NLW_Mram_mem15_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<28>_UNCONNECTED , \NLW_Mram_mem15_DIB<27>_UNCONNECTED , \NLW_Mram_mem15_DIB<26>_UNCONNECTED , \NLW_Mram_mem15_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<24>_UNCONNECTED , \NLW_Mram_mem15_DIB<23>_UNCONNECTED , \NLW_Mram_mem15_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<21>_UNCONNECTED , \NLW_Mram_mem15_DIB<20>_UNCONNECTED , \NLW_Mram_mem15_DIB<19>_UNCONNECTED , \NLW_Mram_mem15_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<17>_UNCONNECTED , \NLW_Mram_mem15_DIB<16>_UNCONNECTED , \NLW_Mram_mem15_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<14>_UNCONNECTED , \NLW_Mram_mem15_DIB<13>_UNCONNECTED , \NLW_Mram_mem15_DIB<12>_UNCONNECTED , \NLW_Mram_mem15_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<10>_UNCONNECTED , \NLW_Mram_mem15_DIB<9>_UNCONNECTED , \NLW_Mram_mem15_DIB<8>_UNCONNECTED , \NLW_Mram_mem15_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIB<6>_UNCONNECTED , \NLW_Mram_mem15_DIB<5>_UNCONNECTED , \NLW_Mram_mem15_DIB<4>_UNCONNECTED , \NLW_Mram_mem15_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIB<2>_UNCONNECTED , \NLW_Mram_mem15_DIB<1>_UNCONNECTED , \NLW_Mram_mem15_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem15_DOPA<3>_UNCONNECTED , \NLW_Mram_mem15_DOPA<2>_UNCONNECTED , \NLW_Mram_mem15_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem15_DIPB<3>_UNCONNECTED , \NLW_Mram_mem15_DIPB<2>_UNCONNECTED , \NLW_Mram_mem15_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem15_DOPB<3>_UNCONNECTED , \NLW_Mram_mem15_DOPB<2>_UNCONNECTED , \NLW_Mram_mem15_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem15_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem15_DOB<31>_UNCONNECTED , \NLW_Mram_mem15_DOB<30>_UNCONNECTED , \NLW_Mram_mem15_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<28>_UNCONNECTED , \NLW_Mram_mem15_DOB<27>_UNCONNECTED , \NLW_Mram_mem15_DOB<26>_UNCONNECTED , \NLW_Mram_mem15_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<24>_UNCONNECTED , \NLW_Mram_mem15_DOB<23>_UNCONNECTED , \NLW_Mram_mem15_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<21>_UNCONNECTED , \NLW_Mram_mem15_DOB<20>_UNCONNECTED , \NLW_Mram_mem15_DOB<19>_UNCONNECTED , \NLW_Mram_mem15_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<17>_UNCONNECTED , \NLW_Mram_mem15_DOB<16>_UNCONNECTED , \NLW_Mram_mem15_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<14>_UNCONNECTED , \NLW_Mram_mem15_DOB<13>_UNCONNECTED , \NLW_Mram_mem15_DOB<12>_UNCONNECTED , \NLW_Mram_mem15_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<10>_UNCONNECTED , \NLW_Mram_mem15_DOB<9>_UNCONNECTED , \NLW_Mram_mem15_DOB<8>_UNCONNECTED , \NLW_Mram_mem15_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem15_DOB<6>_UNCONNECTED , \NLW_Mram_mem15_DOB<5>_UNCONNECTED , \NLW_Mram_mem15_DOB<4>_UNCONNECTED , \NLW_Mram_mem15_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem15_DOB<2>_UNCONNECTED , \NLW_Mram_mem15_DOB<1>_UNCONNECTED , \NLW_Mram_mem15_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem15_WEB<3>_UNCONNECTED , \NLW_Mram_mem15_WEB<2>_UNCONNECTED , \NLW_Mram_mem15_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem15_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem15_DIA<31>_UNCONNECTED , \NLW_Mram_mem15_DIA<30>_UNCONNECTED , \NLW_Mram_mem15_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<28>_UNCONNECTED , \NLW_Mram_mem15_DIA<27>_UNCONNECTED , \NLW_Mram_mem15_DIA<26>_UNCONNECTED , \NLW_Mram_mem15_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<24>_UNCONNECTED , \NLW_Mram_mem15_DIA<23>_UNCONNECTED , \NLW_Mram_mem15_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<21>_UNCONNECTED , \NLW_Mram_mem15_DIA<20>_UNCONNECTED , \NLW_Mram_mem15_DIA<19>_UNCONNECTED , \NLW_Mram_mem15_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<17>_UNCONNECTED , \NLW_Mram_mem15_DIA<16>_UNCONNECTED , \NLW_Mram_mem15_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<14>_UNCONNECTED , \NLW_Mram_mem15_DIA<13>_UNCONNECTED , \NLW_Mram_mem15_DIA<12>_UNCONNECTED , \NLW_Mram_mem15_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<10>_UNCONNECTED , \NLW_Mram_mem15_DIA<9>_UNCONNECTED , \NLW_Mram_mem15_DIA<8>_UNCONNECTED , \NLW_Mram_mem15_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem15_DIA<6>_UNCONNECTED , \NLW_Mram_mem15_DIA<5>_UNCONNECTED , \NLW_Mram_mem15_DIA<4>_UNCONNECTED , \NLW_Mram_mem15_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem15_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hB8000000003803001880000439008003C100440000000100000000CC0C00C130 ),
    .INIT_01 ( 256'h05555F10055559440000003B001003C008000380038020000334080020080003 ),
    .INIT_02 ( 256'h0800E00CB300000018D2000222300030000000004CF000010002000300200404 ),
    .INIT_03 ( 256'h0000D00C004100D1C0810310030014FC05300221702000237100510030000061 ),
    .INIT_04 ( 256'h002000C000D70001C00000000000000C0001000C020F08C00000141C0003003F ),
    .INIT_05 ( 256'h3B8C343B40300800C1C181818A24AB0A08838EE34210030C28015555AA700000 ),
    .INIT_06 ( 256'h8403400180842001D00F004120E0020C90301B12728403033175DCD00404300B ),
    .INIT_07 ( 256'h30064180000003C8C203001040080150419050000000E1307586400325F04943 ),
    .INIT_08 ( 256'h08818181904000412C0C04C00400011000008040000000F330200010400C0150 ),
    .INIT_09 ( 256'hC1103201480520290C0ACBB2CE3F8D3F00030C228852224C880313804D4D0109 ),
    .INIT_0A ( 256'h352C0000000100002080008DF080003C20000078C40C92CC83125004D8013830 ),
    .INIT_0B ( 256'h30070341CCC00010C0C100300000000002791981C240060000010030CCC0220F ),
    .INIT_0C ( 256'h000F0300CF00000030000300000F00CC00CCCC3000C00C20048480001021003C ),
    .INIT_0D ( 256'h00140000E0030C000CCC0003C00300000330C0000CC000003C33003C00030C03 ),
    .INIT_0E ( 256'h008020C00000002FC0C100308DF0033040D037C0010400000F300300000FC000 ),
    .INIT_0F ( 256'h0C00C002001D1344C10000300000002E00C800003C000015681AAA05F0000000 ),
    .INIT_10 ( 256'hC000003110000C03203808000955AAAA01001F000C030C30300C00003000C0C0 ),
    .INIT_11 ( 256'hF003010034430C000000100000000000000000000003C000D0013000300CC010 ),
    .INIT_12 ( 256'h3C000023000CC4030300000030C0002003030303030303030330030303030300 ),
    .INIT_13 ( 256'h0200C00000200010003000000F000C00004800003002003000F300003C000000 ),
    .INIT_14 ( 256'h04000030CC00000FC0000300000300000C200803003310100000300100C00031 ),
    .INIT_15 ( 256'h00000000000030003B000008000011013000003000033F0C40003000203F0F00 ),
    .INIT_16 ( 256'h000314344100100D11C10020000030310144000020024400F000000000380800 ),
    .INIT_17 ( 256'h001200004010000000C4000C100000000FC00120C50013B00C20803C88888C40 ),
    .INIT_18 ( 256'h142082200C0010000C0F1002199E184383340210000380800300000000030030 ),
    .INIT_19 ( 256'hF00304C9021D8CC43D4F0F53C300000000000000030000000F00000C30000C00 ),
    .INIT_1A ( 256'h3210CA001C8DC485AC48BFF323F0CF30CCFCC0C0000C64107A041E81013042CC ),
    .INIT_1B ( 256'hC3FC8CFC580FFB73F13AB3FD0B3C9FF242C93F24AC910ACFF28BF2411F049D64 ),
    .INIT_1C ( 256'h12C004C0FE240E30C073241C405324C3017307D338F0833F3300812724C9CC0E ),
    .INIT_1D ( 256'h0503313FF1CFC0F7C30C4400108004FC493F06FE043316330004C7C0DB001301 ),
    .INIT_1E ( 256'h0000000000000002000000001402AAA8C1A0D3F012596C036ECCC4424FC5E0DD ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000009391093910 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hD0792ED3852C792C7AD3852C7AD386D3852C7B86D0792C792F86D00000000000 ),
    .INIT_22 ( 256'h2F86D12C7AD386D3852C7AD3852C792C7AD384792F86D386D0792C792F86D386 ),
    .INIT_23 ( 256'h00000000000000000000000000000000000000002000000000000F86D0792C79 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem14 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem14_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem14_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem14_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem14_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem14_DIPA<3>_UNCONNECTED , \NLW_Mram_mem14_DIPA<2>_UNCONNECTED , \NLW_Mram_mem14_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem14_DOA<31>_UNCONNECTED , \NLW_Mram_mem14_DOA<30>_UNCONNECTED , \NLW_Mram_mem14_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<28>_UNCONNECTED , \NLW_Mram_mem14_DOA<27>_UNCONNECTED , \NLW_Mram_mem14_DOA<26>_UNCONNECTED , \NLW_Mram_mem14_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<24>_UNCONNECTED , \NLW_Mram_mem14_DOA<23>_UNCONNECTED , \NLW_Mram_mem14_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<21>_UNCONNECTED , \NLW_Mram_mem14_DOA<20>_UNCONNECTED , \NLW_Mram_mem14_DOA<19>_UNCONNECTED , \NLW_Mram_mem14_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<17>_UNCONNECTED , \NLW_Mram_mem14_DOA<16>_UNCONNECTED , \NLW_Mram_mem14_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<14>_UNCONNECTED , \NLW_Mram_mem14_DOA<13>_UNCONNECTED , \NLW_Mram_mem14_DOA<12>_UNCONNECTED , \NLW_Mram_mem14_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<10>_UNCONNECTED , \NLW_Mram_mem14_DOA<9>_UNCONNECTED , \NLW_Mram_mem14_DOA<8>_UNCONNECTED , \NLW_Mram_mem14_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOA<6>_UNCONNECTED , \NLW_Mram_mem14_DOA<5>_UNCONNECTED , \NLW_Mram_mem14_DOA<4>_UNCONNECTED , \NLW_Mram_mem14_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[27], basesoc_rom_bus_dat_r[26]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem14_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem14_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem14_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem14_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem14_DIB<31>_UNCONNECTED , \NLW_Mram_mem14_DIB<30>_UNCONNECTED , \NLW_Mram_mem14_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<28>_UNCONNECTED , \NLW_Mram_mem14_DIB<27>_UNCONNECTED , \NLW_Mram_mem14_DIB<26>_UNCONNECTED , \NLW_Mram_mem14_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<24>_UNCONNECTED , \NLW_Mram_mem14_DIB<23>_UNCONNECTED , \NLW_Mram_mem14_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<21>_UNCONNECTED , \NLW_Mram_mem14_DIB<20>_UNCONNECTED , \NLW_Mram_mem14_DIB<19>_UNCONNECTED , \NLW_Mram_mem14_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<17>_UNCONNECTED , \NLW_Mram_mem14_DIB<16>_UNCONNECTED , \NLW_Mram_mem14_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<14>_UNCONNECTED , \NLW_Mram_mem14_DIB<13>_UNCONNECTED , \NLW_Mram_mem14_DIB<12>_UNCONNECTED , \NLW_Mram_mem14_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<10>_UNCONNECTED , \NLW_Mram_mem14_DIB<9>_UNCONNECTED , \NLW_Mram_mem14_DIB<8>_UNCONNECTED , \NLW_Mram_mem14_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIB<6>_UNCONNECTED , \NLW_Mram_mem14_DIB<5>_UNCONNECTED , \NLW_Mram_mem14_DIB<4>_UNCONNECTED , \NLW_Mram_mem14_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIB<2>_UNCONNECTED , \NLW_Mram_mem14_DIB<1>_UNCONNECTED , \NLW_Mram_mem14_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem14_DOPA<3>_UNCONNECTED , \NLW_Mram_mem14_DOPA<2>_UNCONNECTED , \NLW_Mram_mem14_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem14_DIPB<3>_UNCONNECTED , \NLW_Mram_mem14_DIPB<2>_UNCONNECTED , \NLW_Mram_mem14_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem14_DOPB<3>_UNCONNECTED , \NLW_Mram_mem14_DOPB<2>_UNCONNECTED , \NLW_Mram_mem14_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem14_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem14_DOB<31>_UNCONNECTED , \NLW_Mram_mem14_DOB<30>_UNCONNECTED , \NLW_Mram_mem14_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<28>_UNCONNECTED , \NLW_Mram_mem14_DOB<27>_UNCONNECTED , \NLW_Mram_mem14_DOB<26>_UNCONNECTED , \NLW_Mram_mem14_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<24>_UNCONNECTED , \NLW_Mram_mem14_DOB<23>_UNCONNECTED , \NLW_Mram_mem14_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<21>_UNCONNECTED , \NLW_Mram_mem14_DOB<20>_UNCONNECTED , \NLW_Mram_mem14_DOB<19>_UNCONNECTED , \NLW_Mram_mem14_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<17>_UNCONNECTED , \NLW_Mram_mem14_DOB<16>_UNCONNECTED , \NLW_Mram_mem14_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<14>_UNCONNECTED , \NLW_Mram_mem14_DOB<13>_UNCONNECTED , \NLW_Mram_mem14_DOB<12>_UNCONNECTED , \NLW_Mram_mem14_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<10>_UNCONNECTED , \NLW_Mram_mem14_DOB<9>_UNCONNECTED , \NLW_Mram_mem14_DOB<8>_UNCONNECTED , \NLW_Mram_mem14_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem14_DOB<6>_UNCONNECTED , \NLW_Mram_mem14_DOB<5>_UNCONNECTED , \NLW_Mram_mem14_DOB<4>_UNCONNECTED , \NLW_Mram_mem14_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem14_DOB<2>_UNCONNECTED , \NLW_Mram_mem14_DOB<1>_UNCONNECTED , \NLW_Mram_mem14_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem14_WEB<3>_UNCONNECTED , \NLW_Mram_mem14_WEB<2>_UNCONNECTED , \NLW_Mram_mem14_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem14_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem14_DIA<31>_UNCONNECTED , \NLW_Mram_mem14_DIA<30>_UNCONNECTED , \NLW_Mram_mem14_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<28>_UNCONNECTED , \NLW_Mram_mem14_DIA<27>_UNCONNECTED , \NLW_Mram_mem14_DIA<26>_UNCONNECTED , \NLW_Mram_mem14_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<24>_UNCONNECTED , \NLW_Mram_mem14_DIA<23>_UNCONNECTED , \NLW_Mram_mem14_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<21>_UNCONNECTED , \NLW_Mram_mem14_DIA<20>_UNCONNECTED , \NLW_Mram_mem14_DIA<19>_UNCONNECTED , \NLW_Mram_mem14_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<17>_UNCONNECTED , \NLW_Mram_mem14_DIA<16>_UNCONNECTED , \NLW_Mram_mem14_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<14>_UNCONNECTED , \NLW_Mram_mem14_DIA<13>_UNCONNECTED , \NLW_Mram_mem14_DIA<12>_UNCONNECTED , \NLW_Mram_mem14_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<10>_UNCONNECTED , \NLW_Mram_mem14_DIA<9>_UNCONNECTED , \NLW_Mram_mem14_DIA<8>_UNCONNECTED , \NLW_Mram_mem14_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem14_DIA<6>_UNCONNECTED , \NLW_Mram_mem14_DIA<5>_UNCONNECTED , \NLW_Mram_mem14_DIA<4>_UNCONNECTED , \NLW_Mram_mem14_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem14_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h04100011095006438000002091027022C00383FEA95400FFFA0000080C059034 ),
    .INIT_01 ( 256'hF0055B03F55408CC0204497200002000000256C80201B00154250C0060015502 ),
    .INIT_02 ( 256'h00097009C34524900C9309081300013011202140C4A011031446280A0240080B ),
    .INIT_03 ( 256'h0000400C04810033C1810034020014F805200220202550228389044944000032 ),
    .INIT_04 ( 256'h30A080C400741003001000001000000D0005000D090C2002005528080003003E ),
    .INIT_05 ( 256'h0C8CACBF40362E038061E2B3801479010CC1CB8383014B30F031FFFF40D00400 ),
    .INIT_06 ( 256'hC4414106C0001801D08000611094830011206C14F0DD8B000155C4830C10700C ),
    .INIT_07 ( 256'h80054180010832088640001C48040190811030004108B203428555D308E14953 ),
    .INIT_08 ( 256'h08814101D0F0000008C84400000800203800404000820C032020001C48080190 ),
    .INIT_09 ( 256'h4A03B031888E320C084DCB93021D083F200620A244931044082330C4C64D320D ),
    .INIT_0A ( 256'h491300C30A058A0830C00A0760157A9420094CF4CC08200C4213B00454203400 ),
    .INIT_0B ( 256'h000622058C411145400400304455355AA0041800F01483440002000044803254 ),
    .INIT_0C ( 256'h008A02000250000020500200000A008800C8482080800D3000C64458201A15A8 ),
    .INIT_0D ( 256'h0C005040B40308002CE800038000000801308000088000402C30003800020802 ),
    .INIT_0E ( 256'h000410E8C081543380480000C1E002E144000780003000414A2003081511C044 ),
    .INIT_0F ( 256'h64005003406E1B8EC0C24360140440EC4AD008C8BC42000FD035500E10000000 ),
    .INIT_10 ( 256'hCCFA028073E8A043303010054AFF005502202F0508050430205C24345800C080 ),
    .INIT_11 ( 256'hC0030108304300500000100140000001450000000513C040A01053E8B820C005 ),
    .INIT_12 ( 256'h3C10019310408D024324405C3081106003030303030303030330030303030300 ),
    .INIT_13 ( 256'h1010C16946342231883096618A0088000010FAA28101002000E0100034040480 ),
    .INIT_14 ( 256'h080214208C01920BC0082255330361119824C09B21FE44314065024309A91103 ),
    .INIT_15 ( 256'h08156150010835042E0215100A003001100940210027314402103215610F0F04 ),
    .INIT_16 ( 256'h0024448AC004202F1062002080023820012002BA104B6400F000157FFA8D5C00 ),
    .INIT_17 ( 256'h54034000C5055AAFF4C0000C200040000EC54040C841074008A4800E688DC801 ),
    .INIT_18 ( 256'h090040240C4030800C0B611023162403C01811304003C5801200200020030020 ),
    .INIT_19 ( 256'hBA1F33C9600D4FCF090B4242D200000000000000030000040E04000075004C02 ),
    .INIT_1A ( 256'hB206C9411C816C4096C4CFF131F04730C47CC06AAA8AD00279809E50390002FC ),
    .INIT_1B ( 256'h2154F45424855E75507971542514959243491524B4910B45537D526D98340101 ),
    .INIT_1C ( 256'hD5403140B1140D3CCC622703002F240C0C7F339F2E809F1E6800012307C1A004 ),
    .INIT_1D ( 256'h2132901554454073B2040CA2280C866402B7C9DD24D325D23200F5400500C101 ),
    .INIT_1E ( 256'h8AAA4554000000002AA8155400000000A242423E0170400251C940724B259084 ),
    .INIT_1F ( 256'h000000000000000000000000000000000000000000000000000000AAABCAAABE ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h4F18E718E5B24E4DB0E71A4DB0E71B18E5B24DB24F18E4E71A4DB00000000000 ),
    .INIT_22 ( 256'h1A4DB24DB0E71B18E5B24F18E5B24E4DB0E718E71A4DB1B24F18E4E71A4DB1B2 ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000020000000000001B24F18E4E7 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem13 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem13_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem13_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem13_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem13_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem13_DIPA<3>_UNCONNECTED , \NLW_Mram_mem13_DIPA<2>_UNCONNECTED , \NLW_Mram_mem13_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem13_DOA<31>_UNCONNECTED , \NLW_Mram_mem13_DOA<30>_UNCONNECTED , \NLW_Mram_mem13_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<28>_UNCONNECTED , \NLW_Mram_mem13_DOA<27>_UNCONNECTED , \NLW_Mram_mem13_DOA<26>_UNCONNECTED , \NLW_Mram_mem13_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<24>_UNCONNECTED , \NLW_Mram_mem13_DOA<23>_UNCONNECTED , \NLW_Mram_mem13_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<21>_UNCONNECTED , \NLW_Mram_mem13_DOA<20>_UNCONNECTED , \NLW_Mram_mem13_DOA<19>_UNCONNECTED , \NLW_Mram_mem13_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<17>_UNCONNECTED , \NLW_Mram_mem13_DOA<16>_UNCONNECTED , \NLW_Mram_mem13_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<14>_UNCONNECTED , \NLW_Mram_mem13_DOA<13>_UNCONNECTED , \NLW_Mram_mem13_DOA<12>_UNCONNECTED , \NLW_Mram_mem13_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<10>_UNCONNECTED , \NLW_Mram_mem13_DOA<9>_UNCONNECTED , \NLW_Mram_mem13_DOA<8>_UNCONNECTED , \NLW_Mram_mem13_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOA<6>_UNCONNECTED , \NLW_Mram_mem13_DOA<5>_UNCONNECTED , \NLW_Mram_mem13_DOA<4>_UNCONNECTED , \NLW_Mram_mem13_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[25], basesoc_rom_bus_dat_r[24]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem13_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem13_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem13_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem13_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem13_DIB<31>_UNCONNECTED , \NLW_Mram_mem13_DIB<30>_UNCONNECTED , \NLW_Mram_mem13_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<28>_UNCONNECTED , \NLW_Mram_mem13_DIB<27>_UNCONNECTED , \NLW_Mram_mem13_DIB<26>_UNCONNECTED , \NLW_Mram_mem13_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<24>_UNCONNECTED , \NLW_Mram_mem13_DIB<23>_UNCONNECTED , \NLW_Mram_mem13_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<21>_UNCONNECTED , \NLW_Mram_mem13_DIB<20>_UNCONNECTED , \NLW_Mram_mem13_DIB<19>_UNCONNECTED , \NLW_Mram_mem13_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<17>_UNCONNECTED , \NLW_Mram_mem13_DIB<16>_UNCONNECTED , \NLW_Mram_mem13_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<14>_UNCONNECTED , \NLW_Mram_mem13_DIB<13>_UNCONNECTED , \NLW_Mram_mem13_DIB<12>_UNCONNECTED , \NLW_Mram_mem13_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<10>_UNCONNECTED , \NLW_Mram_mem13_DIB<9>_UNCONNECTED , \NLW_Mram_mem13_DIB<8>_UNCONNECTED , \NLW_Mram_mem13_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIB<6>_UNCONNECTED , \NLW_Mram_mem13_DIB<5>_UNCONNECTED , \NLW_Mram_mem13_DIB<4>_UNCONNECTED , \NLW_Mram_mem13_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIB<2>_UNCONNECTED , \NLW_Mram_mem13_DIB<1>_UNCONNECTED , \NLW_Mram_mem13_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem13_DOPA<3>_UNCONNECTED , \NLW_Mram_mem13_DOPA<2>_UNCONNECTED , \NLW_Mram_mem13_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem13_DIPB<3>_UNCONNECTED , \NLW_Mram_mem13_DIPB<2>_UNCONNECTED , \NLW_Mram_mem13_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem13_DOPB<3>_UNCONNECTED , \NLW_Mram_mem13_DOPB<2>_UNCONNECTED , \NLW_Mram_mem13_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem13_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem13_DOB<31>_UNCONNECTED , \NLW_Mram_mem13_DOB<30>_UNCONNECTED , \NLW_Mram_mem13_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<28>_UNCONNECTED , \NLW_Mram_mem13_DOB<27>_UNCONNECTED , \NLW_Mram_mem13_DOB<26>_UNCONNECTED , \NLW_Mram_mem13_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<24>_UNCONNECTED , \NLW_Mram_mem13_DOB<23>_UNCONNECTED , \NLW_Mram_mem13_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<21>_UNCONNECTED , \NLW_Mram_mem13_DOB<20>_UNCONNECTED , \NLW_Mram_mem13_DOB<19>_UNCONNECTED , \NLW_Mram_mem13_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<17>_UNCONNECTED , \NLW_Mram_mem13_DOB<16>_UNCONNECTED , \NLW_Mram_mem13_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<14>_UNCONNECTED , \NLW_Mram_mem13_DOB<13>_UNCONNECTED , \NLW_Mram_mem13_DOB<12>_UNCONNECTED , \NLW_Mram_mem13_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<10>_UNCONNECTED , \NLW_Mram_mem13_DOB<9>_UNCONNECTED , \NLW_Mram_mem13_DOB<8>_UNCONNECTED , \NLW_Mram_mem13_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem13_DOB<6>_UNCONNECTED , \NLW_Mram_mem13_DOB<5>_UNCONNECTED , \NLW_Mram_mem13_DOB<4>_UNCONNECTED , \NLW_Mram_mem13_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem13_DOB<2>_UNCONNECTED , \NLW_Mram_mem13_DOB<1>_UNCONNECTED , \NLW_Mram_mem13_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem13_WEB<3>_UNCONNECTED , \NLW_Mram_mem13_WEB<2>_UNCONNECTED , \NLW_Mram_mem13_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem13_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem13_DIA<31>_UNCONNECTED , \NLW_Mram_mem13_DIA<30>_UNCONNECTED , \NLW_Mram_mem13_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<28>_UNCONNECTED , \NLW_Mram_mem13_DIA<27>_UNCONNECTED , \NLW_Mram_mem13_DIA<26>_UNCONNECTED , \NLW_Mram_mem13_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<24>_UNCONNECTED , \NLW_Mram_mem13_DIA<23>_UNCONNECTED , \NLW_Mram_mem13_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<21>_UNCONNECTED , \NLW_Mram_mem13_DIA<20>_UNCONNECTED , \NLW_Mram_mem13_DIA<19>_UNCONNECTED , \NLW_Mram_mem13_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<17>_UNCONNECTED , \NLW_Mram_mem13_DIA<16>_UNCONNECTED , \NLW_Mram_mem13_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<14>_UNCONNECTED , \NLW_Mram_mem13_DIA<13>_UNCONNECTED , \NLW_Mram_mem13_DIA<12>_UNCONNECTED , \NLW_Mram_mem13_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<10>_UNCONNECTED , \NLW_Mram_mem13_DIA<9>_UNCONNECTED , \NLW_Mram_mem13_DIA<8>_UNCONNECTED , \NLW_Mram_mem13_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem13_DIA<6>_UNCONNECTED , \NLW_Mram_mem13_DIA<5>_UNCONNECTED , \NLW_Mram_mem13_DIA<4>_UNCONNECTED , \NLW_Mram_mem13_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem13_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0CCF38C8E00C0DC0C0FCE00007C0ECC0C30C0393939393FF0FFA540905108411 ),
    .INIT_01 ( 256'hB1B1B40295428147CD23203C00FC00C033006E80A082106C7A643000308150A0 ),
    .INIT_02 ( 256'h3303E001478608E04480200C81706CF00CC30D74C5E10C32D48315030C003301 ),
    .INIT_03 ( 256'h3C10C0053003C0735803C10C034C149DC534C22137250A2030CD23203222D030 ),
    .INIT_04 ( 256'h903802021B668336ACC3AED2C023FEC4CC04CC04818008201B1B04083CC3403B ),
    .INIT_05 ( 256'h06C848068C350682E20242820708D70A388245F245C2C50CD402A9542820012E ),
    .INIT_06 ( 256'hCC02008260C04C00800700300F84038A301E0480FC9646003802A0A09F80E005 ),
    .INIT_07 ( 256'hC0010280038A1884C3024000000000800080C000238A33129607C08007C0C680 ),
    .INIT_08 ( 256'h0400800080E000238048C18030C002F30003B0C000238A331C3F000000000080 ),
    .INIT_09 ( 256'h2101711140C2313780C2C5F204060506228504D08CA101004301318042083034 ),
    .INIT_0A ( 256'h0E170E78EE380F32F3C0000AA0D50A002033804CC880D084A1319884BA323C18 ),
    .INIT_0B ( 256'h022402818038CCA0710ACF7E332001B1B382D8CB51848A33AE3E309E2A100212 ),
    .INIT_0C ( 256'h00030000C0ACCC3000AC01030CC3004C02ECC03000C08D38368404E8CA431EC1 ),
    .INIT_0D ( 256'h88084802333D0F333CE733308333C330C00003020802881B2E3B028C20030C0C ),
    .INIT_0E ( 256'h1082F03CE02C6E0B00113090CEC0333080133B00C381002121200FC2C631C0C2 ),
    .INIT_0F ( 256'h440E9C0900CFB322C4300C781430830F03D0000C3C02000A41254A0848230130 ),
    .INIT_10 ( 256'hE70F0BC0CC3CF02F80889083431B1B1BC3CCFF200F25C3F03C98C4C7032FC0F2 ),
    .INIT_11 ( 256'hEE33C1836F5B0B08CC83D8002A2FBE3280A8BEF8CA02020B8D40CC3CBC32C00B ),
    .INIT_12 ( 256'h800E08200F2028E00808CC0A32088226337B33DB337B33DB336E33FA33FA33E0 ),
    .INIT_13 ( 256'h1CD0DE503031B0F3003840000F100D00003A0FF1808E080800030B008400BA00 ),
    .INIT_14 ( 256'hA56802800F312003F0D2034800CF00000A373B434D3342320BC0303334C0381F ),
    .INIT_15 ( 256'h02C6C00400C034028E00C634D2C822364030280018C0B615CC0A00C6C00FBF10 ),
    .INIT_16 ( 256'h03D20B738FC0FC2DABE2C0AF13333F2C4CBCCC0E23374D00F808EA550A040402 ),
    .INIT_17 ( 256'h430930018401B1B1B400F32F2F0C133CCFC400329F0237F708A31C3E82908B4C ),
    .INIT_18 ( 256'h3BB08002801AD082823120032DAF7E4F61CF5320048F84CCCC3A3F3023E3C8BC ),
    .INIT_19 ( 256'h5515154110054545155545555108000AFC0F03BDC0E820F13C0063C2F3B2CF3C ),
    .INIT_1A ( 256'h5015400054500544405405100010015000100000000154511554455514155154 ),
    .INIT_1B ( 256'h4001500045000154015510015400414100040410504505000510005415541455 ),
    .INIT_1C ( 256'h1101550055144514441111115455144405551555114055155400051115455001 ),
    .INIT_1D ( 256'h5051550005000155515544511444451144514545144155411555150544055401 ),
    .INIT_1E ( 256'h0000000000000000001400140000000051514154510145054441545145555455 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000005554055540 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h57FEABFEA801555402ABFD5402ABFFFEA801540157FEAAABFD54000000000000 ),
    .INIT_22 ( 256'hFD54015402ABFFFEA80157FEA801555402ABFEABFD54000157FEAAABFD540001 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000100000000000040157FEAAAB ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem12 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem12_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem12_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem12_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem12_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem12_DIPA<3>_UNCONNECTED , \NLW_Mram_mem12_DIPA<2>_UNCONNECTED , \NLW_Mram_mem12_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem12_DOA<31>_UNCONNECTED , \NLW_Mram_mem12_DOA<30>_UNCONNECTED , \NLW_Mram_mem12_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<28>_UNCONNECTED , \NLW_Mram_mem12_DOA<27>_UNCONNECTED , \NLW_Mram_mem12_DOA<26>_UNCONNECTED , \NLW_Mram_mem12_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<24>_UNCONNECTED , \NLW_Mram_mem12_DOA<23>_UNCONNECTED , \NLW_Mram_mem12_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<21>_UNCONNECTED , \NLW_Mram_mem12_DOA<20>_UNCONNECTED , \NLW_Mram_mem12_DOA<19>_UNCONNECTED , \NLW_Mram_mem12_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<17>_UNCONNECTED , \NLW_Mram_mem12_DOA<16>_UNCONNECTED , \NLW_Mram_mem12_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<14>_UNCONNECTED , \NLW_Mram_mem12_DOA<13>_UNCONNECTED , \NLW_Mram_mem12_DOA<12>_UNCONNECTED , \NLW_Mram_mem12_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<10>_UNCONNECTED , \NLW_Mram_mem12_DOA<9>_UNCONNECTED , \NLW_Mram_mem12_DOA<8>_UNCONNECTED , \NLW_Mram_mem12_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOA<6>_UNCONNECTED , \NLW_Mram_mem12_DOA<5>_UNCONNECTED , \NLW_Mram_mem12_DOA<4>_UNCONNECTED , \NLW_Mram_mem12_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[23], basesoc_rom_bus_dat_r[22]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem12_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem12_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem12_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem12_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem12_DIB<31>_UNCONNECTED , \NLW_Mram_mem12_DIB<30>_UNCONNECTED , \NLW_Mram_mem12_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<28>_UNCONNECTED , \NLW_Mram_mem12_DIB<27>_UNCONNECTED , \NLW_Mram_mem12_DIB<26>_UNCONNECTED , \NLW_Mram_mem12_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<24>_UNCONNECTED , \NLW_Mram_mem12_DIB<23>_UNCONNECTED , \NLW_Mram_mem12_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<21>_UNCONNECTED , \NLW_Mram_mem12_DIB<20>_UNCONNECTED , \NLW_Mram_mem12_DIB<19>_UNCONNECTED , \NLW_Mram_mem12_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<17>_UNCONNECTED , \NLW_Mram_mem12_DIB<16>_UNCONNECTED , \NLW_Mram_mem12_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<14>_UNCONNECTED , \NLW_Mram_mem12_DIB<13>_UNCONNECTED , \NLW_Mram_mem12_DIB<12>_UNCONNECTED , \NLW_Mram_mem12_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<10>_UNCONNECTED , \NLW_Mram_mem12_DIB<9>_UNCONNECTED , \NLW_Mram_mem12_DIB<8>_UNCONNECTED , \NLW_Mram_mem12_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIB<6>_UNCONNECTED , \NLW_Mram_mem12_DIB<5>_UNCONNECTED , \NLW_Mram_mem12_DIB<4>_UNCONNECTED , \NLW_Mram_mem12_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIB<2>_UNCONNECTED , \NLW_Mram_mem12_DIB<1>_UNCONNECTED , \NLW_Mram_mem12_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem12_DOPA<3>_UNCONNECTED , \NLW_Mram_mem12_DOPA<2>_UNCONNECTED , \NLW_Mram_mem12_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem12_DIPB<3>_UNCONNECTED , \NLW_Mram_mem12_DIPB<2>_UNCONNECTED , \NLW_Mram_mem12_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem12_DOPB<3>_UNCONNECTED , \NLW_Mram_mem12_DOPB<2>_UNCONNECTED , \NLW_Mram_mem12_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem12_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem12_DOB<31>_UNCONNECTED , \NLW_Mram_mem12_DOB<30>_UNCONNECTED , \NLW_Mram_mem12_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<28>_UNCONNECTED , \NLW_Mram_mem12_DOB<27>_UNCONNECTED , \NLW_Mram_mem12_DOB<26>_UNCONNECTED , \NLW_Mram_mem12_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<24>_UNCONNECTED , \NLW_Mram_mem12_DOB<23>_UNCONNECTED , \NLW_Mram_mem12_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<21>_UNCONNECTED , \NLW_Mram_mem12_DOB<20>_UNCONNECTED , \NLW_Mram_mem12_DOB<19>_UNCONNECTED , \NLW_Mram_mem12_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<17>_UNCONNECTED , \NLW_Mram_mem12_DOB<16>_UNCONNECTED , \NLW_Mram_mem12_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<14>_UNCONNECTED , \NLW_Mram_mem12_DOB<13>_UNCONNECTED , \NLW_Mram_mem12_DOB<12>_UNCONNECTED , \NLW_Mram_mem12_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<10>_UNCONNECTED , \NLW_Mram_mem12_DOB<9>_UNCONNECTED , \NLW_Mram_mem12_DOB<8>_UNCONNECTED , \NLW_Mram_mem12_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem12_DOB<6>_UNCONNECTED , \NLW_Mram_mem12_DOB<5>_UNCONNECTED , \NLW_Mram_mem12_DOB<4>_UNCONNECTED , \NLW_Mram_mem12_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem12_DOB<2>_UNCONNECTED , \NLW_Mram_mem12_DOB<1>_UNCONNECTED , \NLW_Mram_mem12_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem12_WEB<3>_UNCONNECTED , \NLW_Mram_mem12_WEB<2>_UNCONNECTED , \NLW_Mram_mem12_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem12_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem12_DIA<31>_UNCONNECTED , \NLW_Mram_mem12_DIA<30>_UNCONNECTED , \NLW_Mram_mem12_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<28>_UNCONNECTED , \NLW_Mram_mem12_DIA<27>_UNCONNECTED , \NLW_Mram_mem12_DIA<26>_UNCONNECTED , \NLW_Mram_mem12_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<24>_UNCONNECTED , \NLW_Mram_mem12_DIA<23>_UNCONNECTED , \NLW_Mram_mem12_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<21>_UNCONNECTED , \NLW_Mram_mem12_DIA<20>_UNCONNECTED , \NLW_Mram_mem12_DIA<19>_UNCONNECTED , \NLW_Mram_mem12_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<17>_UNCONNECTED , \NLW_Mram_mem12_DIA<16>_UNCONNECTED , \NLW_Mram_mem12_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<14>_UNCONNECTED , \NLW_Mram_mem12_DIA<13>_UNCONNECTED , \NLW_Mram_mem12_DIA<12>_UNCONNECTED , \NLW_Mram_mem12_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<10>_UNCONNECTED , \NLW_Mram_mem12_DIA<9>_UNCONNECTED , \NLW_Mram_mem12_DIA<8>_UNCONNECTED , \NLW_Mram_mem12_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem12_DIA<6>_UNCONNECTED , \NLW_Mram_mem12_DIA<5>_UNCONNECTED , \NLW_Mram_mem12_DIA<4>_UNCONNECTED , \NLW_Mram_mem12_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem12_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h401E648880100100006DB00040840880C0282000000000E44E4EE50404200400 ),
    .INIT_01 ( 256'h0000000139391147990200340010010004000000444400000013220C02924E44 ),
    .INIT_02 ( 256'h00000011030040040044000C2525257004C31C9004340421CC0054024C000400 ),
    .INIT_03 ( 256'h760040047C4B40950A4B425001181454851182201224E460419B220003FBC400 ),
    .INIT_04 ( 256'h80150002004063301C825DA1EC17F8E0C804C006500150100000100974A30014 ),
    .INIT_05 ( 256'h110450110C541101010101210410440930010441044104104403939391140002 ),
    .INIT_06 ( 256'h50C1000100401000400400101D500104101C100D7035040160126CA13D804004 ),
    .INIT_07 ( 256'h40010100010410405BE1000401100040004040004104101514546AC353C384C3 ),
    .INIT_08 ( 256'h0000400040400041000540000401021010004040004104101535800401100040 ),
    .INIT_09 ( 256'h0001700140050014000400000000000000000000004001000640010004000010 ),
    .INIT_0A ( 256'h01400820806D0A63828000000024E44010000000108040000000000010000400 ),
    .INIT_0B ( 256'h194011051432FC3457435808AE04000004C9D35846001933085B408222193629 ),
    .INIT_0C ( 256'h40035040500C8800040D01520002505C03F450600050CD00070400081C100080 ),
    .INIT_0D ( 256'h840425C0122D01733CE57331D0015330C15005020502CC001C39410520000940 ),
    .INIT_0E ( 256'h00421524400000270800314068C236200203A308D6800094C13403000001C009 ),
    .INIT_0F ( 256'h19101C08001F1307C0101C307014070B01D0201CA800000EF4192400492B4030 ),
    .INIT_10 ( 256'hC54E1040153910031105C5CC0000000081C81F2F036187F00DC6D1C3121FC036 ),
    .INIT_11 ( 256'hFC2BD0C2C23F0700E1038C00202B24200080AC908004020B5F0015393401C000 ),
    .INIT_12 ( 256'h050200040000000010000002700C82180BB30BE23B813B203BBC0BF20BF10BC0 ),
    .INIT_13 ( 256'h4CC0CC002056B0F4013200080940080000074E44C00108110015000105410601 ),
    .INIT_14 ( 256'h452079001FB70003F6F0030008BB000006303803081300340B00303370C0001F ),
    .INIT_15 ( 256'h000003F40300334905400004C00011B1903391400019B4864C644000060F5F4C ),
    .INIT_16 ( 256'h04DF01480061013CA8F00008007438000CB9D30707E40000F80C24E4E447F400 ),
    .INIT_17 ( 256'hF20120005F00000000C0340E3E1CC6648DDF0000300087512C92060E44445C27 ),
    .INIT_18 ( 256'h7B800009100200011111100080EC044F6936011000175F50FD3A1E302063C89D ),
    .INIT_19 ( 256'hEF0A2A8FF32FCE8E2BFE4AEF915C400AF95994A4A46360E06D0000D0FBB4DE18 ),
    .INIT_1A ( 256'h02AC0FBAE0BBEA8ABEA8659B1E9ACDDAACDAAAC00008A8E2AAB8AABE3AEFB3A8 ),
    .INIT_1B ( 256'hB3FEAFFCAB8FE6E7F2ABA3FEEFFC2C30ADC2B30A8C2AA9CFFAABF2BAAAB8EEAA ),
    .INIT_1C ( 256'hBBAAEAABAA8C8B28BCA2382FA8AA1BBA0EBA2AAA3BE0BA3AFA00CF3A3A8EE80E ),
    .INIT_1D ( 256'hEA62AA3FFAFFCBBAA3EB8CF33CCCCEBB8EAA87AB2AAAEAAA2EAE9EAAAEABAAA2 ),
    .INIT_1E ( 256'h00000001555400010001000141540080A08232BAA3AEE82AAACAA8A38AFEA8EA ),
    .INIT_1F ( 256'h000000000000000000000000000000000000000000000000000000FEABC5403C ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hA957FD57FC02AAA803FD56A803FD5557FC02A802A957FFFD56A8000000000000 ),
    .INIT_22 ( 256'h56A802A803FD5557FC02A957FC02AAA803FD57FD56A80002A957FFFD56A80002 ),
    .INIT_23 ( 256'h00000000000000000000000000000000000000003000000000000402A957FFFD ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem11 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem11_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem11_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem11_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem11_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem11_DIPA<3>_UNCONNECTED , \NLW_Mram_mem11_DIPA<2>_UNCONNECTED , \NLW_Mram_mem11_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem11_DOA<31>_UNCONNECTED , \NLW_Mram_mem11_DOA<30>_UNCONNECTED , \NLW_Mram_mem11_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<28>_UNCONNECTED , \NLW_Mram_mem11_DOA<27>_UNCONNECTED , \NLW_Mram_mem11_DOA<26>_UNCONNECTED , \NLW_Mram_mem11_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<24>_UNCONNECTED , \NLW_Mram_mem11_DOA<23>_UNCONNECTED , \NLW_Mram_mem11_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<21>_UNCONNECTED , \NLW_Mram_mem11_DOA<20>_UNCONNECTED , \NLW_Mram_mem11_DOA<19>_UNCONNECTED , \NLW_Mram_mem11_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<17>_UNCONNECTED , \NLW_Mram_mem11_DOA<16>_UNCONNECTED , \NLW_Mram_mem11_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<14>_UNCONNECTED , \NLW_Mram_mem11_DOA<13>_UNCONNECTED , \NLW_Mram_mem11_DOA<12>_UNCONNECTED , \NLW_Mram_mem11_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<10>_UNCONNECTED , \NLW_Mram_mem11_DOA<9>_UNCONNECTED , \NLW_Mram_mem11_DOA<8>_UNCONNECTED , \NLW_Mram_mem11_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOA<6>_UNCONNECTED , \NLW_Mram_mem11_DOA<5>_UNCONNECTED , \NLW_Mram_mem11_DOA<4>_UNCONNECTED , \NLW_Mram_mem11_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[21], basesoc_rom_bus_dat_r[20]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem11_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem11_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem11_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem11_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem11_DIB<31>_UNCONNECTED , \NLW_Mram_mem11_DIB<30>_UNCONNECTED , \NLW_Mram_mem11_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<28>_UNCONNECTED , \NLW_Mram_mem11_DIB<27>_UNCONNECTED , \NLW_Mram_mem11_DIB<26>_UNCONNECTED , \NLW_Mram_mem11_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<24>_UNCONNECTED , \NLW_Mram_mem11_DIB<23>_UNCONNECTED , \NLW_Mram_mem11_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<21>_UNCONNECTED , \NLW_Mram_mem11_DIB<20>_UNCONNECTED , \NLW_Mram_mem11_DIB<19>_UNCONNECTED , \NLW_Mram_mem11_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<17>_UNCONNECTED , \NLW_Mram_mem11_DIB<16>_UNCONNECTED , \NLW_Mram_mem11_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<14>_UNCONNECTED , \NLW_Mram_mem11_DIB<13>_UNCONNECTED , \NLW_Mram_mem11_DIB<12>_UNCONNECTED , \NLW_Mram_mem11_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<10>_UNCONNECTED , \NLW_Mram_mem11_DIB<9>_UNCONNECTED , \NLW_Mram_mem11_DIB<8>_UNCONNECTED , \NLW_Mram_mem11_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIB<6>_UNCONNECTED , \NLW_Mram_mem11_DIB<5>_UNCONNECTED , \NLW_Mram_mem11_DIB<4>_UNCONNECTED , \NLW_Mram_mem11_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIB<2>_UNCONNECTED , \NLW_Mram_mem11_DIB<1>_UNCONNECTED , \NLW_Mram_mem11_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem11_DOPA<3>_UNCONNECTED , \NLW_Mram_mem11_DOPA<2>_UNCONNECTED , \NLW_Mram_mem11_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem11_DIPB<3>_UNCONNECTED , \NLW_Mram_mem11_DIPB<2>_UNCONNECTED , \NLW_Mram_mem11_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem11_DOPB<3>_UNCONNECTED , \NLW_Mram_mem11_DOPB<2>_UNCONNECTED , \NLW_Mram_mem11_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem11_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem11_DOB<31>_UNCONNECTED , \NLW_Mram_mem11_DOB<30>_UNCONNECTED , \NLW_Mram_mem11_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<28>_UNCONNECTED , \NLW_Mram_mem11_DOB<27>_UNCONNECTED , \NLW_Mram_mem11_DOB<26>_UNCONNECTED , \NLW_Mram_mem11_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<24>_UNCONNECTED , \NLW_Mram_mem11_DOB<23>_UNCONNECTED , \NLW_Mram_mem11_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<21>_UNCONNECTED , \NLW_Mram_mem11_DOB<20>_UNCONNECTED , \NLW_Mram_mem11_DOB<19>_UNCONNECTED , \NLW_Mram_mem11_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<17>_UNCONNECTED , \NLW_Mram_mem11_DOB<16>_UNCONNECTED , \NLW_Mram_mem11_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<14>_UNCONNECTED , \NLW_Mram_mem11_DOB<13>_UNCONNECTED , \NLW_Mram_mem11_DOB<12>_UNCONNECTED , \NLW_Mram_mem11_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<10>_UNCONNECTED , \NLW_Mram_mem11_DOB<9>_UNCONNECTED , \NLW_Mram_mem11_DOB<8>_UNCONNECTED , \NLW_Mram_mem11_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem11_DOB<6>_UNCONNECTED , \NLW_Mram_mem11_DOB<5>_UNCONNECTED , \NLW_Mram_mem11_DOB<4>_UNCONNECTED , \NLW_Mram_mem11_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem11_DOB<2>_UNCONNECTED , \NLW_Mram_mem11_DOB<1>_UNCONNECTED , \NLW_Mram_mem11_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem11_WEB<3>_UNCONNECTED , \NLW_Mram_mem11_WEB<2>_UNCONNECTED , \NLW_Mram_mem11_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem11_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem11_DIA<31>_UNCONNECTED , \NLW_Mram_mem11_DIA<30>_UNCONNECTED , \NLW_Mram_mem11_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<28>_UNCONNECTED , \NLW_Mram_mem11_DIA<27>_UNCONNECTED , \NLW_Mram_mem11_DIA<26>_UNCONNECTED , \NLW_Mram_mem11_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<24>_UNCONNECTED , \NLW_Mram_mem11_DIA<23>_UNCONNECTED , \NLW_Mram_mem11_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<21>_UNCONNECTED , \NLW_Mram_mem11_DIA<20>_UNCONNECTED , \NLW_Mram_mem11_DIA<19>_UNCONNECTED , \NLW_Mram_mem11_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<17>_UNCONNECTED , \NLW_Mram_mem11_DIA<16>_UNCONNECTED , \NLW_Mram_mem11_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<14>_UNCONNECTED , \NLW_Mram_mem11_DIA<13>_UNCONNECTED , \NLW_Mram_mem11_DIA<12>_UNCONNECTED , \NLW_Mram_mem11_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<10>_UNCONNECTED , \NLW_Mram_mem11_DIA<9>_UNCONNECTED , \NLW_Mram_mem11_DIA<8>_UNCONNECTED , \NLW_Mram_mem11_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem11_DIA<6>_UNCONNECTED , \NLW_Mram_mem11_DIA<5>_UNCONNECTED , \NLW_Mram_mem11_DIA<4>_UNCONNECTED , \NLW_Mram_mem11_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem11_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hC43111515174500004D04545014014014054000000000000000000000C000000 ),
    .INIT_01 ( 256'h00000114000003DC4455514D150057454010004500C010000261596050840000 ),
    .INIT_02 ( 256'h40001143624104100446500CFD655555544531B4055554531951010154114000 ),
    .INIT_03 ( 256'h5510161A562280C855228385055554055515552015500020D344555155555511 ),
    .INIT_04 ( 256'h4540140000FC5513155115455151144D415D4150010304504000041555514001 ),
    .INIT_05 ( 256'h0441044445310450404040404104114455404110411041041050000000354041 ),
    .INIT_06 ( 256'h2DC0605340243454015D150838C45B1C4530054B195C41475401664800001001 ),
    .INIT_07 ( 256'hD1500B465B1C7114D5534541047454025402D196C71C4538B2E3E78A8F57028A ),
    .INIT_08 ( 256'h1254105402D156C7114E208542049404345402D156C71C45355A454104745402 ),
    .INIT_09 ( 256'hC453C453D14F453F114C4110410441041041041114C453114D0453114D004531 ),
    .INIT_0A ( 256'h134115965A0005175115545450000010300014040411D114F453F114FC453D71 ),
    .INIT_0B ( 256'h4004304CAD144540D6C0641511500000001530E8E504A8865542820000002955 ),
    .INIT_0C ( 256'h55455555D959541115555755454555D4155DD55050D457050040410501410054 ),
    .INIT_0D ( 256'h5D5D001435970555145D551351529550477455151D5154001557140D15451555 ),
    .INIT_0E ( 256'h14C03111C400029555556549D455651401565155950654000355054000475A06 ),
    .INIT_0F ( 256'h77600E9C2836316C58169462565BA026284921242995956001400010D5554555 ),
    .INIT_10 ( 256'h5000400000000001440D5D54400000004445685529575D51455D754631754515 ),
    .INIT_11 ( 256'h555555455A444D55555054115517555145545D55450101056540000010404500 ),
    .INIT_12 ( 256'h0C00544004055004000111401404413455455551554555515551554555455554 ),
    .INIT_13 ( 256'h55515550103555564554401505550540000C000000134530053700540DC00C54 ),
    .INIT_14 ( 256'h4C0000015555041555504144144544444E145545859151150150111554545435 ),
    .INIT_15 ( 256'h4000116E658550100F50004D41543B233560000001377C4CD400000015555554 ),
    .INIT_16 ( 256'h54452111101581504454053056454071595510000550CE8019550000000D6E62 ),
    .INIT_17 ( 256'h516385D5D50000000565045405555505045516855815517454385150EEEEE515 ),
    .INIT_18 ( 256'h5445155000010514033B7956884A4CD1CB5D57792524D5D557D5155151115455 ),
    .INIT_19 ( 256'h4014110CC01141213C070F11C355444551551554555154515F00045555555914 ),
    .INIT_1A ( 256'h22508000484C4B2BC0B2BFF0AC3C03F800300000000DFA73145CC51707A1E110 ),
    .INIT_1B ( 256'hEBFF73FCC52FC93BF1693BF210FC00800A000000F0830D2FFF33F3C43FEA3815 ),
    .INIT_1C ( 256'h0001110200C4C0300411209C40743F34010412949040541144000A031D071081 ),
    .INIT_1D ( 256'h401B77BFC53FE504915DC00010000711C07301C0304024810150070240044C00 ),
    .INIT_1E ( 256'h0000000000000000000000001402AAA87122DA4442010899400FDCF1C804FC9F ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000009391093910 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h792ED12ED384787B86D12D2ED384787B86D12ED12C7B8784792ED00000000000 ),
    .INIT_22 ( 256'hD3847B84792ED2D12C7B8784792ED2D12C7B847B86D12D2ED3847AD12C7B8784 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000047B86D12D2E ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem10 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem10_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem10_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem10_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem10_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem10_DIPA<3>_UNCONNECTED , \NLW_Mram_mem10_DIPA<2>_UNCONNECTED , \NLW_Mram_mem10_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem10_DOA<31>_UNCONNECTED , \NLW_Mram_mem10_DOA<30>_UNCONNECTED , \NLW_Mram_mem10_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<28>_UNCONNECTED , \NLW_Mram_mem10_DOA<27>_UNCONNECTED , \NLW_Mram_mem10_DOA<26>_UNCONNECTED , \NLW_Mram_mem10_DOA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<24>_UNCONNECTED , \NLW_Mram_mem10_DOA<23>_UNCONNECTED , \NLW_Mram_mem10_DOA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<21>_UNCONNECTED , \NLW_Mram_mem10_DOA<20>_UNCONNECTED , \NLW_Mram_mem10_DOA<19>_UNCONNECTED , \NLW_Mram_mem10_DOA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<17>_UNCONNECTED , \NLW_Mram_mem10_DOA<16>_UNCONNECTED , \NLW_Mram_mem10_DOA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<14>_UNCONNECTED , \NLW_Mram_mem10_DOA<13>_UNCONNECTED , \NLW_Mram_mem10_DOA<12>_UNCONNECTED , \NLW_Mram_mem10_DOA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<10>_UNCONNECTED , \NLW_Mram_mem10_DOA<9>_UNCONNECTED , \NLW_Mram_mem10_DOA<8>_UNCONNECTED , \NLW_Mram_mem10_DOA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOA<6>_UNCONNECTED , \NLW_Mram_mem10_DOA<5>_UNCONNECTED , \NLW_Mram_mem10_DOA<4>_UNCONNECTED , \NLW_Mram_mem10_DOA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[19], basesoc_rom_bus_dat_r[18]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem10_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem10_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<4>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_mem10_ADDRB<1>_UNCONNECTED , \NLW_Mram_mem10_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem10_DIB<31>_UNCONNECTED , \NLW_Mram_mem10_DIB<30>_UNCONNECTED , \NLW_Mram_mem10_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<28>_UNCONNECTED , \NLW_Mram_mem10_DIB<27>_UNCONNECTED , \NLW_Mram_mem10_DIB<26>_UNCONNECTED , \NLW_Mram_mem10_DIB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<24>_UNCONNECTED , \NLW_Mram_mem10_DIB<23>_UNCONNECTED , \NLW_Mram_mem10_DIB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<21>_UNCONNECTED , \NLW_Mram_mem10_DIB<20>_UNCONNECTED , \NLW_Mram_mem10_DIB<19>_UNCONNECTED , \NLW_Mram_mem10_DIB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<17>_UNCONNECTED , \NLW_Mram_mem10_DIB<16>_UNCONNECTED , \NLW_Mram_mem10_DIB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<14>_UNCONNECTED , \NLW_Mram_mem10_DIB<13>_UNCONNECTED , \NLW_Mram_mem10_DIB<12>_UNCONNECTED , \NLW_Mram_mem10_DIB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<10>_UNCONNECTED , \NLW_Mram_mem10_DIB<9>_UNCONNECTED , \NLW_Mram_mem10_DIB<8>_UNCONNECTED , \NLW_Mram_mem10_DIB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIB<6>_UNCONNECTED , \NLW_Mram_mem10_DIB<5>_UNCONNECTED , \NLW_Mram_mem10_DIB<4>_UNCONNECTED , \NLW_Mram_mem10_DIB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIB<2>_UNCONNECTED , \NLW_Mram_mem10_DIB<1>_UNCONNECTED , \NLW_Mram_mem10_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem10_DOPA<3>_UNCONNECTED , \NLW_Mram_mem10_DOPA<2>_UNCONNECTED , \NLW_Mram_mem10_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem10_DIPB<3>_UNCONNECTED , \NLW_Mram_mem10_DIPB<2>_UNCONNECTED , \NLW_Mram_mem10_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem10_DOPB<3>_UNCONNECTED , \NLW_Mram_mem10_DOPB<2>_UNCONNECTED , \NLW_Mram_mem10_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem10_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem10_DOB<31>_UNCONNECTED , \NLW_Mram_mem10_DOB<30>_UNCONNECTED , \NLW_Mram_mem10_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<28>_UNCONNECTED , \NLW_Mram_mem10_DOB<27>_UNCONNECTED , \NLW_Mram_mem10_DOB<26>_UNCONNECTED , \NLW_Mram_mem10_DOB<25>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<24>_UNCONNECTED , \NLW_Mram_mem10_DOB<23>_UNCONNECTED , \NLW_Mram_mem10_DOB<22>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<21>_UNCONNECTED , \NLW_Mram_mem10_DOB<20>_UNCONNECTED , \NLW_Mram_mem10_DOB<19>_UNCONNECTED , \NLW_Mram_mem10_DOB<18>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<17>_UNCONNECTED , \NLW_Mram_mem10_DOB<16>_UNCONNECTED , \NLW_Mram_mem10_DOB<15>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<14>_UNCONNECTED , \NLW_Mram_mem10_DOB<13>_UNCONNECTED , \NLW_Mram_mem10_DOB<12>_UNCONNECTED , \NLW_Mram_mem10_DOB<11>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<10>_UNCONNECTED , \NLW_Mram_mem10_DOB<9>_UNCONNECTED , \NLW_Mram_mem10_DOB<8>_UNCONNECTED , \NLW_Mram_mem10_DOB<7>_UNCONNECTED 
, \NLW_Mram_mem10_DOB<6>_UNCONNECTED , \NLW_Mram_mem10_DOB<5>_UNCONNECTED , \NLW_Mram_mem10_DOB<4>_UNCONNECTED , \NLW_Mram_mem10_DOB<3>_UNCONNECTED , 
\NLW_Mram_mem10_DOB<2>_UNCONNECTED , \NLW_Mram_mem10_DOB<1>_UNCONNECTED , \NLW_Mram_mem10_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem10_WEB<3>_UNCONNECTED , \NLW_Mram_mem10_WEB<2>_UNCONNECTED , \NLW_Mram_mem10_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem10_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem10_DIA<31>_UNCONNECTED , \NLW_Mram_mem10_DIA<30>_UNCONNECTED , \NLW_Mram_mem10_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<28>_UNCONNECTED , \NLW_Mram_mem10_DIA<27>_UNCONNECTED , \NLW_Mram_mem10_DIA<26>_UNCONNECTED , \NLW_Mram_mem10_DIA<25>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<24>_UNCONNECTED , \NLW_Mram_mem10_DIA<23>_UNCONNECTED , \NLW_Mram_mem10_DIA<22>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<21>_UNCONNECTED , \NLW_Mram_mem10_DIA<20>_UNCONNECTED , \NLW_Mram_mem10_DIA<19>_UNCONNECTED , \NLW_Mram_mem10_DIA<18>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<17>_UNCONNECTED , \NLW_Mram_mem10_DIA<16>_UNCONNECTED , \NLW_Mram_mem10_DIA<15>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<14>_UNCONNECTED , \NLW_Mram_mem10_DIA<13>_UNCONNECTED , \NLW_Mram_mem10_DIA<12>_UNCONNECTED , \NLW_Mram_mem10_DIA<11>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<10>_UNCONNECTED , \NLW_Mram_mem10_DIA<9>_UNCONNECTED , \NLW_Mram_mem10_DIA<8>_UNCONNECTED , \NLW_Mram_mem10_DIA<7>_UNCONNECTED 
, \NLW_Mram_mem10_DIA<6>_UNCONNECTED , \NLW_Mram_mem10_DIA<5>_UNCONNECTED , \NLW_Mram_mem10_DIA<4>_UNCONNECTED , \NLW_Mram_mem10_DIA<3>_UNCONNECTED , 
\NLW_Mram_mem10_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hC47333F5F374F44144F0CFCD51C01C0140FC055555555455555555428EAC8A10 ),
    .INIT_01 ( 256'h55555135555557CCCCF3330D3D44334F5111544D55C051555630F81000455555 ),
    .INIT_02 ( 256'hD1051357110000000001F40003C9E656FD9C30740FEBFDC304000003E9335105 ),
    .INIT_03 ( 256'hFF201005152180840111424403CBF40FFD3CBF203FF55561D3CCF7737EEEBF33 ),
    .INIT_04 ( 256'h0045154455FC0003003000000000000D000D0001514704015555041F6AB2C103 ),
    .INIT_05 ( 256'h0041040045310040404040404104010055404010401041040031555555744514 ),
    .INIT_06 ( 256'h170070C3003434F510CD3D4534C4D75D453540D7085C41073D4555D400041001 ),
    .INIT_07 ( 256'hD3D4474DD75D7504FBB34F504C34F511F511D375D75D4134B3D0F04545DC0245 ),
    .INIT_08 ( 256'h11F501F511D375D7504D144F514C7D4134F511D335D75D413BB5CF504C34F511 ),
    .INIT_09 ( 256'hD413C413D04F413F504C4010410041001041041104C413104F0413104D414131 ),
    .INIT_0A ( 256'h13013FBEFA000F3EF33FFC401015555430100C041456D104F413F504FD413C75 ),
    .INIT_0B ( 256'h0155304C5C0D1305EEC0ED3F77F51555503F70ECE504589EFF56D24511003FC5 ),
    .INIT_0C ( 256'hFD8FD6FDF17378312D7977DF4D4FD5D8359DDBE0D0DCD70111414451440515DC ),
    .INIT_0D ( 256'h1C5D55557D1B0FDD2C9FDD23F35039B08774BE2F1FF3D4551743555F3F4F3F5E ),
    .INIT_0E ( 256'h24C47561C855568FFEFBD045CCFFD72800FD33FF5709545557F5054555170502 ),
    .INIT_0F ( 256'hFD5516D06C7330DC3401403003C45123040B131C377F294557D55535FFB78FEB ),
    .INIT_10 ( 256'h1155555145555454455FFFD5C55555554C85544A15FF0F33C7FC0C03303CCF1F ),
    .INIT_11 ( 256'hDFEFD64550844EF7BF706C1175377DB545D4DDF6D505430DD7C1455554544615 ),
    .INIT_12 ( 256'h5C14FC45DD17C154151477C1554CC33FAABFAABFEFFBEFEFEFFFAABFAABFAABC ),
    .INIT_13 ( 256'hFBB3E5E030396A7C8FF8403F0D7F0FC0005D55555147DD75157315455CC45C45 ),
    .INIT_14 ( 256'h0C0055539BFD0C39B7D0C38C3CCFCCCCCC1C6FCF0B11D13A01F0332FFCB8F83F ),
    .INIT_15 ( 256'h0555401D104955655F01551C000C37133591545154733C0CD01551557C3F3FC0 ),
    .INIT_16 ( 256'hB1021222246A06A044A84D75FF998177FFFE64000030038016555555555C1D12 ),
    .INIT_17 ( 256'hF0175300FF155555502F5DAC00800F030CBF0D40002AA2B12834C630DDDDDF03 ),
    .INIT_18 ( 256'h5C011555545441155737B66040800CF7C70F0374101CFFFA234F180173332CDB ),
    .INIT_19 ( 256'h3A0715CA221809E93EA68FA9A3D7CC4EE3FE2BBC6BE17573DF05512DF3A98408 ),
    .INIT_1A ( 256'hD1534F202435C7E5987EFFF1B83C433404300040000886130104C041279C40DC ),
    .INIT_1B ( 256'h5955655480254DFD51941951D95481520B48052054060565571152042C5230D6 ),
    .INIT_1C ( 256'h2201D50279200A34A41103B33C771E680CF715479300670DB000800101C0C001 ),
    .INIT_1D ( 256'h10587F954A556466510448A2188883104CB34ECA3C4291411C69230C88075C03 ),
    .INIT_1E ( 256'hAAA9555400000000AAA855540000000030D358A4D0010791C488FC2046EBEC5F ),
    .INIT_1F ( 256'h000000000000000000000000000000000000000000000000000000555685556A ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'hE64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B00000000000 ),
    .INIT_22 ( 256'hE64F18E5B31A4F1A4CE5B24F19B0E5B0E64F18E5B31A4F1A4CE5B24F19B0E5B0 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000200000000000064F19B0E5B0 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem9 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem9_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem9_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem9_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem9_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem9_DIPA<3>_UNCONNECTED , \NLW_Mram_mem9_DIPA<2>_UNCONNECTED , \NLW_Mram_mem9_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem9_DOA<31>_UNCONNECTED , \NLW_Mram_mem9_DOA<30>_UNCONNECTED , \NLW_Mram_mem9_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<28>_UNCONNECTED , \NLW_Mram_mem9_DOA<27>_UNCONNECTED , \NLW_Mram_mem9_DOA<26>_UNCONNECTED , \NLW_Mram_mem9_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<24>_UNCONNECTED , \NLW_Mram_mem9_DOA<23>_UNCONNECTED , \NLW_Mram_mem9_DOA<22>_UNCONNECTED , \NLW_Mram_mem9_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<20>_UNCONNECTED , \NLW_Mram_mem9_DOA<19>_UNCONNECTED , \NLW_Mram_mem9_DOA<18>_UNCONNECTED , \NLW_Mram_mem9_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<16>_UNCONNECTED , \NLW_Mram_mem9_DOA<15>_UNCONNECTED , \NLW_Mram_mem9_DOA<14>_UNCONNECTED , \NLW_Mram_mem9_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<12>_UNCONNECTED , \NLW_Mram_mem9_DOA<11>_UNCONNECTED , \NLW_Mram_mem9_DOA<10>_UNCONNECTED , \NLW_Mram_mem9_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<8>_UNCONNECTED , \NLW_Mram_mem9_DOA<7>_UNCONNECTED , \NLW_Mram_mem9_DOA<6>_UNCONNECTED , \NLW_Mram_mem9_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOA<4>_UNCONNECTED , \NLW_Mram_mem9_DOA<3>_UNCONNECTED , \NLW_Mram_mem9_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[17], 
basesoc_rom_bus_dat_r[16]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem9_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem9_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem9_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem9_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem9_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem9_DIB<31>_UNCONNECTED , \NLW_Mram_mem9_DIB<30>_UNCONNECTED , \NLW_Mram_mem9_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<28>_UNCONNECTED , \NLW_Mram_mem9_DIB<27>_UNCONNECTED , \NLW_Mram_mem9_DIB<26>_UNCONNECTED , \NLW_Mram_mem9_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<24>_UNCONNECTED , \NLW_Mram_mem9_DIB<23>_UNCONNECTED , \NLW_Mram_mem9_DIB<22>_UNCONNECTED , \NLW_Mram_mem9_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<20>_UNCONNECTED , \NLW_Mram_mem9_DIB<19>_UNCONNECTED , \NLW_Mram_mem9_DIB<18>_UNCONNECTED , \NLW_Mram_mem9_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<16>_UNCONNECTED , \NLW_Mram_mem9_DIB<15>_UNCONNECTED , \NLW_Mram_mem9_DIB<14>_UNCONNECTED , \NLW_Mram_mem9_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<12>_UNCONNECTED , \NLW_Mram_mem9_DIB<11>_UNCONNECTED , \NLW_Mram_mem9_DIB<10>_UNCONNECTED , \NLW_Mram_mem9_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<8>_UNCONNECTED , \NLW_Mram_mem9_DIB<7>_UNCONNECTED , \NLW_Mram_mem9_DIB<6>_UNCONNECTED , \NLW_Mram_mem9_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<4>_UNCONNECTED , \NLW_Mram_mem9_DIB<3>_UNCONNECTED , \NLW_Mram_mem9_DIB<2>_UNCONNECTED , \NLW_Mram_mem9_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem9_DOPA<3>_UNCONNECTED , \NLW_Mram_mem9_DOPA<2>_UNCONNECTED , \NLW_Mram_mem9_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem9_DIPB<3>_UNCONNECTED , \NLW_Mram_mem9_DIPB<2>_UNCONNECTED , \NLW_Mram_mem9_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem9_DOPB<3>_UNCONNECTED , \NLW_Mram_mem9_DOPB<2>_UNCONNECTED , \NLW_Mram_mem9_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem9_DOB<31>_UNCONNECTED , \NLW_Mram_mem9_DOB<30>_UNCONNECTED , \NLW_Mram_mem9_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<28>_UNCONNECTED , \NLW_Mram_mem9_DOB<27>_UNCONNECTED , \NLW_Mram_mem9_DOB<26>_UNCONNECTED , \NLW_Mram_mem9_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<24>_UNCONNECTED , \NLW_Mram_mem9_DOB<23>_UNCONNECTED , \NLW_Mram_mem9_DOB<22>_UNCONNECTED , \NLW_Mram_mem9_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<20>_UNCONNECTED , \NLW_Mram_mem9_DOB<19>_UNCONNECTED , \NLW_Mram_mem9_DOB<18>_UNCONNECTED , \NLW_Mram_mem9_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<16>_UNCONNECTED , \NLW_Mram_mem9_DOB<15>_UNCONNECTED , \NLW_Mram_mem9_DOB<14>_UNCONNECTED , \NLW_Mram_mem9_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<12>_UNCONNECTED , \NLW_Mram_mem9_DOB<11>_UNCONNECTED , \NLW_Mram_mem9_DOB<10>_UNCONNECTED , \NLW_Mram_mem9_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<8>_UNCONNECTED , \NLW_Mram_mem9_DOB<7>_UNCONNECTED , \NLW_Mram_mem9_DOB<6>_UNCONNECTED , \NLW_Mram_mem9_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<4>_UNCONNECTED , \NLW_Mram_mem9_DOB<3>_UNCONNECTED , \NLW_Mram_mem9_DOB<2>_UNCONNECTED , \NLW_Mram_mem9_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem9_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem9_WEB<3>_UNCONNECTED , \NLW_Mram_mem9_WEB<2>_UNCONNECTED , \NLW_Mram_mem9_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem9_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem9_DIA<31>_UNCONNECTED , \NLW_Mram_mem9_DIA<30>_UNCONNECTED , \NLW_Mram_mem9_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<28>_UNCONNECTED , \NLW_Mram_mem9_DIA<27>_UNCONNECTED , \NLW_Mram_mem9_DIA<26>_UNCONNECTED , \NLW_Mram_mem9_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<24>_UNCONNECTED , \NLW_Mram_mem9_DIA<23>_UNCONNECTED , \NLW_Mram_mem9_DIA<22>_UNCONNECTED , \NLW_Mram_mem9_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<20>_UNCONNECTED , \NLW_Mram_mem9_DIA<19>_UNCONNECTED , \NLW_Mram_mem9_DIA<18>_UNCONNECTED , \NLW_Mram_mem9_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<16>_UNCONNECTED , \NLW_Mram_mem9_DIA<15>_UNCONNECTED , \NLW_Mram_mem9_DIA<14>_UNCONNECTED , \NLW_Mram_mem9_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<12>_UNCONNECTED , \NLW_Mram_mem9_DIA<11>_UNCONNECTED , \NLW_Mram_mem9_DIA<10>_UNCONNECTED , \NLW_Mram_mem9_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<8>_UNCONNECTED , \NLW_Mram_mem9_DIA<7>_UNCONNECTED , \NLW_Mram_mem9_DIA<6>_UNCONNECTED , \NLW_Mram_mem9_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem9_DIA<4>_UNCONNECTED , \NLW_Mram_mem9_DIA<3>_UNCONNECTED , \NLW_Mram_mem9_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hC03222909530B00800E08A990081081808BC000000000000000000028EA08A08 ),
    .INIT_01 ( 256'h00000024000003EC88A6150C2C00AF0B0028000900C004000012AA0000040000 ),
    .INIT_02 ( 256'hC0200243008208200100E0003A820B5D088230B000AAA0A308020006A8030020 ),
    .INIT_03 ( 256'h82200820800200C4A82083400282840AA12828202A800020C388A6152AAA8802 ),
    .INIT_04 ( 256'h8800002000FC0003000000000000000C000C3000040300088000002A84220002 ),
    .INIT_05 ( 256'h0800000800300800000000000000200028840200020000002160000000302080 ),
    .INIT_06 ( 256'h2B1024C3942131B0009C2C0030C1870C02700883080C00032840308400000150 ),
    .INIT_07 ( 256'hC6C00B198F0C3009C88301000071B000B002C663C30C027830E2E08083EC0080 ),
    .INIT_08 ( 256'h40B000B000C661C3009C200B00086C0031B002C663C30C02708201000071B000 ),
    .INIT_09 ( 256'hC027C027C09F027F009C1004104010400410410409C027009E0027009C100270 ),
    .INIT_0A ( 256'h03806EBAEA000A238E2AA83005000001300018010102C408F027F009FC027C30 ),
    .INIT_0B ( 256'h0800701CAC195605C3C0692C77258000002A70C0E001A049EE951200000002C0 ),
    .INIT_0C ( 256'h04282EACC063BA00A06AD3A2E822ACC2244ECBA818CA9F0200101208000040E8 ),
    .INIT_0D ( 256'h0C0E002030632886A87C8683AA082EC0033A10A60E3A8200125B080EA32A8ABA ),
    .INIT_0E ( 256'h21E03021CA00003B86996400C8E1660000BE638586028500038183200003880C ),
    .INIT_0F ( 256'hFC2002182030309C242868C0AE84E020040E12140662221002000060EA602BE4 ),
    .INIT_10 ( 256'h1000800800000200480EBEB8E00000000500282B2EAFAC811ABEBE8C32B2046A ),
    .INIT_11 ( 256'hC7214618F6801DE3AC59A04934B435B124D2D0D6C4001A20920800003080C880 ),
    .INIT_12 ( 256'h0C80A800080280000080228010288A3D215D2175ABD5ABD5ABD7215D215D2146 ),
    .INIT_13 ( 256'h838AC2282238883821B88226A82A2A92220C000008038830083380100CE00C10 ),
    .INIT_14 ( 256'h0C01000888CD498983149888AC89A8888CA0A001203223322020802780000433 ),
    .INIT_15 ( 256'h2000008E818210000FB8000C068C3323322400080033CC0CC10008002C0D3380 ),
    .INIT_16 ( 256'hB004103330230200884C0C30BCCAC030529B2000006080151E830000000C8E81 ),
    .INIT_17 ( 256'hB0034AAAEB800000006B08211082621241AB004AE0203138A03462A0DDDDDA01 ),
    .INIT_18 ( 256'h0C80282002000820033B718840048CC2C71E8B380A10EBE9B301100132102412 ),
    .INIT_19 ( 256'h45051145100141551550455413E0E82A417C2BB02BE0306013200060C739C108 ),
    .INIT_1A ( 256'h1110400544541515415155414010441404405055554555514554515511554114 ),
    .INIT_1B ( 256'h1000540055401510011550055500455104441510145501400140014515541144 ),
    .INIT_1C ( 256'h5505110545445515541101115445155545451145505445151550001511455505 ),
    .INIT_1D ( 256'h4511550015401554515544511445515145114055154555411554150514144411 ),
    .INIT_1E ( 256'h0000000000000000001400140000000051015115504155555445545145555455 ),
    .INIT_1F ( 256'hFC0156ABFC0156ABFC0157FEA95403FEA95403FEA95403FEA954005550055500 ),
    .INIT_20 ( 256'h56ABFC0156ABFC0156ABFD5403FEA95403FEA95403FEA95403FEAAABFC0156AB ),
    .INIT_21 ( 256'hBFE81542BFE81542BFE81417EABD4017EABD4017EABD4017EABD400156ABFC01 ),
    .INIT_22 ( 256'h1542BFE81542BFE81542BEBD4017EABD4017EABD4017EABD4017E942BFE81542 ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000030000000000007E81542BFE8 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem8_DIPA<3>_UNCONNECTED , \NLW_Mram_mem8_DIPA<2>_UNCONNECTED , \NLW_Mram_mem8_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem8_DOA<31>_UNCONNECTED , \NLW_Mram_mem8_DOA<30>_UNCONNECTED , \NLW_Mram_mem8_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<28>_UNCONNECTED , \NLW_Mram_mem8_DOA<27>_UNCONNECTED , \NLW_Mram_mem8_DOA<26>_UNCONNECTED , \NLW_Mram_mem8_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<24>_UNCONNECTED , \NLW_Mram_mem8_DOA<23>_UNCONNECTED , \NLW_Mram_mem8_DOA<22>_UNCONNECTED , \NLW_Mram_mem8_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<20>_UNCONNECTED , \NLW_Mram_mem8_DOA<19>_UNCONNECTED , \NLW_Mram_mem8_DOA<18>_UNCONNECTED , \NLW_Mram_mem8_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<16>_UNCONNECTED , \NLW_Mram_mem8_DOA<15>_UNCONNECTED , \NLW_Mram_mem8_DOA<14>_UNCONNECTED , \NLW_Mram_mem8_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<12>_UNCONNECTED , \NLW_Mram_mem8_DOA<11>_UNCONNECTED , \NLW_Mram_mem8_DOA<10>_UNCONNECTED , \NLW_Mram_mem8_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<8>_UNCONNECTED , \NLW_Mram_mem8_DOA<7>_UNCONNECTED , \NLW_Mram_mem8_DOA<6>_UNCONNECTED , \NLW_Mram_mem8_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOA<4>_UNCONNECTED , \NLW_Mram_mem8_DOA<3>_UNCONNECTED , \NLW_Mram_mem8_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[15], 
basesoc_rom_bus_dat_r[14]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem8_DIA<31>_UNCONNECTED , \NLW_Mram_mem8_DIA<30>_UNCONNECTED , \NLW_Mram_mem8_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<28>_UNCONNECTED , \NLW_Mram_mem8_DIA<27>_UNCONNECTED , \NLW_Mram_mem8_DIA<26>_UNCONNECTED , \NLW_Mram_mem8_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<24>_UNCONNECTED , \NLW_Mram_mem8_DIA<23>_UNCONNECTED , \NLW_Mram_mem8_DIA<22>_UNCONNECTED , \NLW_Mram_mem8_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<20>_UNCONNECTED , \NLW_Mram_mem8_DIA<19>_UNCONNECTED , \NLW_Mram_mem8_DIA<18>_UNCONNECTED , \NLW_Mram_mem8_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<16>_UNCONNECTED , \NLW_Mram_mem8_DIA<15>_UNCONNECTED , \NLW_Mram_mem8_DIA<14>_UNCONNECTED , \NLW_Mram_mem8_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<12>_UNCONNECTED , \NLW_Mram_mem8_DIA<11>_UNCONNECTED , \NLW_Mram_mem8_DIA<10>_UNCONNECTED , \NLW_Mram_mem8_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<8>_UNCONNECTED , \NLW_Mram_mem8_DIA<7>_UNCONNECTED , \NLW_Mram_mem8_DIA<6>_UNCONNECTED , \NLW_Mram_mem8_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIA<4>_UNCONNECTED , \NLW_Mram_mem8_DIA<3>_UNCONNECTED , \NLW_Mram_mem8_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hE3B2229991730900A3E08A8488B08B01023E82AAAAAAA8AAAAAAAA021C800400 ),
    .INIT_01 ( 256'hAAAAA8D2AAAAA3CC88A6514CC09003302400AA34A8C202AAA91881830C02AAA8 ),
    .INIT_02 ( 256'h24028D2318082083206000C401100230800832B3044080832AA0003100102402 ),
    .INIT_03 ( 256'h218040C4028000D9488003903102045481102032920AAAB0CF88A6515222820D ),
    .INIT_04 ( 256'h124A2203AAFCAA232A862A8AA2A2288CA2AC82A6A0B313402AAA12C40E180015 ),
    .INIT_05 ( 256'hD13013113034D10D0D0D0D0D34D344350081344D344D34D34492AAAAAA32022A ),
    .INIT_06 ( 256'h4001004303403002000CC08030D0430C40381003404D34330010200100004C04 ),
    .INIT_07 ( 256'hC0080304030C3100C8133020003002004200C100C30C403134C4C04113C00441 ),
    .INIT_08 ( 256'h0442004200C100C3100C400420001280300200C100C30C403880442000300200 ),
    .INIT_09 ( 256'hC4038403900E403B100D044104110411C104104100C403100E0403500C044034 ),
    .INIT_0A ( 256'h471019A69A008A20822AAA41006AAA80302574506080C003F403F100EC403830 ),
    .INIT_0B ( 256'h82A0300C0C648940C0C4000922500AAAA11034C1EC1040465900001044401100 ),
    .INIT_0C ( 256'h00040100C150001011500300040400C010CCC40040C04F00220008A088802AC0 ),
    .INIT_0D ( 256'h0C0CAA8230030400103C001301000000433040100C00402A3033828C04011001 ),
    .INIT_0E ( 256'h00C0B810C02AAA230D330010C4C301100030130C010400AAA3000702AA27000C ),
    .INIT_0F ( 256'hFC0A60018031303C0C00C0D00C0C40110C0431380CC0003AA82AAA08C1060702 ),
    .INIT_10 ( 256'h22AA28808AAA2028828C3C00C2AAAAAA04001000000F0C01003C0C0D30300400 ),
    .INIT_11 ( 256'h11870000F8000C5510400001652C6D214594B1B48508020821808AAA0820000A ),
    .INIT_12 ( 256'h8C0B08480A2020A028088882B208823187048704870487048701870487048700 ),
    .INIT_13 ( 256'h2820E28421382A328738010E44084480002EAAA8808B003A00330A428CC0AC42 ),
    .INIT_14 ( 256'h8C01AA8252AD4927269491881A8B98888E186003967883B20CA0122300202CBB ),
    .INIT_15 ( 256'h02AA900C03003A8A8F00AAAE850833233026A880AABBCC8CC92A80AA9E9FA368 ),
    .INIT_16 ( 256'h020C20220884481000C084B830210230C020880000C000000C00AAAAAA8C0C03 ),
    .INIT_17 ( 256'h301AE018C30AAAAAA0C4A2010002C000400301C8C408633284384890EEEEE403 ),
    .INIT_18 ( 256'h0800000AA0288002A3337159C00C0CC8CB3E0B200224C3C03300000100000000 ),
    .INIT_19 ( 256'hBA2E3B8EA32A8BAB3AAA0EAA8350C400C3141F101F41F041F302A2944D265110 ),
    .INIT_1A ( 256'h83BA0FEAA0E3FCAB3FCAD569BA9A4696A46A5A400001A8E3AAB8EAAE2AAFB2B8 ),
    .INIT_1B ( 256'hDBFFA7F8EAAFEB87E2BAEBF6A9F82510AB42950AC40EAD6FFE3FE3AFAAB6AEAA ),
    .INIT_1C ( 256'hEBAEBBAFAB68BA2BA8E23DEABCEE3AFBCAEE3BEE6FE8EE27FBE0CF2E2B89EFA7 ),
    .INIT_1D ( 256'hE3BAFABFDA7FBEFEF2AB88A2288BBABB8AAA8ABA3BEEBAAA3EAACEAFAEBAEAA2 ),
    .INIT_1E ( 256'h00000001555400010001000101540280A0F24BAEA3EBE9FEAFCAE8A38EEAA8AA ),
    .INIT_1F ( 256'h39393AC6C6C6C7939393906C6C6C6D3939393AC6C6C6C793939390FEAFC540FC ),
    .INIT_20 ( 256'h6C6C6F93939392C6C6C6C5393939386C6C6C6F93939392C6C6C6C46C6C6C6D39 ),
    .INIT_21 ( 256'h1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B1393939386C ),
    .INIT_22 ( 256'h1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B1B1B18E4E4E4E5B1B1B1B24E4E4E4F1B ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000022AEABFAAEABB24E4E4E4F1B ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem7_DIPA<3>_UNCONNECTED , \NLW_Mram_mem7_DIPA<2>_UNCONNECTED , \NLW_Mram_mem7_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem7_DOA<31>_UNCONNECTED , \NLW_Mram_mem7_DOA<30>_UNCONNECTED , \NLW_Mram_mem7_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<28>_UNCONNECTED , \NLW_Mram_mem7_DOA<27>_UNCONNECTED , \NLW_Mram_mem7_DOA<26>_UNCONNECTED , \NLW_Mram_mem7_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<24>_UNCONNECTED , \NLW_Mram_mem7_DOA<23>_UNCONNECTED , \NLW_Mram_mem7_DOA<22>_UNCONNECTED , \NLW_Mram_mem7_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<20>_UNCONNECTED , \NLW_Mram_mem7_DOA<19>_UNCONNECTED , \NLW_Mram_mem7_DOA<18>_UNCONNECTED , \NLW_Mram_mem7_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<16>_UNCONNECTED , \NLW_Mram_mem7_DOA<15>_UNCONNECTED , \NLW_Mram_mem7_DOA<14>_UNCONNECTED , \NLW_Mram_mem7_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<12>_UNCONNECTED , \NLW_Mram_mem7_DOA<11>_UNCONNECTED , \NLW_Mram_mem7_DOA<10>_UNCONNECTED , \NLW_Mram_mem7_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<8>_UNCONNECTED , \NLW_Mram_mem7_DOA<7>_UNCONNECTED , \NLW_Mram_mem7_DOA<6>_UNCONNECTED , \NLW_Mram_mem7_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOA<4>_UNCONNECTED , \NLW_Mram_mem7_DOA<3>_UNCONNECTED , \NLW_Mram_mem7_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[13], 
basesoc_rom_bus_dat_r[12]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem7_DIA<31>_UNCONNECTED , \NLW_Mram_mem7_DIA<30>_UNCONNECTED , \NLW_Mram_mem7_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<28>_UNCONNECTED , \NLW_Mram_mem7_DIA<27>_UNCONNECTED , \NLW_Mram_mem7_DIA<26>_UNCONNECTED , \NLW_Mram_mem7_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<24>_UNCONNECTED , \NLW_Mram_mem7_DIA<23>_UNCONNECTED , \NLW_Mram_mem7_DIA<22>_UNCONNECTED , \NLW_Mram_mem7_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<20>_UNCONNECTED , \NLW_Mram_mem7_DIA<19>_UNCONNECTED , \NLW_Mram_mem7_DIA<18>_UNCONNECTED , \NLW_Mram_mem7_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<16>_UNCONNECTED , \NLW_Mram_mem7_DIA<15>_UNCONNECTED , \NLW_Mram_mem7_DIA<14>_UNCONNECTED , \NLW_Mram_mem7_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<12>_UNCONNECTED , \NLW_Mram_mem7_DIA<11>_UNCONNECTED , \NLW_Mram_mem7_DIA<10>_UNCONNECTED , \NLW_Mram_mem7_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<8>_UNCONNECTED , \NLW_Mram_mem7_DIA<7>_UNCONNECTED , \NLW_Mram_mem7_DIA<6>_UNCONNECTED , \NLW_Mram_mem7_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIA<4>_UNCONNECTED , \NLW_Mram_mem7_DIA<3>_UNCONNECTED , \NLW_Mram_mem7_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h054546955545945005151A5141151153405543FE955400FA50FA500000200000 ),
    .INIT_01 ( 256'hEAA94146F05AF01151A555516545645951505051BC2816AA4741555A96A016BC ),
    .INIT_02 ( 256'h514017705251451585455591EE6541596555450539B555545299AAD645759143 ),
    .INIT_03 ( 256'h45551572551A9688511A96855E55550D1565555434516BD414DD445575541556 ),
    .INIT_04 ( 256'h4581550194014A54529552952A54695116911690155045906A94454155555542 ),
    .INIT_05 ( 256'h445205845941445454545454514511505554511451145145110705AF05050150 ),
    .INIT_06 ( 256'h257856645F35459515916645410514618545445016F0515445462CA4FEA916A1 ),
    .INIT_07 ( 256'h166454595461851510545951594599151915165518610548412127B88455E1B9 ),
    .INIT_08 ( 256'h5115159915165518615215695151564545991516591461C54155515151459915 ),
    .INIT_09 ( 256'h145418541150454061505114514451445451451515045411505854115151C541 ),
    .INIT_0A ( 256'h0041755555A9A055544FA1D4552BC15105500105355014150454061501854145 ),
    .INIT_0B ( 256'h46F44451211555550521A55555550AA9446C41200905A49965549A4911198851 ),
    .INIT_0C ( 256'h558B56551C55645505555454454B551C55511971111454455150551145415115 ),
    .INIT_0D ( 256'h91826B5701A4445515605514D153559154449735519154146654544115411D56 ),
    .INIT_0E ( 256'h55010505242A5075575555451155556919557555559E96AD70651542A54C5515 ),
    .INIT_0F ( 256'h43A9115456C549526457916746155B476A6A9DDD5977AA56DD606B7C15544555 ),
    .INIT_10 ( 256'h51FA7D4007EB50114541111583FEAA9455554955594451556511151745455594 ),
    .INIT_11 ( 256'h7555555D5969515555515551551555554554555555051041555007EB55505504 ),
    .INIT_12 ( 256'h41011504005C101854050551D705524455451551554515515551155515551554 ),
    .INIT_13 ( 256'h51515955654841D54D9665554B554D540001FA5D005015455504049541014115 ),
    .INIT_14 ( 256'h11A5DAC01445510145151355059959DD10343155692755554555353555D55549 ),
    .INIT_15 ( 256'h82A5096159AA55DAC050A540175544444959ADC095005121154140A534351551 ),
    .INIT_16 ( 256'h151667445659D5999D45554595575544551156558464EE7EA5A96BC16BC16159 ),
    .INIT_17 ( 256'h11549557110FEAA944D155557551555556511587514555455549955522222211 ),
    .INIT_18 ( 256'h7D45244050150514504C499459D4D115181054456D6511116455755575555565 ),
    .INIT_19 ( 256'hF50380C1100020D0001040341055454555555555555555555442545955555555 ),
    .INIT_1A ( 256'h02800287C04C10B6410BFFF2FBF08B3F0880F080002C8E18554615413144430C ),
    .INIT_1B ( 256'h2FFCFBFC77FFF50BF31E9FFBE6FC88220C88222038C600BFF10FF001E246596C ),
    .INIT_1C ( 256'h15040000C1085D0D7E9128F10003115544038143FF004339C540083910E61009 ),
    .INIT_1D ( 256'h000C0FFFE6BFE8046BFC4451044553004300C01D0D055B4101B0040014100000 ),
    .INIT_1E ( 256'h0000000000000000000000005402AAA84A593C15F27590A716293EC184190CF3 ),
    .INIT_1F ( 256'hFFFFFEAAAAAAAAAAAAAAA9555555555555555400000000000000009399093990 ),
    .INIT_20 ( 256'hFFFFFEAAAAAAAAAAAAAAA955555555555555540000000000000003FFFFFFFFFF ),
    .INIT_21 ( 256'hA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FFFFFFFFFF ),
    .INIT_22 ( 256'hA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FEA95403FE ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000023F3FC0FF3FCFFFEA95403FE ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem6_DIPA<3>_UNCONNECTED , \NLW_Mram_mem6_DIPA<2>_UNCONNECTED , \NLW_Mram_mem6_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem6_DOA<31>_UNCONNECTED , \NLW_Mram_mem6_DOA<30>_UNCONNECTED , \NLW_Mram_mem6_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<28>_UNCONNECTED , \NLW_Mram_mem6_DOA<27>_UNCONNECTED , \NLW_Mram_mem6_DOA<26>_UNCONNECTED , \NLW_Mram_mem6_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<24>_UNCONNECTED , \NLW_Mram_mem6_DOA<23>_UNCONNECTED , \NLW_Mram_mem6_DOA<22>_UNCONNECTED , \NLW_Mram_mem6_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<20>_UNCONNECTED , \NLW_Mram_mem6_DOA<19>_UNCONNECTED , \NLW_Mram_mem6_DOA<18>_UNCONNECTED , \NLW_Mram_mem6_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<16>_UNCONNECTED , \NLW_Mram_mem6_DOA<15>_UNCONNECTED , \NLW_Mram_mem6_DOA<14>_UNCONNECTED , \NLW_Mram_mem6_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<12>_UNCONNECTED , \NLW_Mram_mem6_DOA<11>_UNCONNECTED , \NLW_Mram_mem6_DOA<10>_UNCONNECTED , \NLW_Mram_mem6_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<8>_UNCONNECTED , \NLW_Mram_mem6_DOA<7>_UNCONNECTED , \NLW_Mram_mem6_DOA<6>_UNCONNECTED , \NLW_Mram_mem6_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOA<4>_UNCONNECTED , \NLW_Mram_mem6_DOA<3>_UNCONNECTED , \NLW_Mram_mem6_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[11], 
basesoc_rom_bus_dat_r[10]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem6_DIA<31>_UNCONNECTED , \NLW_Mram_mem6_DIA<30>_UNCONNECTED , \NLW_Mram_mem6_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<28>_UNCONNECTED , \NLW_Mram_mem6_DIA<27>_UNCONNECTED , \NLW_Mram_mem6_DIA<26>_UNCONNECTED , \NLW_Mram_mem6_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<24>_UNCONNECTED , \NLW_Mram_mem6_DIA<23>_UNCONNECTED , \NLW_Mram_mem6_DIA<22>_UNCONNECTED , \NLW_Mram_mem6_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<20>_UNCONNECTED , \NLW_Mram_mem6_DIA<19>_UNCONNECTED , \NLW_Mram_mem6_DIA<18>_UNCONNECTED , \NLW_Mram_mem6_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<16>_UNCONNECTED , \NLW_Mram_mem6_DIA<15>_UNCONNECTED , \NLW_Mram_mem6_DIA<14>_UNCONNECTED , \NLW_Mram_mem6_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<12>_UNCONNECTED , \NLW_Mram_mem6_DIA<11>_UNCONNECTED , \NLW_Mram_mem6_DIA<10>_UNCONNECTED , \NLW_Mram_mem6_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<8>_UNCONNECTED , \NLW_Mram_mem6_DIA<7>_UNCONNECTED , \NLW_Mram_mem6_DIA<6>_UNCONNECTED , \NLW_Mram_mem6_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIA<4>_UNCONNECTED , \NLW_Mram_mem6_DIA<3>_UNCONNECTED , \NLW_Mram_mem6_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0544EE3BBFC53C610507B8BB911F11F0403FC7E83E97E08888888840A20FA294 ),
    .INIT_01 ( 256'h3E94016E222224113B823FC16CC64C533181005B891457A5002077CE81508889 ),
    .INIT_02 ( 256'hF18416E46151451444017C4B20E9C2924A6FC4050B3B6AFC4228BD00CACF7184 ),
    .INIT_03 ( 256'hCFAE1649071991488119514590C2BF032FCC2B3C0CB888BD14B3247FCE4636BE ),
    .INIT_04 ( 256'h440A5045400128EC4A3ECA38A482E3B11E211E20A11445816940464B4AA6F6C0 ),
    .INIT_05 ( 256'h4452050450C1445454545454514511505714511451145145100E222222440440 ),
    .INIT_06 ( 256'h15D4551C640505B319314FC583050C510141C430042051580FC4888C435017A1 ),
    .INIT_07 ( 256'h14DC64538C51461532AC53F163C53719371914E3145185444111301444F75196 ),
    .INIT_08 ( 256'h51B719371914E3146151161B3168CCC585371914E710518543AABBF16BC53719 ),
    .INIT_09 ( 256'h10541054215085406150511451445144145145141508542150F8542151518541 ),
    .INIT_0A ( 256'h00016FFFFF94B8EF3EC883901108889505A00305259416150854061501854144 ),
    .INIT_0B ( 256'h42854451910F331C0E11AAFFFFFF1E940448C1242D05909BEF7CDBCB22044CF8 ),
    .INIT_0C ( 256'hFB03DEFB385FCC6E0E5DECD0C383DF186E931AE1B11834465251510A4905403F ),
    .INIT_0D ( 256'h81410A90430CC8FB2FA0FB0CF0E27A21BC4CAE2B73B1B44064C482131BC00F7A ),
    .INIT_0E ( 256'h6E05096E10650003EC22FC450BFBFCC7143FEFEFEC798D28846F198650481608 ),
    .INIT_0F ( 256'h019301749540CC330C5C43AE003E26E2C322F479F4C07A38AB2208C11F7CC3FE ),
    .INIT_10 ( 256'h428822910A22A441021303158543E940709B66D462C0733CCB003B3AC5CCF32C ),
    .INIT_11 ( 256'h6FFFDE617283E1FEFFE0E5B157177FBBC55C5DFEEF0952C9F5F10A2299845A10 ),
    .INIT_12 ( 256'h11112F891CC8B108211106F29043B0CFEABEEABEFFFBFFEFBFFFEABEEABEEAB8 ),
    .INIT_13 ( 256'hF3F0F36B4BC04D3DC33C4A4FC37BC3BC0042888991101CC25A40109210050112 ),
    .INIT_14 ( 256'h3150A21098CFE309873E32EF0FB3FB3B302403FBCB066D7E857F0727FFABBB8B ),
    .INIT_15 ( 256'h4650281254512282101150003022C44C440623914000511100C891500C2F3FE3 ),
    .INIT_16 ( 256'hAF3894AAA8A22A211169B3C13FAE7AC4FC8BB85B402C330368A6888888901254 ),
    .INIT_17 ( 256'h02EC450130143E940423EF0004E3AFC22CB038490A8AAA82E3478ACE11111000 ),
    .INIT_18 ( 256'hC344142224410502244C822A621A620B24203C0586DA3032880CCACCEFCE338B ),
    .INIT_19 ( 256'h840AA28C0001E2862D500B7400D4C1C5FFFFAA7F6AE955FFFC050408F0E948EA ),
    .INIT_1A ( 256'h2030824E08240B0D44B130F347F0CF3F0CC0F0C000275BDA1636859D30176228 ),
    .INIT_1B ( 256'h75543D5457D5552D5001555E0754CE7306CC3B303C4900D552D553801D717040 ),
    .INIT_1C ( 256'hC70F220B46C4412042800AA168CA0D8BC58AA00A78FC4A2D33F0001532AFCA0C ),
    .INIT_1D ( 256'h8E29EB5579D541800BEF404020030163452200813C8144000C34B70B1C3C8C31 ),
    .INIT_1E ( 256'hAAA9555400000000AAA855540000000069E9CB20B00406004AA2AE114195DC0F ),
    .INIT_1F ( 256'h540003FFFEAAA955540003FFFEAAA955540003FFFEAAA9555400000005400056 ),
    .INIT_20 ( 256'h015556AAABFFFC00015556AAABFFFC00015556AAABFFFC00015557FFFEAAA955 ),
    .INIT_21 ( 256'h141414141414141414141541414141414141414141414141414142AAABFFFC00 ),
    .INIT_22 ( 256'hEBEBEBEBEBEBEBEBEBEBEABEBEBEBEBEBEBEBEBEBEBEBEBEBEBEBC1414141414 ),
    .INIT_23 ( 256'h00000000000000000000000000000000000000002251D4455154ABEBEBEBEBEB ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem5_DIPA<3>_UNCONNECTED , \NLW_Mram_mem5_DIPA<2>_UNCONNECTED , \NLW_Mram_mem5_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem5_DOA<31>_UNCONNECTED , \NLW_Mram_mem5_DOA<30>_UNCONNECTED , \NLW_Mram_mem5_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<28>_UNCONNECTED , \NLW_Mram_mem5_DOA<27>_UNCONNECTED , \NLW_Mram_mem5_DOA<26>_UNCONNECTED , \NLW_Mram_mem5_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<24>_UNCONNECTED , \NLW_Mram_mem5_DOA<23>_UNCONNECTED , \NLW_Mram_mem5_DOA<22>_UNCONNECTED , \NLW_Mram_mem5_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<20>_UNCONNECTED , \NLW_Mram_mem5_DOA<19>_UNCONNECTED , \NLW_Mram_mem5_DOA<18>_UNCONNECTED , \NLW_Mram_mem5_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<16>_UNCONNECTED , \NLW_Mram_mem5_DOA<15>_UNCONNECTED , \NLW_Mram_mem5_DOA<14>_UNCONNECTED , \NLW_Mram_mem5_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<12>_UNCONNECTED , \NLW_Mram_mem5_DOA<11>_UNCONNECTED , \NLW_Mram_mem5_DOA<10>_UNCONNECTED , \NLW_Mram_mem5_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<8>_UNCONNECTED , \NLW_Mram_mem5_DOA<7>_UNCONNECTED , \NLW_Mram_mem5_DOA<6>_UNCONNECTED , \NLW_Mram_mem5_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOA<4>_UNCONNECTED , \NLW_Mram_mem5_DOA<3>_UNCONNECTED , \NLW_Mram_mem5_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[9], 
basesoc_rom_bus_dat_r[8]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem5_DIA<31>_UNCONNECTED , \NLW_Mram_mem5_DIA<30>_UNCONNECTED , \NLW_Mram_mem5_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<28>_UNCONNECTED , \NLW_Mram_mem5_DIA<27>_UNCONNECTED , \NLW_Mram_mem5_DIA<26>_UNCONNECTED , \NLW_Mram_mem5_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<24>_UNCONNECTED , \NLW_Mram_mem5_DIA<23>_UNCONNECTED , \NLW_Mram_mem5_DIA<22>_UNCONNECTED , \NLW_Mram_mem5_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<20>_UNCONNECTED , \NLW_Mram_mem5_DIA<19>_UNCONNECTED , \NLW_Mram_mem5_DIA<18>_UNCONNECTED , \NLW_Mram_mem5_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<16>_UNCONNECTED , \NLW_Mram_mem5_DIA<15>_UNCONNECTED , \NLW_Mram_mem5_DIA<14>_UNCONNECTED , \NLW_Mram_mem5_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<12>_UNCONNECTED , \NLW_Mram_mem5_DIA<11>_UNCONNECTED , \NLW_Mram_mem5_DIA<10>_UNCONNECTED , \NLW_Mram_mem5_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<8>_UNCONNECTED , \NLW_Mram_mem5_DIA<7>_UNCONNECTED , \NLW_Mram_mem5_DIA<6>_UNCONNECTED , \NLW_Mram_mem5_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIA<4>_UNCONNECTED , \NLW_Mram_mem5_DIA<3>_UNCONNECTED , \NLW_Mram_mem5_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h70B0000008106B84B0C0002604024027056B522222222B000000001DA610A681 ),
    .INIT_01 ( 256'h22222C18000001CC000008241AB819062E248B0600490088A33EA22202040000 ),
    .INIT_02 ( 256'hAE12C1813C2CB2CA30F0AA0E3BB2028A02A0B0106CEA8AA3000A22238A182E12 ),
    .INIT_03 ( 256'h802AC81C92EA08B3E0E088B2078482FE20B8480BF88000084100000838880A01 ),
    .INIT_04 ( 256'h3270801022FC008B000000000008802C080C080C0001B0C42222B01E90022A3F ),
    .INIT_05 ( 256'h330DF07304BC3323232323230C30CC872A0B0CC30CC30C30CE58000000121208 ),
    .INIT_06 ( 256'hE2AB204912C01062E0641AB212704B0C72B0B021C3D70C810A31D4CB2288C02C ),
    .INIT_07 ( 256'h41AB81064B0CB1CA43A1048C861062E0EAE04192C32C729B1C6C606BB1AAAC6B ),
    .INIT_08 ( 256'h2CEAC2E2E04192C31CA4C8CE2C84B8B2106AE04192C32C7290B88C8C861062E0 ),
    .INIT_09 ( 256'hC729C729DCA7729F1CA70CC30C330C33030C30C1CA7729DCA42729DCA48C729C ),
    .INIT_0A ( 256'hDDB41A28A22280000000024380C00000722FD6F0C02141CA7729F1CA7C729CB0 ),
    .INIT_0B ( 256'hB0001304ECCA2208426C62282222422223159C4B407067028A8920B8ECC291A5 ),
    .INIT_0C ( 256'h285E2B8A4F0A8912710AA1A4161EA24D19264EB444456B382C040A84B090284A ),
    .INIT_0D ( 256'h2C1E000010019C885A948859A5872A246111C15826C469223183200644935A83 ),
    .INIT_0E ( 256'h2250B0124108887A91A608324CA40B30406A929029060A0001384610882F8844 ),
    .INIT_0F ( 256'h5CA2C0A30A1398E619292259854A68919225A9A421A60880020000804A2896A8 ),
    .INIT_10 ( 256'h1C000204B00081087006162A5222222205A21A810C85A489B216A627929226C8 ),
    .INIT_11 ( 256'h3A0002A4848A24A8A885A884024020AA10090082A8700490A084B000A201A242 ),
    .INIT_12 ( 256'h0448DA70428FE4870040B1AC0012249880080020AA822A822AA2002800280001 ),
    .INIT_13 ( 256'hA2A5A6208A100068946A82989E289E89112C0002040B08B08813424004D02C40 ),
    .INIT_14 ( 256'h0C280004C88A224C8222272A5B00222224794004044F92E89028704280C4A052 ),
    .INIT_15 ( 256'h9088908C29A480000784882C2104B30B3208020420B30C0CE0800488B83822A2 ),
    .INIT_16 ( 256'h62258999882440124492A6306A09A231015628201051A020A689000000048C29 ),
    .INIT_17 ( 256'h1493029861422222205E8A8118A240126BA16910A4983818AE90E23044444D49 ),
    .INIT_18 ( 256'h1632C1100120B2E0011910438CE30642613489388006616019899889989826BA ),
    .INIT_19 ( 256'h45155545501555551155445551A11490A0082A202AA800A80110820C80A800AA ),
    .INIT_1A ( 256'h4015000550501415014040400500014000011029390455550455411514554154 ),
    .INIT_1B ( 256'h0001500055400550015550015400404101040410504505000550015551410145 ),
    .INIT_1C ( 256'h5405540555545555555501511455151544555555545455111540001515545501 ),
    .INIT_1D ( 256'h5551150005000045555554551555550145455515150551055545040550155011 ),
    .INIT_1E ( 256'h0000000000080000001000100008000055555144505155045544555154451451 ),
    .INIT_1F ( 256'hE943E816BC16BC16BC16BEBC16BC16BC16BC17E943E943E943E9405550055500 ),
    .INIT_20 ( 256'h43E942BC16BC16BC16BC1416BC16BC16BC16BD43E943E943E943E943E943E943 ),
    .INIT_21 ( 256'h777775DDDDDDDC8888888888888889DDDDDDDF7777777622222223E943E943E9 ),
    .INIT_22 ( 256'h777775DDDDDDDC8888888888888889DDDDDDDF77777776222222222222222377 ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000032FFFE3FFFFFD22222222377 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem4_DIPA<3>_UNCONNECTED , \NLW_Mram_mem4_DIPA<2>_UNCONNECTED , \NLW_Mram_mem4_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem4_DOA<31>_UNCONNECTED , \NLW_Mram_mem4_DOA<30>_UNCONNECTED , \NLW_Mram_mem4_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<28>_UNCONNECTED , \NLW_Mram_mem4_DOA<27>_UNCONNECTED , \NLW_Mram_mem4_DOA<26>_UNCONNECTED , \NLW_Mram_mem4_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<24>_UNCONNECTED , \NLW_Mram_mem4_DOA<23>_UNCONNECTED , \NLW_Mram_mem4_DOA<22>_UNCONNECTED , \NLW_Mram_mem4_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<20>_UNCONNECTED , \NLW_Mram_mem4_DOA<19>_UNCONNECTED , \NLW_Mram_mem4_DOA<18>_UNCONNECTED , \NLW_Mram_mem4_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<16>_UNCONNECTED , \NLW_Mram_mem4_DOA<15>_UNCONNECTED , \NLW_Mram_mem4_DOA<14>_UNCONNECTED , \NLW_Mram_mem4_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<12>_UNCONNECTED , \NLW_Mram_mem4_DOA<11>_UNCONNECTED , \NLW_Mram_mem4_DOA<10>_UNCONNECTED , \NLW_Mram_mem4_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<8>_UNCONNECTED , \NLW_Mram_mem4_DOA<7>_UNCONNECTED , \NLW_Mram_mem4_DOA<6>_UNCONNECTED , \NLW_Mram_mem4_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOA<4>_UNCONNECTED , \NLW_Mram_mem4_DOA<3>_UNCONNECTED , \NLW_Mram_mem4_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[7], 
basesoc_rom_bus_dat_r[6]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem4_DIA<31>_UNCONNECTED , \NLW_Mram_mem4_DIA<30>_UNCONNECTED , \NLW_Mram_mem4_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<28>_UNCONNECTED , \NLW_Mram_mem4_DIA<27>_UNCONNECTED , \NLW_Mram_mem4_DIA<26>_UNCONNECTED , \NLW_Mram_mem4_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<24>_UNCONNECTED , \NLW_Mram_mem4_DIA<23>_UNCONNECTED , \NLW_Mram_mem4_DIA<22>_UNCONNECTED , \NLW_Mram_mem4_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<20>_UNCONNECTED , \NLW_Mram_mem4_DIA<19>_UNCONNECTED , \NLW_Mram_mem4_DIA<18>_UNCONNECTED , \NLW_Mram_mem4_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<16>_UNCONNECTED , \NLW_Mram_mem4_DIA<15>_UNCONNECTED , \NLW_Mram_mem4_DIA<14>_UNCONNECTED , \NLW_Mram_mem4_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<12>_UNCONNECTED , \NLW_Mram_mem4_DIA<11>_UNCONNECTED , \NLW_Mram_mem4_DIA<10>_UNCONNECTED , \NLW_Mram_mem4_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<8>_UNCONNECTED , \NLW_Mram_mem4_DIA<7>_UNCONNECTED , \NLW_Mram_mem4_DIA<6>_UNCONNECTED , \NLW_Mram_mem4_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIA<4>_UNCONNECTED , \NLW_Mram_mem4_DIA<3>_UNCONNECTED , \NLW_Mram_mem4_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hA72666999D67825927A59AB899B79B7A5A9FF400000002AAAAAAAA6B79A55D56 ),
    .INIT_01 ( 256'h000009E2AAAAA69999A65D59E125627849590278A9965C00026B35175DDAAAA9 ),
    .INIT_02 ( 256'h09649E266959659767A535D966656BD01DD366A799A51D366AA5557E6D644964 ),
    .INIT_03 ( 256'h6DD797E96C9D57EE9B9D5FE57A585FA997E5857EA65AAABD9E99A65D6666945E ),
    .INIT_04 ( 256'hE4AA466700A9AA666A9E6A9AA6A66999B6A9B6AAADB667B9400067E96CDD57EA ),
    .INIT_05 ( 256'hE67AA7A67969E67E5E5E5E5E79E7997A753E799E799E79E79BF6AAAAAA64A442 ),
    .INIT_06 ( 256'h94F65D966F9767849589E12569A79259A5E966DA96AA79766D26AAA255799FF9 ),
    .INIT_07 ( 256'h9E125678925966979AD678495927849584959E249659A5E66999BF9666535996 ),
    .INIT_08 ( 256'hD9849584959E249669799598495922256784959E249659A5E92F584959278495 ),
    .INIT_09 ( 256'h9A5E9A5EA97AA5EA697A799E79E679E6DE79E79E97AA5EA97A7A5EA97979A5E9 ),
    .INIT_0A ( 256'hAA69ED34D055DA679E6AAB865FAAAA97A54ABDA7A7969E97AA5EA697A9A5E965 ),
    .INIT_0B ( 256'h2EA5E67999B4CD50A4999C5D33509000066A299AA5A79A575D4245A6AA95663A ),
    .INIT_0C ( 256'h51AA52519A5CCE65A65D065A29EA519A62799869899A86E5CA7971092925C097 ),
    .INIT_0D ( 256'hD969AA966B3E6A73A56A73A69A7AD339966686A3598B9E40661E9699B86AA94E ),
    .INIT_0E ( 256'h57A72964964002A5665931E59959326595932564D25953AAA66499E4004A559B ),
    .INIT_0F ( 256'hA950A94E95666599667659A66AB59666657A56595659555AA96AAAD99D366930 ),
    .INIT_10 ( 256'h6AAA69992AAA6641A699A98DA4000000DADDE57E5B6ADBD66DA9899A676F59B6 ),
    .INIT_11 ( 256'h6D35D1FB5B5D7B54DD4ADDD975BF7D7D65D6FDF5F5A97AEB7D392AAA5B667590 ),
    .INIT_12 ( 256'h9993A3A990CA890AE991223A966BBAED35F435F435F435F435CD35F435F435D2 ),
    .INIT_13 ( 256'h48CA481FEF6AE09429917FE4EA51E93E664AAAA999129D6A5566908699A50986 ),
    .INIT_14 ( 256'h9957AA9A9665DBA9659DBA33B7993BBBBAA2EB7938DE2DD4EF0FA4A1778B47E9 ),
    .INIT_15 ( 256'h640027F956D95A9A9A49008A9ED96666656EA999022AF9999B6A990026A5B549 ),
    .INIT_16 ( 256'h849A56664198996599611929932614664EA8915566A6557F595EAAAAAA9BF956 ),
    .INIT_17 ( 256'hAB6265619A9000000EA824766F58976D965A9661596365661967992599999A9A ),
    .INIT_18 ( 256'h69E5966AA6432596A66A65925996599996AA726554599A98EE7E6F7667E5D9ED ),
    .INIT_19 ( 256'hEB3EEF8EB23B3FA93BAC4EFB125E696FFD5F55FDD5F577F57E6404DB5DF7577D ),
    .INIT_1A ( 256'h63B18FFE982BEEAABEEB6A69E5AA476AA4699A7045A2E08FAAA3EAA83AAA23F8 ),
    .INIT_1B ( 256'hDBFD87F8BA2FFBEBE2AACBE6B5F8B612AC4AD52A54ACA46FF69FE2BFBBEBAEE8 ),
    .INIT_1C ( 256'hEEAAEAAAAA10ABEAEBCE3CAFE8BE27EA8EFEEAFEEAA8BE3AAAAAAC3C2F9AAA36 ),
    .INIT_1D ( 256'hA6DAA8BF987FBEAACAA2BCBB2FFEFEAA8AEE8BAB3EABABAEBAEEEEAABAABBAA3 ),
    .INIT_1E ( 256'h00000001555800010005000501580200C83ABAAE83BAA8FAAB2EA2826EAFA4BA ),
    .INIT_1F ( 256'h888889DDDDDDDE222222237777777488888889DDDDDDDE22222220FAAFC500FC ),
    .INIT_20 ( 256'h888889DDDDDDDE222222237777777488888889DDDDDDDE222222237777777488 ),
    .INIT_21 ( 256'h3B92C6C791386C6D3B92C792C46D39386EC79392C46D39386EC7937777777488 ),
    .INIT_22 ( 256'h91386C6D3B92C6C791386D386EC79392C46D39386EC79392C46D3AC791386C6D ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000022AE2A5AAEAB0C6D3B92C6C7 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem3_DIPA<3>_UNCONNECTED , \NLW_Mram_mem3_DIPA<2>_UNCONNECTED , \NLW_Mram_mem3_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem3_DOA<31>_UNCONNECTED , \NLW_Mram_mem3_DOA<30>_UNCONNECTED , \NLW_Mram_mem3_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<28>_UNCONNECTED , \NLW_Mram_mem3_DOA<27>_UNCONNECTED , \NLW_Mram_mem3_DOA<26>_UNCONNECTED , \NLW_Mram_mem3_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<24>_UNCONNECTED , \NLW_Mram_mem3_DOA<23>_UNCONNECTED , \NLW_Mram_mem3_DOA<22>_UNCONNECTED , \NLW_Mram_mem3_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<20>_UNCONNECTED , \NLW_Mram_mem3_DOA<19>_UNCONNECTED , \NLW_Mram_mem3_DOA<18>_UNCONNECTED , \NLW_Mram_mem3_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<16>_UNCONNECTED , \NLW_Mram_mem3_DOA<15>_UNCONNECTED , \NLW_Mram_mem3_DOA<14>_UNCONNECTED , \NLW_Mram_mem3_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<12>_UNCONNECTED , \NLW_Mram_mem3_DOA<11>_UNCONNECTED , \NLW_Mram_mem3_DOA<10>_UNCONNECTED , \NLW_Mram_mem3_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<8>_UNCONNECTED , \NLW_Mram_mem3_DOA<7>_UNCONNECTED , \NLW_Mram_mem3_DOA<6>_UNCONNECTED , \NLW_Mram_mem3_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOA<4>_UNCONNECTED , \NLW_Mram_mem3_DOA<3>_UNCONNECTED , \NLW_Mram_mem3_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[5], 
basesoc_rom_bus_dat_r[4]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem3_DIA<31>_UNCONNECTED , \NLW_Mram_mem3_DIA<30>_UNCONNECTED , \NLW_Mram_mem3_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<28>_UNCONNECTED , \NLW_Mram_mem3_DIA<27>_UNCONNECTED , \NLW_Mram_mem3_DIA<26>_UNCONNECTED , \NLW_Mram_mem3_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<24>_UNCONNECTED , \NLW_Mram_mem3_DIA<23>_UNCONNECTED , \NLW_Mram_mem3_DIA<22>_UNCONNECTED , \NLW_Mram_mem3_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<20>_UNCONNECTED , \NLW_Mram_mem3_DIA<19>_UNCONNECTED , \NLW_Mram_mem3_DIA<18>_UNCONNECTED , \NLW_Mram_mem3_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<16>_UNCONNECTED , \NLW_Mram_mem3_DIA<15>_UNCONNECTED , \NLW_Mram_mem3_DIA<14>_UNCONNECTED , \NLW_Mram_mem3_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<12>_UNCONNECTED , \NLW_Mram_mem3_DIA<11>_UNCONNECTED , \NLW_Mram_mem3_DIA<10>_UNCONNECTED , \NLW_Mram_mem3_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<8>_UNCONNECTED , \NLW_Mram_mem3_DIA<7>_UNCONNECTED , \NLW_Mram_mem3_DIA<6>_UNCONNECTED , \NLW_Mram_mem3_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIA<4>_UNCONNECTED , \NLW_Mram_mem3_DIA<3>_UNCONNECTED , \NLW_Mram_mem3_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hF13000000431030431C000100C11C11407000000000003000000003C1C011047 ),
    .INIT_01 ( 256'h00000C40000003CC0000040C403003100C04031000C30400000C000104000000 ),
    .INIT_02 ( 256'h0C10C4030C0C30C1313000400000000000003031C00000030000001400000C10 ),
    .INIT_03 ( 256'h0041C14000C4017700C40570100005F001400017C0000014C700000400000004 ),
    .INIT_04 ( 256'h3030001000FC0003000400000000000C100C100C04133104000031400004017C ),
    .INIT_05 ( 256'h731CF133103C7317070707071C71CC1300171CC71CC71C71CD00000000301000 ),
    .INIT_06 ( 256'hC013040305C13100C00C403030F1030C30703003C00F1C13003000030010C55C ),
    .INIT_07 ( 256'hC4030310030C30C1C003100C003100C000C0C400C30C30733CCCC00030000C00 ),
    .INIT_08 ( 256'h4C00C000C0C400C30C1CC0000C0000303100C0C400C30C307000000C003100C0 ),
    .INIT_09 ( 256'hC307C307CC1F307F0C1F1CC71C731C73471C71C4C1F307CC1C1307CC1C1C307C ),
    .INIT_0A ( 256'hCF3C4000000040010400010305C00001F00FC0F1C101C4C1F307F0C1FC307C30 ),
    .INIT_0B ( 256'h3400731C0CC00000C0CC00000000400003003CC3C0F1030000000030CCC00000 ),
    .INIT_0C ( 256'h00100000C000010040000300101000C1000CC00404C103704C1C100030304001 ),
    .INIT_0D ( 256'h0C0C000030031000400C00430404000C033100400C0401000003000C40104000 ),
    .INIT_0E ( 256'h01D03000C100000000000030C0000000C00000000000010003004010000300C0 ),
    .INIT_0F ( 256'h3000C0030030300C0300000000000000000000000000000000000040C0001000 ),
    .INIT_10 ( 256'h0C00000430000100300C0C00100000000000000000030C00000C000030300000 ),
    .INIT_11 ( 256'h0000001000001C0000040044004100041001040010F014501014300001031040 ),
    .INIT_12 ( 256'h0C40413040410C034040101C0011147000000000000000000000000000000001 ),
    .INIT_13 ( 256'h00040005453000001000154050005015110C000004030030003340000CD00C00 ),
    .INIT_14 ( 256'h0C0100040000414000041411400011111C43001010000400500540C001010130 ),
    .INIT_15 ( 256'h1000000C000000000F04000C040033033004000400331C0CC100040000000000 ),
    .INIT_16 ( 256'h00000000000000000000003000000030000000003003001500000000000C0C00 ),
    .INIT_17 ( 256'h0C030000C040000000000000000000000000C0300010003000300000CCCCC0C0 ),
    .INIT_18 ( 256'h0030C000010030C00333300000000CC0C30C03300000C0C00300000000000000 ),
    .INIT_19 ( 256'h449214814195149891972445C300101000000000000001000710000000000000 ),
    .INIT_1A ( 256'h0200080780C0280B0280FFC20F30ABF80A83309393B0AB704C1C13178551D14A ),
    .INIT_1B ( 256'hAFFECBFEDFFFC073FAC33FCA02FC6BE10384A2108A4308BFFBEFF3D951420108 ),
    .INIT_1C ( 256'h140C140DDCECB0672466009CC25239DD60521C12407CD29313DC4213B4BC4FBA ),
    .INIT_1D ( 256'hF30E18FF2FBFE04D55C1C04411130901CF467130010CB00644410000D0106030 ),
    .INIT_1E ( 256'h0000000000000000000000005402AAA84D6E4CC9B8E05484EC70614350C43640 ),
    .INIT_1F ( 256'hFC0156ABFC0156ABFC0157FEA95403FEA95403FEA95403FEA954004E4904E490 ),
    .INIT_20 ( 256'h56ABFC0156ABFC0156ABFD5403FEA95403FEA95403FEA95403FEAAABFC0156AB ),
    .INIT_21 ( 256'h7AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD00156ABFC01 ),
    .INIT_22 ( 256'h7AD0792F852F847AD07AD3852F852ED07AD0792F852F847AD07AD3852F852ED0 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000335914155555FF852F852ED0 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem2_DIPA<3>_UNCONNECTED , \NLW_Mram_mem2_DIPA<2>_UNCONNECTED , \NLW_Mram_mem2_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem2_DOA<31>_UNCONNECTED , \NLW_Mram_mem2_DOA<30>_UNCONNECTED , \NLW_Mram_mem2_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<28>_UNCONNECTED , \NLW_Mram_mem2_DOA<27>_UNCONNECTED , \NLW_Mram_mem2_DOA<26>_UNCONNECTED , \NLW_Mram_mem2_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<24>_UNCONNECTED , \NLW_Mram_mem2_DOA<23>_UNCONNECTED , \NLW_Mram_mem2_DOA<22>_UNCONNECTED , \NLW_Mram_mem2_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<20>_UNCONNECTED , \NLW_Mram_mem2_DOA<19>_UNCONNECTED , \NLW_Mram_mem2_DOA<18>_UNCONNECTED , \NLW_Mram_mem2_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<16>_UNCONNECTED , \NLW_Mram_mem2_DOA<15>_UNCONNECTED , \NLW_Mram_mem2_DOA<14>_UNCONNECTED , \NLW_Mram_mem2_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<12>_UNCONNECTED , \NLW_Mram_mem2_DOA<11>_UNCONNECTED , \NLW_Mram_mem2_DOA<10>_UNCONNECTED , \NLW_Mram_mem2_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<8>_UNCONNECTED , \NLW_Mram_mem2_DOA<7>_UNCONNECTED , \NLW_Mram_mem2_DOA<6>_UNCONNECTED , \NLW_Mram_mem2_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOA<4>_UNCONNECTED , \NLW_Mram_mem2_DOA<3>_UNCONNECTED , \NLW_Mram_mem2_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[3], 
basesoc_rom_bus_dat_r[2]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem2_DIA<31>_UNCONNECTED , \NLW_Mram_mem2_DIA<30>_UNCONNECTED , \NLW_Mram_mem2_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<28>_UNCONNECTED , \NLW_Mram_mem2_DIA<27>_UNCONNECTED , \NLW_Mram_mem2_DIA<26>_UNCONNECTED , \NLW_Mram_mem2_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<24>_UNCONNECTED , \NLW_Mram_mem2_DIA<23>_UNCONNECTED , \NLW_Mram_mem2_DIA<22>_UNCONNECTED , \NLW_Mram_mem2_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<20>_UNCONNECTED , \NLW_Mram_mem2_DIA<19>_UNCONNECTED , \NLW_Mram_mem2_DIA<18>_UNCONNECTED , \NLW_Mram_mem2_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<16>_UNCONNECTED , \NLW_Mram_mem2_DIA<15>_UNCONNECTED , \NLW_Mram_mem2_DIA<14>_UNCONNECTED , \NLW_Mram_mem2_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<12>_UNCONNECTED , \NLW_Mram_mem2_DIA<11>_UNCONNECTED , \NLW_Mram_mem2_DIA<10>_UNCONNECTED , \NLW_Mram_mem2_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<8>_UNCONNECTED , \NLW_Mram_mem2_DIA<7>_UNCONNECTED , \NLW_Mram_mem2_DIA<6>_UNCONNECTED , \NLW_Mram_mem2_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIA<4>_UNCONNECTED , \NLW_Mram_mem2_DIA<3>_UNCONNECTED , \NLW_Mram_mem2_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_01 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_02 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_03 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_04 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_05 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_06 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_07 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_08 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_09 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0A ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0B ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0C ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0D ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0E ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_0F ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_10 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_11 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_12 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_13 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_14 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_15 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_16 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_17 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_18 ( 256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_19 ( 256'h4389C24C31B27250830DE0F373FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF ),
    .INIT_1A ( 256'hC03F0A67701204172040FFC30F30ECF00EC330C00024975E40579005A1695126 ),
    .INIT_1B ( 256'hF557FD56D7954D115996954D43542D7000C0BF00EE090FD55EF551C143000107 ),
    .INIT_1C ( 256'hC005C00451C0370B8B110B1A3E892D1EA849C9C93C14099015584219A258552D ),
    .INIT_1D ( 256'hFFC926553CD540CF529D6C330FFFF50143008437390E60017502C00DC0271010 ),
    .INIT_1E ( 256'hAAA9555400000000AAA05550000000001CEF394548C35B0C5A6C987338C31242 ),
    .INIT_1F ( 256'h39393AC6C6C6C7939393906C6C6C6D3939393AC6C6C6C793939390FFF00FFF02 ),
    .INIT_20 ( 256'h39393AC6C6C6C7939393906C6C6C6D3939393AC6C6C6C7939393906C6C6C6D39 ),
    .INIT_21 ( 256'h8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B76206C6C6C6D39 ),
    .INIT_22 ( 256'h8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC8B7621DC ),
    .INIT_23 ( 256'h000000000000000000000000000000000000000000000000000001DC8B7621DC ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 2 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .ENA(basesoc_sdram_tfawcon_ready),
    .DIPA({\NLW_Mram_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_mem1_DIPA<2>_UNCONNECTED , \NLW_Mram_mem1_DIPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPA<0>_UNCONNECTED }),
    .WEA({Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]}),
    .DOA({\NLW_Mram_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_mem1_DOA<26>_UNCONNECTED , \NLW_Mram_mem1_DOA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_mem1_DOA<23>_UNCONNECTED , \NLW_Mram_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_mem1_DOA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<20>_UNCONNECTED , \NLW_Mram_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<16>_UNCONNECTED , \NLW_Mram_mem1_DOA<15>_UNCONNECTED , \NLW_Mram_mem1_DOA<14>_UNCONNECTED , \NLW_Mram_mem1_DOA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<12>_UNCONNECTED , \NLW_Mram_mem1_DOA<11>_UNCONNECTED , \NLW_Mram_mem1_DOA<10>_UNCONNECTED , \NLW_Mram_mem1_DOA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<8>_UNCONNECTED , \NLW_Mram_mem1_DOA<7>_UNCONNECTED , \NLW_Mram_mem1_DOA<6>_UNCONNECTED , \NLW_Mram_mem1_DOA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOA<4>_UNCONNECTED , \NLW_Mram_mem1_DOA<3>_UNCONNECTED , \NLW_Mram_mem1_DOA<2>_UNCONNECTED , basesoc_rom_bus_dat_r[1], 
basesoc_rom_bus_dat_r[0]}),
    .ADDRA({rhs_array_muxed44[12], rhs_array_muxed44[11], rhs_array_muxed44[10], rhs_array_muxed44[9], rhs_array_muxed44[8], rhs_array_muxed44[7], 
rhs_array_muxed44[6], rhs_array_muxed44[5], rhs_array_muxed44[4], rhs_array_muxed44[3], rhs_array_muxed44[2], rhs_array_muxed44[1], 
rhs_array_muxed44[0], \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_mem1_DIA<26>_UNCONNECTED , \NLW_Mram_mem1_DIA<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_mem1_DIA<23>_UNCONNECTED , \NLW_Mram_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_mem1_DIA<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<20>_UNCONNECTED , \NLW_Mram_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<16>_UNCONNECTED , \NLW_Mram_mem1_DIA<15>_UNCONNECTED , \NLW_Mram_mem1_DIA<14>_UNCONNECTED , \NLW_Mram_mem1_DIA<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<12>_UNCONNECTED , \NLW_Mram_mem1_DIA<11>_UNCONNECTED , \NLW_Mram_mem1_DIA<10>_UNCONNECTED , \NLW_Mram_mem1_DIA<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<8>_UNCONNECTED , \NLW_Mram_mem1_DIA<7>_UNCONNECTED , \NLW_Mram_mem1_DIA<6>_UNCONNECTED , \NLW_Mram_mem1_DIA<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIA<4>_UNCONNECTED , \NLW_Mram_mem1_DIA<3>_UNCONNECTED , \NLW_Mram_mem1_DIA<2>_UNCONNECTED , Mcount_half_rate_phy_bitslip_cnt_cy[0], 
Mcount_half_rate_phy_bitslip_cnt_cy[0]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_drive_dq_4 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(\half_rate_phy_r_drive_dq[0] ),
    .Q(Mshreg_half_rate_phy_r_drive_dq_4_10175),
    .Q15(NLW_Mshreg_half_rate_phy_r_drive_dq_4_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_drive_dq_4 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_drive_dq_4_10175),
    .Q(\half_rate_phy_r_drive_dq[4] )
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_r_dfi_wrdata_en_5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(basesoc_sdram_tfawcon_ready),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sdram_half_clk),
    .D(half_rate_phy_wrdata_en_d_391),
    .Q(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10176),
    .Q15(NLW_Mshreg_half_rate_phy_r_dfi_wrdata_en_5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_r_dfi_wrdata_en_5 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_r_dfi_wrdata_en_5_10176),
    .Q(half_rate_phy_r_dfi_wrdata_en[5])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB1 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_256),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB1_10177),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB1_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB1_10177),
    .Q(half_rate_phy_rddata_sr_3_BRB1_9988)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB0 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB0_10178),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_1_BRB01 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB0_10178),
    .Q(half_rate_phy_rddata_sr_1_BRB01_10179)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p1_rddata_en_1207),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB2_10180),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB2_10180),
    .Q(half_rate_phy_rddata_sr_1_BRB2_10013)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_dfi_p0_rddata_en_1189),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB3_10181),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB3_10181),
    .Q(half_rate_phy_rddata_sr_1_BRB3_10014)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB4 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6841),
    .Q(Mshreg_new_master_rdata_valid2_BRB4_10182),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB4_10182),
    .Q(new_master_rdata_valid2_BRB4_10017)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB10 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB10_10183),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB10_10183),
    .Q(new_master_rdata_valid2_BRB10_10018)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB11 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1732),
    .Q(Mshreg_new_master_rdata_valid2_BRB11_10184),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB11_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB11_10184),
    .Q(new_master_rdata_valid2_BRB11_10019)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1731),
    .Q(Mshreg_new_master_rdata_valid2_BRB12_10185),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB12_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB12_10185),
    .Q(new_master_rdata_valid2_BRB12_10020)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_2323),
    .Q(Mshreg_new_master_rdata_valid2_BRB13_10186),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB13_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB13_10186),
    .Q(new_master_rdata_valid2_BRB13_10021)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB14_10187),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB14_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB14_10187),
    .Q(new_master_rdata_valid2_BRB14_10022)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB1 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6530),
    .Q(Mshreg_new_master_rdata_valid2_BRB1_10188),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB1_10188),
    .Q(new_master_rdata_valid2_BRB1_10023)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB15_10189),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB15_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB15_10189),
    .Q(new_master_rdata_valid2_BRB15_10024)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB16 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we_1962),
    .Q(Mshreg_new_master_rdata_valid2_BRB16_10190),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB16_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB16_10190),
    .Q(new_master_rdata_valid2_BRB16_10025)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB17 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_buffer_valid_n_1961),
    .Q(Mshreg_new_master_rdata_valid2_BRB17_10191),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB17_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB17_10191),
    .Q(new_master_rdata_valid2_BRB17_10026)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB18 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_row_opened_2348),
    .Q(Mshreg_new_master_rdata_valid2_BRB18_10192),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB18_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB18_10192),
    .Q(new_master_rdata_valid2_BRB18_10027)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB19 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine6_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB19_10193),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB19_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB19_10193),
    .Q(new_master_rdata_valid2_BRB19_10028)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB2 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6537),
    .Q(Mshreg_new_master_rdata_valid2_BRB2_10194),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB2_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB2_10194),
    .Q(new_master_rdata_valid2_BRB2_10029)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB20 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB20_10195),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB20_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB20 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB20_10195),
    .Q(new_master_rdata_valid2_BRB20_10030)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB21 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1686),
    .Q(Mshreg_new_master_rdata_valid2_BRB21_10196),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB21_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB21 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB21_10196),
    .Q(new_master_rdata_valid2_BRB21_10031)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB22 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1685),
    .Q(Mshreg_new_master_rdata_valid2_BRB22_10197),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB22_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB22 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB22_10197),
    .Q(new_master_rdata_valid2_BRB22_10032)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB23 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_2318),
    .Q(Mshreg_new_master_rdata_valid2_BRB23_10198),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB23_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB23 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB23_10198),
    .Q(new_master_rdata_valid2_BRB23_10033)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB24 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB24_10199),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB24_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB24 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB24_10199),
    .Q(new_master_rdata_valid2_BRB24_10034)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB3 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6544),
    .Q(Mshreg_new_master_rdata_valid2_BRB3_10200),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB3_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB3_10200),
    .Q(new_master_rdata_valid2_BRB3_10035)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB25 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_hit),
    .Q(Mshreg_new_master_rdata_valid2_BRB25_10201),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB25_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB25 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB25_10201),
    .Q(new_master_rdata_valid2_BRB25_10036)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB26 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we_1916),
    .Q(Mshreg_new_master_rdata_valid2_BRB26_10202),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB26_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB26 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB26_10202),
    .Q(new_master_rdata_valid2_BRB26_10037)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB27 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_buffer_valid_n_1915),
    .Q(Mshreg_new_master_rdata_valid2_BRB27_10203),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB27_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB27 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB27_10203),
    .Q(new_master_rdata_valid2_BRB27_10038)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB28 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_row_opened_2343),
    .Q(Mshreg_new_master_rdata_valid2_BRB28_10204),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB28_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB28 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB28_10204),
    .Q(new_master_rdata_valid2_BRB28_10039)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid2_BRB29 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine5_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid2_BRB29_10205),
    .Q15(NLW_Mshreg_new_master_rdata_valid2_BRB29_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid2_BRB29 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid2_BRB29_10205),
    .Q(new_master_rdata_valid2_BRB29_10040)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB5 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7041),
    .Q(Mshreg_new_master_rdata_valid1_BRB5_10206),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB5_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB5_10206),
    .Q(new_master_rdata_valid1_BRB5_10041)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB30 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB30_10207),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB30_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB30 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB30_10207),
    .Q(new_master_rdata_valid1_BRB30_10042)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB31 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1824),
    .Q(Mshreg_new_master_rdata_valid1_BRB31_10208),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB31_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB31 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB31_10208),
    .Q(new_master_rdata_valid1_BRB31_10043)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB32 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1823),
    .Q(Mshreg_new_master_rdata_valid1_BRB32_10209),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB32_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB32 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB32_10209),
    .Q(new_master_rdata_valid1_BRB32_10044)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB33 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_2333),
    .Q(Mshreg_new_master_rdata_valid1_BRB33_10210),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB33_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB33 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB33_10210),
    .Q(new_master_rdata_valid1_BRB33_10045)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB34 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB34_10211),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB34_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB34 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB34_10211),
    .Q(new_master_rdata_valid1_BRB34_10046)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB6 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7048),
    .Q(Mshreg_new_master_rdata_valid1_BRB6_10212),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB6_10212),
    .Q(new_master_rdata_valid1_BRB6_10047)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB35 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB35_10213),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB35_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB35 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB35_10213),
    .Q(new_master_rdata_valid1_BRB35_10048)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB36 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we_1870),
    .Q(Mshreg_new_master_rdata_valid1_BRB36_10214),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB36_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB36 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB36_10214),
    .Q(new_master_rdata_valid1_BRB36_10049)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB37 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_buffer_valid_n_1869),
    .Q(Mshreg_new_master_rdata_valid1_BRB37_10215),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB37_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB37 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB37_10215),
    .Q(new_master_rdata_valid1_BRB37_10050)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB38 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_row_opened_2338),
    .Q(Mshreg_new_master_rdata_valid1_BRB38_10216),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB38_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB38 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB38_10216),
    .Q(new_master_rdata_valid1_BRB38_10051)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB39 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine4_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB39_10217),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB39_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB39 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB39_10217),
    .Q(new_master_rdata_valid1_BRB39_10052)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n6926),
    .Q(Mshreg_new_master_rdata_valid1_BRB7_10218),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB7_10218),
    .Q(new_master_rdata_valid1_BRB7_10053)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB40 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB40_10219),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB40_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB40 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB40_10219),
    .Q(new_master_rdata_valid1_BRB40_10054)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB41 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we_2008),
    .Q(Mshreg_new_master_rdata_valid1_BRB41_10220),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB41_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB41 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB41_10220),
    .Q(new_master_rdata_valid1_BRB41_10055)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB42 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_buffer_valid_n_2007),
    .Q(Mshreg_new_master_rdata_valid1_BRB42_10221),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB42_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB42 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB42_10221),
    .Q(new_master_rdata_valid1_BRB42_10056)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB43 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_row_opened_2353),
    .Q(Mshreg_new_master_rdata_valid1_BRB43_10222),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB43_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB43 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB43_10222),
    .Q(new_master_rdata_valid1_BRB43_10057)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB44 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine7_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB44_10223),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB44_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB44 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB44_10223),
    .Q(new_master_rdata_valid1_BRB44_10058)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(_n7020),
    .Q(Mshreg_new_master_rdata_valid1_BRB8_10224),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB8_10224),
    .Q(new_master_rdata_valid1_BRB8_10059)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB45 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_hit),
    .Q(Mshreg_new_master_rdata_valid1_BRB45_10225),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB45_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB45 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB45_10225),
    .Q(new_master_rdata_valid1_BRB45_10060)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB46 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1778),
    .Q(Mshreg_new_master_rdata_valid1_BRB46_10226),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB46_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB46 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB46_10226),
    .Q(new_master_rdata_valid1_BRB46_10061)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB47 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1777),
    .Q(Mshreg_new_master_rdata_valid1_BRB47_10227),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB47_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB47 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB47_10227),
    .Q(new_master_rdata_valid1_BRB47_10062)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB48 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_2328),
    .Q(Mshreg_new_master_rdata_valid1_BRB48_10228),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB48_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB48 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB48_10228),
    .Q(new_master_rdata_valid1_BRB48_10063)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid1_BRB49 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid1_BRB49_10229),
    .Q15(NLW_Mshreg_new_master_rdata_valid1_BRB49_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid1_BRB49 (
    .C(sys_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_new_master_rdata_valid1_BRB49_10229),
    .Q(new_master_rdata_valid1_BRB49_10064)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB6 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(phase_sel_256),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB6_10230),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_2_BRB61 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB6_10230),
    .Q(half_rate_phy_rddata_sr_2_BRB61_10231)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB7 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB7_10232),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB7 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB7_10232),
    .Q(half_rate_phy_rddata_sr_2_BRB7_10067)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB8 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector3_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB8_10233),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB8 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB8_10233),
    .Q(half_rate_phy_rddata_sr_2_BRB8_10068)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB9 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_issue_re),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB9_10234),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_2_BRB91 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB9_10234),
    .Q(half_rate_phy_rddata_sr_2_BRB91_10235)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_2_BRB10 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(basesoc_sdram_tfawcon_ready),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_2_BRB10_10236),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_2_BRB10 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_2_BRB10_10236),
    .Q(half_rate_phy_rddata_sr_2_BRB10_10070)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB12 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n119571_FRB_3358),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB12_10237),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB12_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB12 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB12_10237),
    .Q(half_rate_phy_rddata_sr_3_BRB12_10073)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB13 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB13_10238),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB13_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB13 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB13_10238),
    .Q(half_rate_phy_rddata_sr_3_BRB13_10074)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB14 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(basesoc_sdram_phaseinjector2_command_storage_full[5]),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB14_10239),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB14_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB14 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB14_10239),
    .Q(half_rate_phy_rddata_sr_3_BRB14_10075)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_3_BRB15 (
    .A0(basesoc_sdram_tfawcon_ready),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(_n120351_FRB_3356),
    .Q(Mshreg_half_rate_phy_rddata_sr_3_BRB15_10240),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_3_BRB15_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_3_BRB15 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_3_BRB15_10240),
    .Q(half_rate_phy_rddata_sr_3_BRB15_10076)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_half_rate_phy_rddata_sr_1_BRB1 (
    .A0(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A1(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A2(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .A3(Mcount_half_rate_phy_bitslip_cnt_cy[0]),
    .CE(basesoc_sdram_tfawcon_ready),
    .CLK(sys2x_clk),
    .D(half_rate_phy_rddata_sr_3_BRB1_9988),
    .Q(Mshreg_half_rate_phy_rddata_sr_1_BRB1_10241),
    .Q15(NLW_Mshreg_half_rate_phy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE   half_rate_phy_rddata_sr_1_BRB1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(Mshreg_half_rate_phy_rddata_sr_1_BRB1_10241),
    .Q(half_rate_phy_rddata_sr_1_BRB1_10012)
  );
  FDRE   sys2x_rst_shift1 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(basesoc_sdram_tfawcon_ready),
    .R(sys2x_rst),
    .Q(sys2x_rst_shift1_10242)
  );
  FDRE   sys2x_rst_shift2 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift1_10242),
    .R(sys2x_rst),
    .Q(sys2x_rst_shift2_10243)
  );
  FDRE   sys2x_rst_shift3 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift2_10243),
    .R(sys2x_rst),
    .Q(sys2x_rst_shift3_10244)
  );
  FDRE   sys2x_rst_shift4 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(sys2x_rst_shift3_10244),
    .R(sys2x_rst),
    .Q(sys2x_rst_shift4_10245)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  half_rate_phy_rddata_sr_2_BRB611 (
    .I0(half_rate_phy_rddata_sr_2_BRB61_10231),
    .I1(sys2x_rst_shift3_10244),
    .O(half_rate_phy_rddata_sr_2_BRB611_10246)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_2_BRB6 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_2_BRB611_10246),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_2_BRB6_10066)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  half_rate_phy_rddata_sr_2_BRB911 (
    .I0(half_rate_phy_rddata_sr_2_BRB91_10235),
    .I1(sys2x_rst_shift3_10244),
    .O(half_rate_phy_rddata_sr_2_BRB911_10247)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_2_BRB9 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_2_BRB911_10247),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_2_BRB9_10069)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  half_rate_phy_rddata_sr_1_BRB011 (
    .I0(half_rate_phy_rddata_sr_1_BRB01_10179),
    .I1(sys2x_rst_shift4_10245),
    .O(half_rate_phy_rddata_sr_1_BRB011_10248)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  half_rate_phy_rddata_sr_1_BRB0 (
    .C(sys2x_clk),
    .CE(basesoc_sdram_tfawcon_ready),
    .D(half_rate_phy_rddata_sr_1_BRB011_10248),
    .R(sys2x_rst),
    .Q(half_rate_phy_rddata_sr_1_BRB0_10011)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

