// Seed: 3125933798
module module_0;
  wire id_1;
  wand id_2;
  assign id_2 = 1 == 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge id_8 & 1) begin : LABEL_0
    id_4 = ~id_5;
    id_7 = id_5;
    $display(id_3 == 1'h0);
    `define pp_9 0
    id_5 <= 1;
    if (1 == 1) id_2 <= id_3;
    assert ((1));
    id_5 = 1;
    id_2 = 1;
  end
  module_0 modCall_1 ();
endmodule
