# compile vhdl design source files
vhdl xil_defaultlib  "../../../../Piano_Project/Piano_Project.srcs/sources_1/new/JK_Flip_Flop_clear.vhd"
vhdl xil_defaultlib  "../../../Final_Exam.srcs/sources_1/new/Driverless_Final.vhd"

# Do not sort compile order
nosort
