<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d3.cpp:17:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 10 has been inferred" BundleName="mem" VarName="arg1" LoopLoc="d3.cpp:17:2" LoopName="ARRAY_1_READ" ParentFunc="fiat_25519_carry_square(unsigned int*, unsigned int*)" Length="10" Direction="read" AccessID="arg13seq" OrigID="for.inc.load.4" OrigAccess-DebugLoc="d3.cpp:19:15" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="d3.cpp:126:2" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 10 has been inferred" BundleName="mem" VarName="out1" LoopLoc="d3.cpp:126:2" LoopName="ARRAY_WRITE" ParentFunc="fiat_25519_carry_square(unsigned int*, unsigned int*)" Length="10" Direction="write" AccessID="out14seq" OrigID="for.inc681.store.6" OrigAccess-DebugLoc="d3.cpp:128:11" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d3.cpp:126:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="out1" LoopLoc="d3.cpp:126:2" LoopName="ARRAY_WRITE" ParentFunc="fiat_25519_carry_square(unsigned int*, unsigned int*)" OrigID="out14seq" OrigAccess-DebugLoc="d3.cpp:126:2" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="d3.cpp:17:2" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="mem" VarName="arg1" LoopLoc="d3.cpp:17:2" LoopName="ARRAY_1_READ" ParentFunc="fiat_25519_carry_square(unsigned int*, unsigned int*)" OrigID="arg13seq" OrigAccess-DebugLoc="d3.cpp:17:2" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d3.cpp:17:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 10 and bit width 32 in loop 'ARRAY_1_READ' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d3.cpp:17:2" LoopName="ARRAY_1_READ" Length="10" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="d3.cpp:126:2" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 10 and bit width 32 in loop 'ARRAY_WRITE' has been inferred on bundle 'mem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="mem" LoopLoc="d3.cpp:126:2" LoopName="ARRAY_WRITE" Length="10" Width="32" Direction="write"/>
</VitisHLS:BurstInfo>

