# compile vhdl design source files
vhdl xil_defaultlib  \
"project_tb_func_synth.vhd" \
"../../../../../../../Test Bench/Test+Bench+di+Esempio.vhd" \

# Do not sort compile order
nosort
