{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732131306050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732131306055 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:35:05 2024 " "Processing started: Wed Nov 20 20:35:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732131306055 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131306055 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SyswbLab1 -c SyswbLab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off SyswbLab1 -c SyswbLab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131306055 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732131306720 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732131306720 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "SyswbLab1.qsys " "Elaborating Platform Designer system entity \"SyswbLab1.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131317403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:21 Progress: Loading SyswbLab1/SyswbLab1.qsys " "2024.11.20.20:35:21 Progress: Loading SyswbLab1/SyswbLab1.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131321876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:22 Progress: Reading input file " "2024.11.20.20:35:22 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131322929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:23 Progress: Adding HEX \[SEG7_IF 1.0\] " "2024.11.20.20:35:23 Progress: Adding HEX \[SEG7_IF 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131323030 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module HEX " "2024.11.20.20:35:24 Progress: Parameterizing module HEX" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.1\] " "2024.11.20.20:35:24 Progress: Adding JTAG_UART \[altera_avalon_jtag_uart 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module JTAG_UART " "2024.11.20.20:35:24 Progress: Parameterizing module JTAG_UART" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324208 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding NIOS_II_Processor \[altera_nios2_gen2 17.1\] " "2024.11.20.20:35:24 Progress: Adding NIOS_II_Processor \[altera_nios2_gen2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324209 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module NIOS_II_Processor " "2024.11.20.20:35:24 Progress: Parameterizing module NIOS_II_Processor" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324359 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding OnChip_Memory \[altera_avalon_onchip_memory2 17.1\] " "2024.11.20.20:35:24 Progress: Adding OnChip_Memory \[altera_avalon_onchip_memory2 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324363 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module OnChip_Memory " "2024.11.20.20:35:24 Progress: Parameterizing module OnChip_Memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding clk_0 \[clock_source 17.1\] " "2024.11.20.20:35:24 Progress: Adding clk_0 \[clock_source 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module clk_0 " "2024.11.20.20:35:24 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324478 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding leds \[altera_avalon_pio 17.1\] " "2024.11.20.20:35:24 Progress: Adding leds \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module leds " "2024.11.20.20:35:24 Progress: Parameterizing module leds" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding pushbutton \[altera_avalon_pio 17.1\] " "2024.11.20.20:35:24 Progress: Adding pushbutton \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module pushbutton " "2024.11.20.20:35:24 Progress: Parameterizing module pushbutton" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding sw_sliders \[altera_avalon_pio 17.1\] " "2024.11.20.20:35:24 Progress: Adding sw_sliders \[altera_avalon_pio 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module sw_sliders " "2024.11.20.20:35:24 Progress: Parameterizing module sw_sliders" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Adding timer_0 \[altera_avalon_timer 17.1\] " "2024.11.20.20:35:24 Progress: Adding timer_0 \[altera_avalon_timer 17.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324495 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing module timer_0 " "2024.11.20.20:35:24 Progress: Parameterizing module timer_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324528 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Building connections " "2024.11.20.20:35:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324529 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Parameterizing connections " "2024.11.20.20:35:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324569 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:24 Progress: Validating " "2024.11.20.20:35:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131324572 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2024.11.20.20:35:25 Progress: Done reading input file " "2024.11.20.20:35:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131325951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SyswbLab1.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "SyswbLab1.JTAG_UART: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131327950 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SyswbLab1.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "SyswbLab1.pushbutton: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131327951 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SyswbLab1.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "SyswbLab1.sw_sliders: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131327951 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "SyswbLab1.timer_0: timer_0.s1 must be connected to an Avalon-MM master " "SyswbLab1.timer_0: timer_0.s1 must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131327953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SyswbLab1: Generating SyswbLab1 \"SyswbLab1\" for QUARTUS_SYNTH " "SyswbLab1: Generating SyswbLab1 \"SyswbLab1\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131328576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "HEX: \"SyswbLab1\" instantiated SEG7_IF \"HEX\" " "HEX: \"SyswbLab1\" instantiated SEG7_IF \"HEX\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131336875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Starting RTL generation for module 'SyswbLab1_JTAG_UART' " "JTAG_UART: Starting RTL generation for module 'SyswbLab1_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131336905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SyswbLab1_JTAG_UART --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0003_JTAG_UART_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0003_JTAG_UART_gen//SyswbLab1_JTAG_UART_component_configuration.pl  --do_build_sim=0  \] " "JTAG_UART:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=SyswbLab1_JTAG_UART --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0003_JTAG_UART_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0003_JTAG_UART_gen//SyswbLab1_JTAG_UART_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131336905 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: Done RTL generation for module 'SyswbLab1_JTAG_UART' " "JTAG_UART: Done RTL generation for module 'SyswbLab1_JTAG_UART'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131337258 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART: \"SyswbLab1\" instantiated altera_avalon_jtag_uart \"JTAG_UART\" " "JTAG_UART: \"SyswbLab1\" instantiated altera_avalon_jtag_uart \"JTAG_UART\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131337277 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor: \"SyswbLab1\" instantiated altera_nios2_gen2 \"NIOS_II_Processor\" " "NIOS_II_Processor: \"SyswbLab1\" instantiated altera_nios2_gen2 \"NIOS_II_Processor\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131338926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: Starting RTL generation for module 'SyswbLab1_OnChip_Memory' " "OnChip_Memory: Starting RTL generation for module 'SyswbLab1_OnChip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131338932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SyswbLab1_OnChip_Memory --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0004_OnChip_Memory_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0004_OnChip_Memory_gen//SyswbLab1_OnChip_Memory_component_configuration.pl  --do_build_sim=0  \] " "OnChip_Memory:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SyswbLab1_OnChip_Memory --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0004_OnChip_Memory_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0004_OnChip_Memory_gen//SyswbLab1_OnChip_Memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131338932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: Done RTL generation for module 'SyswbLab1_OnChip_Memory' " "OnChip_Memory: Done RTL generation for module 'SyswbLab1_OnChip_Memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "OnChip_Memory: \"SyswbLab1\" instantiated altera_avalon_onchip_memory2 \"OnChip_Memory\" " "OnChip_Memory: \"SyswbLab1\" instantiated altera_avalon_onchip_memory2 \"OnChip_Memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339631 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Starting RTL generation for module 'SyswbLab1_leds' " "Leds: Starting RTL generation for module 'SyswbLab1_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SyswbLab1_leds --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0005_leds_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0005_leds_gen//SyswbLab1_leds_component_configuration.pl  --do_build_sim=0  \] " "Leds:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SyswbLab1_leds --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0005_leds_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0005_leds_gen//SyswbLab1_leds_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: Done RTL generation for module 'SyswbLab1_leds' " "Leds: Done RTL generation for module 'SyswbLab1_leds'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339906 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Leds: \"SyswbLab1\" instantiated altera_avalon_pio \"leds\" " "Leds: \"SyswbLab1\" instantiated altera_avalon_pio \"leds\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339911 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Starting RTL generation for module 'SyswbLab1_pushbutton' " "Pushbutton: Starting RTL generation for module 'SyswbLab1_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SyswbLab1_pushbutton --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0006_pushbutton_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0006_pushbutton_gen//SyswbLab1_pushbutton_component_configuration.pl  --do_build_sim=0  \] " "Pushbutton:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SyswbLab1_pushbutton --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0006_pushbutton_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0006_pushbutton_gen//SyswbLab1_pushbutton_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131339937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: Done RTL generation for module 'SyswbLab1_pushbutton' " "Pushbutton: Done RTL generation for module 'SyswbLab1_pushbutton'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340261 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pushbutton: \"SyswbLab1\" instantiated altera_avalon_pio \"pushbutton\" " "Pushbutton: \"SyswbLab1\" instantiated altera_avalon_pio \"pushbutton\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340266 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Starting RTL generation for module 'SyswbLab1_sw_sliders' " "Sw_sliders: Starting RTL generation for module 'SyswbLab1_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340298 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SyswbLab1_sw_sliders --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0007_sw_sliders_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0007_sw_sliders_gen//SyswbLab1_sw_sliders_component_configuration.pl  --do_build_sim=0  \] " "Sw_sliders:   Generation command is \[exec A:/intelfpga_lite/quartus/bin64/perl/bin/perl.exe -I A:/intelfpga_lite/quartus/bin64/perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=SyswbLab1_sw_sliders --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0007_sw_sliders_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0007_sw_sliders_gen//SyswbLab1_sw_sliders_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340299 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: Done RTL generation for module 'SyswbLab1_sw_sliders' " "Sw_sliders: Done RTL generation for module 'SyswbLab1_sw_sliders'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sw_sliders: \"SyswbLab1\" instantiated altera_avalon_pio \"sw_sliders\" " "Sw_sliders: \"SyswbLab1\" instantiated altera_avalon_pio \"sw_sliders\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Starting RTL generation for module 'SyswbLab1_timer_0' " "Timer_0: Starting RTL generation for module 'SyswbLab1_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0:   Generation command is \[exec A:/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I A:/intelFPGA_lite/quartus/bin64//perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SyswbLab1_timer_0 --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0008_timer_0_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0008_timer_0_gen//SyswbLab1_timer_0_component_configuration.pl  --do_build_sim=0  \] " "Timer_0:   Generation command is \[exec A:/intelFPGA_lite/quartus/bin64//perl/bin/perl.exe -I A:/intelFPGA_lite/quartus/bin64//perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/common -I A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- A:/intelfpga_lite/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=SyswbLab1_timer_0 --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0008_timer_0_gen/ --quartus_dir=A:/intelfpga_lite/quartus --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0008_timer_0_gen//SyswbLab1_timer_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: Done RTL generation for module 'SyswbLab1_timer_0' " "Timer_0: Done RTL generation for module 'SyswbLab1_timer_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340933 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer_0: \"SyswbLab1\" instantiated altera_avalon_timer \"timer_0\" " "Timer_0: \"SyswbLab1\" instantiated altera_avalon_timer \"timer_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131340939 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131350318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131351078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131351887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131352694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131353515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131354342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131355173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"SyswbLab1\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"SyswbLab1\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131361498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"SyswbLab1\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"SyswbLab1\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131361507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"SyswbLab1\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"SyswbLab1\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131361513 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'SyswbLab1_NIOS_II_Processor_cpu' " "Cpu: Starting RTL generation for module 'SyswbLab1_NIOS_II_Processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131361530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec A:/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I A:/intelFPGA_lite/quartus/bin64//perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SyswbLab1_NIOS_II_Processor_cpu --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0011_cpu_gen/ --quartus_bindir=A:/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0011_cpu_gen//SyswbLab1_NIOS_II_Processor_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec A:/intelFPGA_lite/quartus/bin64//eperlcmd.exe -I A:/intelFPGA_lite/quartus/bin64//perl/lib -I A:/intelfpga_lite/quartus/sopc_builder/bin/europa -I A:/intelfpga_lite/quartus/sopc_builder/bin/perl_lib -I A:/intelfpga_lite/quartus/sopc_builder/bin -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- A:/intelfpga_lite/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=SyswbLab1_NIOS_II_Processor_cpu --dir=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0011_cpu_gen/ --quartus_bindir=A:/intelFPGA_lite/quartus/bin64/ --verilog --config=C:/Users/SEBAST~1/AppData/Local/Temp/alt0047_4090866363746216063.dir/0011_cpu_gen//SyswbLab1_NIOS_II_Processor_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131361530 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*) Starting Nios II generation " "Cpu: # 2024.11.20 20:36:02 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   Checking for plaintext license. " "Cpu: # 2024.11.20 20:36:02 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   Couldn't query license setup in Quartus directory A:/intelFPGA_lite/quartus/bin64/ " "Cpu: # 2024.11.20 20:36:02 (*)   Couldn't query license setup in Quartus directory A:/intelFPGA_lite/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2024.11.20 20:36:02 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2024.11.20 20:36:02 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   Plaintext license not found. " "Cpu: # 2024.11.20 20:36:02 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2024.11.20 20:36:02 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   Elaborating CPU configuration settings " "Cpu: # 2024.11.20 20:36:02 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:02 (*)   Creating all objects for CPU " "Cpu: # 2024.11.20 20:36:02 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:03 (*)   Generating RTL from CPU objects " "Cpu: # 2024.11.20 20:36:03 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:03 (*)   Creating plain-text RTL " "Cpu: # 2024.11.20 20:36:03 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2024.11.20 20:36:04 (*) Done Nios II generation " "Cpu: # 2024.11.20 20:36:04 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'SyswbLab1_NIOS_II_Processor_cpu' " "Cpu: Done RTL generation for module 'SyswbLab1_NIOS_II_Processor_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"NIOS_II_Processor\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"NIOS_II_Processor\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_Processor_data_master_translator\" " "NIOS_II_Processor_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"NIOS_II_Processor_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364629 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\" " "JTAG_UART_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"JTAG_UART_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NIOS_II_Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_Processor_data_master_agent\" " "NIOS_II_Processor_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"NIOS_II_Processor_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364635 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\" " "JTAG_UART_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"JTAG_UART_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\" " "JTAG_UART_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"JTAG_UART_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364674 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364684 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364714 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364742 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file A:/Pulpit/SyswbLab1/db/ip/SyswbLab1/submodules/altera_merlin_arbitrator.sv " "Reusing file A:/Pulpit/SyswbLab1/db/ip/SyswbLab1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364757 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file A:/Pulpit/SyswbLab1/db/ip/SyswbLab1/submodules/altera_merlin_arbitrator.sv " "Reusing file A:/Pulpit/SyswbLab1/db/ip/SyswbLab1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file A:/Pulpit/SyswbLab1/db/ip/SyswbLab1/submodules/altera_merlin_arbitrator.sv " "Reusing file A:/Pulpit/SyswbLab1/db/ip/SyswbLab1/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131364803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131366494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131366499 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "SyswbLab1: Done \"SyswbLab1\" with 31 modules, 44 files " "SyswbLab1: Done \"SyswbLab1\" with 31 modules, 44 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131366499 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "SyswbLab1.qsys " "Finished elaborating Platform Designer system entity \"SyswbLab1.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131367549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/syswblab1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/syswblab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1 " "Found entity 1: SyswbLab1" {  } { { "db/ip/syswblab1/syswblab1.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/seg7_if.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/seg7_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_IF " "Found entity 1: SEG7_IF" {  } { { "db/ip/syswblab1/submodules/seg7_if.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/seg7_if.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_JTAG_UART_sim_scfifo_w " "Found entity 1: SyswbLab1_JTAG_UART_sim_scfifo_w" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367737 ""} { "Info" "ISGN_ENTITY_NAME" "2 SyswbLab1_JTAG_UART_scfifo_w " "Found entity 2: SyswbLab1_JTAG_UART_scfifo_w" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367737 ""} { "Info" "ISGN_ENTITY_NAME" "3 SyswbLab1_JTAG_UART_sim_scfifo_r " "Found entity 3: SyswbLab1_JTAG_UART_sim_scfifo_r" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367737 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyswbLab1_JTAG_UART_scfifo_r " "Found entity 4: SyswbLab1_JTAG_UART_scfifo_r" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367737 ""} { "Info" "ISGN_ENTITY_NAME" "5 SyswbLab1_JTAG_UART " "Found entity 5: SyswbLab1_JTAG_UART" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_nios_ii_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_NIOS_II_Processor " "Found entity 1: SyswbLab1_NIOS_II_Processor" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module " "Found entity 1: SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "2 SyswbLab1_NIOS_II_Processor_cpu_register_bank_b_module " "Found entity 2: SyswbLab1_NIOS_II_Processor_cpu_register_bank_b_module" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "3 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug " "Found entity 3: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break " "Found entity 4: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "5 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk " "Found entity 5: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "6 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk " "Found entity 6: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "7 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace " "Found entity 7: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "8 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_td_mode " "Found entity 8: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_td_mode" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "9 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace " "Found entity 9: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "10 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "11 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "12 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "13 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo " "Found entity 13: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "14 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib " "Found entity 14: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "15 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im " "Found entity 15: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "16 SyswbLab1_NIOS_II_Processor_cpu_nios2_performance_monitors " "Found entity 16: SyswbLab1_NIOS_II_Processor_cpu_nios2_performance_monitors" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "17 SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg " "Found entity 17: SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "18 SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module " "Found entity 18: SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "19 SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem " "Found entity 19: SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "20 SyswbLab1_NIOS_II_Processor_cpu_nios2_oci " "Found entity 20: SyswbLab1_NIOS_II_Processor_cpu_nios2_oci" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""} { "Info" "ISGN_ENTITY_NAME" "21 SyswbLab1_NIOS_II_Processor_cpu " "Found entity 21: SyswbLab1_NIOS_II_Processor_cpu" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk " "Found entity 1: SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_sysclk.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck " "Found entity 1: SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_tck.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper " "Found entity 1: SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_NIOS_II_Processor_cpu_test_bench " "Found entity 1: SyswbLab1_NIOS_II_Processor_cpu_test_bench" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_test_bench.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_OnChip_Memory " "Found entity 1: SyswbLab1_OnChip_Memory" {  } { { "db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_irq_mapper " "Found entity 1: SyswbLab1_irq_mapper" {  } { { "db/ip/syswblab1/submodules/syswblab1_irq_mapper.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_leds " "Found entity 1: SyswbLab1_leds" {  } { { "db/ip/syswblab1/submodules/syswblab1_leds.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0 " "Found entity 1: SyswbLab1_mm_interconnect_0" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: SyswbLab1_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: SyswbLab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_cmd_demux " "Found entity 1: SyswbLab1_mm_interconnect_0_cmd_demux" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: SyswbLab1_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_cmd_mux " "Found entity 1: SyswbLab1_mm_interconnect_0_cmd_mux" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: SyswbLab1_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131367989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131367989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel syswblab1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel syswblab1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_router_default_decode " "Found entity 1: SyswbLab1_mm_interconnect_0_router_default_decode" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368005 ""} { "Info" "ISGN_ENTITY_NAME" "2 SyswbLab1_mm_interconnect_0_router " "Found entity 2: SyswbLab1_mm_interconnect_0_router" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368005 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel syswblab1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368007 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel syswblab1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_router_001_default_decode " "Found entity 1: SyswbLab1_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368008 ""} { "Info" "ISGN_ENTITY_NAME" "2 SyswbLab1_mm_interconnect_0_router_001 " "Found entity 2: SyswbLab1_mm_interconnect_0_router_001" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel syswblab1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368010 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel syswblab1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_router_002_default_decode " "Found entity 1: SyswbLab1_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368012 ""} { "Info" "ISGN_ENTITY_NAME" "2 SyswbLab1_mm_interconnect_0_router_002 " "Found entity 2: SyswbLab1_mm_interconnect_0_router_002" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel syswblab1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel syswblab1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at syswblab1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1732131368015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_router_004_default_decode " "Found entity 1: SyswbLab1_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368016 ""} { "Info" "ISGN_ENTITY_NAME" "2 SyswbLab1_mm_interconnect_0_router_004 " "Found entity 2: SyswbLab1_mm_interconnect_0_router_004" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_rsp_demux " "Found entity 1: SyswbLab1_mm_interconnect_0_rsp_demux" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_demux.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_rsp_mux " "Found entity 1: SyswbLab1_mm_interconnect_0_rsp_mux" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: SyswbLab1_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_pushbutton.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_pushbutton.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_pushbutton " "Found entity 1: SyswbLab1_pushbutton" {  } { { "db/ip/syswblab1/submodules/syswblab1_pushbutton.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_pushbutton.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_sw_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_sw_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_sw_sliders " "Found entity 1: SyswbLab1_sw_sliders" {  } { { "db/ip/syswblab1/submodules/syswblab1_sw_sliders.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_sw_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/syswblab1_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/syswblab1_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 SyswbLab1_timer_0 " "Found entity 1: SyswbLab1_timer_0" {  } { { "db/ip/syswblab1/submodules/syswblab1_timer_0.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/syswblab1/submodules/altera_avalon_sc_fifo.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368100 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/syswblab1/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/syswblab1/submodules/altera_merlin_master_agent.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/syswblab1/submodules/altera_merlin_master_translator.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/syswblab1/submodules/altera_merlin_slave_agent.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/syswblab1/submodules/altera_merlin_slave_translator.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/syswblab1/submodules/altera_reset_controller.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/syswblab1/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/syswblab1/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/syswblab1/submodules/altera_reset_synchronizer.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SyswbLab1 " "Elaborating entity \"SyswbLab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732131368339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_IF SEG7_IF:hex " "Elaborating entity \"SEG7_IF\" for hierarchy \"SEG7_IF:hex\"" {  } { { "db/ip/syswblab1/syswblab1.v" "hex" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_JTAG_UART SyswbLab1_JTAG_UART:jtag_uart " "Elaborating entity \"SyswbLab1_JTAG_UART\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\"" {  } { { "db/ip/syswblab1/syswblab1.v" "jtag_uart" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_JTAG_UART_scfifo_w SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w " "Elaborating entity \"SyswbLab1_JTAG_UART_scfifo_w\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "the_SyswbLab1_JTAG_UART_scfifo_w" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "wfifo" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131368659 ""}  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732131368659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "A:/Pulpit/SyswbLab1/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "A:/Pulpit/SyswbLab1/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "A:/Pulpit/SyswbLab1/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "A:/Pulpit/SyswbLab1/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131368959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131368959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_w:the_SyswbLab1_JTAG_UART_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "A:/Pulpit/SyswbLab1/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_JTAG_UART_scfifo_r SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_r:the_SyswbLab1_JTAG_UART_scfifo_r " "Elaborating entity \"SyswbLab1_JTAG_UART_scfifo_r\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|SyswbLab1_JTAG_UART_scfifo_r:the_SyswbLab1_JTAG_UART_scfifo_r\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "the_SyswbLab1_JTAG_UART_scfifo_r" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131368973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "SyswbLab1_JTAG_UART_alt_jtag_atlantic" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369245 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic " "Instantiated megafunction \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131369280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131369280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131369280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131369280 ""}  } { { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732131369280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369788 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369831 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic " "Elaborated megafunction instantiation \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"SyswbLab1_JTAG_UART:jtag_uart\|alt_jtag_atlantic:SyswbLab1_JTAG_UART_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor SyswbLab1_NIOS_II_Processor:nios_ii_processor " "Elaborating entity \"SyswbLab1_NIOS_II_Processor\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\"" {  } { { "db/ip/syswblab1/syswblab1.v" "nios_ii_processor" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor.v" "cpu" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_test_bench SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_test_bench:the_SyswbLab1_NIOS_II_Processor_cpu_test_bench " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_test_bench\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_test_bench:the_SyswbLab1_NIOS_II_Processor_cpu_test_bench\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_test_bench" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "SyswbLab1_NIOS_II_Processor_cpu_register_bank_a" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131369979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_altsyncram" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370042 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370055 ""}  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732131370055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/altsyncram_msi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131370116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131370116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_a_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_register_bank_b_module SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_b_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_b " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_register_bank_b_module\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_register_bank_b_module:SyswbLab1_NIOS_II_Processor_cpu_register_bank_b\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "SyswbLab1_NIOS_II_Processor_cpu_register_bank_b" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_altera_std_synchronizer" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370225 ""}  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732131370225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_break" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_xbrk" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dbrk" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_itrace" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_td_mode SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_td_mode:SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_td_mode\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_dtrace\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_td_mode:SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_fifo_cnt_inc" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_pib" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci_im" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_avalon_reg" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_altsyncram" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370485 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370497 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370497 ""}  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732131370497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131370562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131370562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_ocimem\|SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram_module:SyswbLab1_NIOS_II_Processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" "the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" "the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_tck" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk " "Elaborating entity \"SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" "the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_sysclk" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" "SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy " "Instantiated megafunction \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370714 ""}  } { { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732131370714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370718 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|SyswbLab1_NIOS_II_Processor_cpu_nios2_oci:the_SyswbLab1_NIOS_II_Processor_cpu_nios2_oci\|SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper:the_SyswbLab1_NIOS_II_Processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:SyswbLab1_NIOS_II_Processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_OnChip_Memory SyswbLab1_OnChip_Memory:onchip_memory " "Elaborating entity \"SyswbLab1_OnChip_Memory\" for hierarchy \"SyswbLab1_OnChip_Memory:onchip_memory\"" {  } { { "db/ip/syswblab1/syswblab1.v" "onchip_memory" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" "the_altsyncram" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131370980 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SyswbLab1_OnChip_Memory.hex " "Parameter \"init_file\" = \"SyswbLab1_OnChip_Memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32000 " "Parameter \"maximum_depth\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32000 " "Parameter \"numwords_a\" = \"32000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732131370980 ""}  } { { "db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_onchip_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732131370980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_edn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_edn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_edn1 " "Found entity 1: altsyncram_edn1" {  } { { "db/altsyncram_edn1.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/altsyncram_edn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131371066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131371066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_edn1 SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_edn1:auto_generated " "Elaborating entity \"altsyncram_edn1\" for hierarchy \"SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_edn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "a:/intelfpga_lite/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131371067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/decode_8la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131371762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131371762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_edn1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_edn1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_edn1.tdf" "decode3" { Text "A:/Pulpit/SyswbLab1/db/altsyncram_edn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131371765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "A:/Pulpit/SyswbLab1/db/mux_5hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131371825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131371825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_edn1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"SyswbLab1_OnChip_Memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_edn1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_edn1.tdf" "mux2" { Text "A:/Pulpit/SyswbLab1/db/altsyncram_edn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131371826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_leds SyswbLab1_leds:leds " "Elaborating entity \"SyswbLab1_leds\" for hierarchy \"SyswbLab1_leds:leds\"" {  } { { "db/ip/syswblab1/syswblab1.v" "leds" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131371976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_pushbutton SyswbLab1_pushbutton:pushbutton " "Elaborating entity \"SyswbLab1_pushbutton\" for hierarchy \"SyswbLab1_pushbutton:pushbutton\"" {  } { { "db/ip/syswblab1/syswblab1.v" "pushbutton" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131371984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_sw_sliders SyswbLab1_sw_sliders:sw_sliders " "Elaborating entity \"SyswbLab1_sw_sliders\" for hierarchy \"SyswbLab1_sw_sliders:sw_sliders\"" {  } { { "db/ip/syswblab1/syswblab1.v" "sw_sliders" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131371998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_timer_0 SyswbLab1_timer_0:timer_0 " "Elaborating entity \"SyswbLab1_timer_0\" for hierarchy \"SyswbLab1_timer_0:timer_0\"" {  } { { "db/ip/syswblab1/syswblab1.v" "timer_0" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0 SyswbLab1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"SyswbLab1_mm_interconnect_0\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/syswblab1/syswblab1.v" "mm_interconnect_0" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_data_master_translator\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "nios_ii_processor_data_master_translator" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios_ii_processor_instruction_master_translator\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "nios_ii_processor_instruction_master_translator" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 732 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hex_avalon_slave_translator\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "hex_avalon_slave_translator" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios_ii_processor_debug_mem_slave_translator\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "nios_ii_processor_debug_mem_slave_translator" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "leds_s1_translator" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 988 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_data_master_agent\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "nios_ii_processor_data_master_agent" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios_ii_processor_instruction_master_agent\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "nios_ii_processor_instruction_master_agent" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 1362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/syswblab1/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 1403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router:router " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router:router\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "router" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router_default_decode SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router:router\|SyswbLab1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router_default_decode\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router:router\|SyswbLab1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" "the_default_decode" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router_001 SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router_001\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "router_001" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router_001_default_decode SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_001:router_001\|SyswbLab1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_001:router_001\|SyswbLab1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router_002 SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router_002\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "router_002" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router_002_default_decode SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_002:router_002\|SyswbLab1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_002:router_002\|SyswbLab1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router_004 SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router_004\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "router_004" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_router_004_default_decode SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_004:router_004\|SyswbLab1_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"SyswbLab1_mm_interconnect_0_router_004_default_decode\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_router_004:router_004\|SyswbLab1_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_cmd_demux SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"SyswbLab1_mm_interconnect_0_cmd_demux\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "cmd_demux" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_cmd_demux_001 SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"SyswbLab1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "cmd_demux_001" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_cmd_mux SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"SyswbLab1_mm_interconnect_0_cmd_mux\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "cmd_mux" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_cmd_mux_002 SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"SyswbLab1_mm_interconnect_0_cmd_mux_002\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "cmd_mux_002" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_rsp_demux SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"SyswbLab1_mm_interconnect_0_rsp_demux\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "rsp_demux" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_rsp_mux SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"SyswbLab1_mm_interconnect_0_rsp_mux\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "rsp_mux" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" "adder" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_rsp_mux_001 SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"SyswbLab1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "rsp_mux_001" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_avalon_st_adapter SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"SyswbLab1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" "avalon_st_adapter" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0.v" 2740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SyswbLab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"SyswbLab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"SyswbLab1_mm_interconnect_0:mm_interconnect_0\|SyswbLab1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|SyswbLab1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/syswblab1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyswbLab1_irq_mapper SyswbLab1_irq_mapper:irq_mapper " "Elaborating entity \"SyswbLab1_irq_mapper\" for hierarchy \"SyswbLab1_irq_mapper:irq_mapper\"" {  } { { "db/ip/syswblab1/syswblab1.v" "irq_mapper" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "db/ip/syswblab1/syswblab1.v" "rst_controller" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/syswblab1/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/syswblab1/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/syswblab1/syswblab1.v" "rst_controller_001" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "db/ip/syswblab1/syswblab1.v" "rst_controller_002" { Text "A:/Pulpit/SyswbLab1/db/ip/syswblab1/syswblab1.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131372874 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732131374128 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.20.20:36:18 Progress: Loading sldb3d81451/alt_sld_fab_wrapper_hw.tcl " "2024.11.20.20:36:18 Progress: Loading sldb3d81451/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131378647 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131382001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131382161 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131387504 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131387573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131387645 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131387734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131387738 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131387739 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1732131388446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb3d81451/alt_sld_fab.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/sldb3d81451/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131388653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131388653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "A:/Pulpit/SyswbLab1/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131388723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131388723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131388738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131388738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131388785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131388785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/Pulpit/SyswbLab1/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131388859 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "A:/Pulpit/SyswbLab1/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131388859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131388859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "A:/Pulpit/SyswbLab1/db/ip/sldb3d81451/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732131388909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131388909 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732131391335 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131392338 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "112 " "112 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732131393422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131393671 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/Pulpit/SyswbLab1/output_files/SyswbLab1.map.smsg " "Generated suppressed messages file A:/Pulpit/SyswbLab1/output_files/SyswbLab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131394117 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732131395039 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732131395039 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2103 " "Implemented 2103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732131395303 ""} { "Info" "ICUT_CUT_TM_OPINS" "59 " "Implemented 59 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732131395303 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1784 " "Implemented 1784 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732131395303 ""} { "Info" "ICUT_CUT_TM_RAMS" "240 " "Implemented 240 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732131395303 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732131395303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5059 " "Peak virtual memory: 5059 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732131395370 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:36:35 2024 " "Processing ended: Wed Nov 20 20:36:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732131395370 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:30 " "Elapsed time: 00:01:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732131395370 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732131395370 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732131395370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1732131396724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732131396730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:36:36 2024 " "Processing started: Wed Nov 20 20:36:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732131396730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1732131396730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SyswbLab1 -c SyswbLab1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off SyswbLab1 -c SyswbLab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1732131396730 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1732131396872 ""}
{ "Info" "0" "" "Project  = SyswbLab1" {  } {  } 0 0 "Project  = SyswbLab1" 0 0 "Fitter" 0 0 1732131396873 ""}
{ "Info" "0" "" "Revision = SyswbLab1" {  } {  } 0 0 "Revision = SyswbLab1" 0 0 "Fitter" 0 0 1732131396873 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1732131397050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1732131397050 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SyswbLab1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"SyswbLab1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1732131397074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732131397111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1732131397112 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1732131397520 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1732131397545 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1732131397833 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1732131397883 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 74 " "No exact pin location assignment(s) for 7 pins of 74 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1732131398063 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1732131408288 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 1244 global CLKCTRL_G6 " "clk_clk~inputCLKENA0 with 1244 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1732131408488 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1732131408488 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732131408489 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1732131408509 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732131408512 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1732131408519 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1732131408524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1732131408524 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1732131408527 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732131409634 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1732131409634 ""}
{ "Info" "ISTA_SDC_FOUND" "a:/pulpit/syswblab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.sdc " "Reading SDC File: 'a:/pulpit/syswblab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1732131409651 ""}
{ "Info" "ISTA_SDC_FOUND" "a:/pulpit/syswblab1/db/ip/syswblab1/submodules/altera_reset_controller.sdc " "Reading SDC File: 'a:/pulpit/syswblab1/db/ip/syswblab1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1732131409656 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] clk_clk " "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732131409672 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1732131409672 "|SyswbLab1|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1732131409713 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1732131409713 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1732131409719 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732131409719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732131409719 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1732131409719 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1732131409719 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1732131409847 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1732131409851 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1732131409851 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732131410059 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1732131414367 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1732131414996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732131447742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1732131484111 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1732131488548 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732131488549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1732131490239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "A:/Pulpit/SyswbLab1/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1732131495859 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1732131495859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1732131505849 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1732131505849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732131505853 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.93 " "Total time spent on timing analysis during the Fitter is 1.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1732131509734 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732131509801 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732131510651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1732131510653 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1732131511513 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1732131517669 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "A:/Pulpit/SyswbLab1/output_files/SyswbLab1.fit.smsg " "Generated suppressed messages file A:/Pulpit/SyswbLab1/output_files/SyswbLab1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1732131518135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7922 " "Peak virtual memory: 7922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732131519324 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:38:39 2024 " "Processing ended: Wed Nov 20 20:38:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732131519324 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:03 " "Elapsed time: 00:02:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732131519324 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:43 " "Total CPU time (on all processors): 00:04:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732131519324 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1732131519324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1732131520521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732131520526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:38:40 2024 " "Processing started: Wed Nov 20 20:38:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732131520526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1732131520526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SyswbLab1 -c SyswbLab1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off SyswbLab1 -c SyswbLab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1732131520526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1732131521569 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1732131528335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732131528806 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:38:48 2024 " "Processing ended: Wed Nov 20 20:38:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732131528806 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732131528806 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732131528806 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1732131528806 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1732131529493 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1732131530078 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732131530085 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 20 20:38:49 2024 " "Processing started: Wed Nov 20 20:38:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732131530085 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131530085 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta SyswbLab1 -c SyswbLab1 " "Command: quartus_sta SyswbLab1 -c SyswbLab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131530085 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1732131530226 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531083 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531121 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1732131531816 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531816 ""}
{ "Info" "ISTA_SDC_FOUND" "a:/pulpit/syswblab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.sdc " "Reading SDC File: 'a:/pulpit/syswblab1/db/ip/syswblab1/submodules/syswblab1_nios_ii_processor_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531840 ""}
{ "Info" "ISTA_SDC_FOUND" "a:/pulpit/syswblab1/db/ip/syswblab1/submodules/altera_reset_controller.sdc " "Reading SDC File: 'a:/pulpit/syswblab1/db/ip/syswblab1/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531846 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] clk_clk " "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732131531871 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531871 "|SyswbLab1|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531896 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131531988 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1732131532000 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1732131532013 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.434 " "Worst-case setup slack is 11.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532038 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.434               0.000 altera_reserved_tck  " "   11.434               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532038 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131532038 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.118 " "Worst-case hold slack is 0.118" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 altera_reserved_tck  " "    0.118               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131532044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.071 " "Worst-case recovery slack is 15.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.071               0.000 altera_reserved_tck  " "   15.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131532047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.737 " "Worst-case removal slack is 0.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532051 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.737               0.000 altera_reserved_tck  " "    0.737               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532051 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131532051 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.781 " "Worst-case minimum pulse width slack is 15.781" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.781               0.000 altera_reserved_tck  " "   15.781               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131532053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131532053 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.548 ns " "Worst Case Available Settling Time: 62.548 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131532080 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131532080 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1732131532085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131532122 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131533765 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] clk_clk " "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732131533966 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131533966 "|SyswbLab1|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.484 " "Worst-case setup slack is 11.484" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.484               0.000 altera_reserved_tck  " "   11.484               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534089 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 altera_reserved_tck  " "    0.104               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534089 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534089 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.144 " "Worst-case recovery slack is 15.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.144               0.000 altera_reserved_tck  " "   15.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.665 " "Worst-case removal slack is 0.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 altera_reserved_tck  " "    0.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534096 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.790 " "Worst-case minimum pulse width slack is 15.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.790               0.000 altera_reserved_tck  " "   15.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131534098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534098 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.625 ns " "Worst Case Available Settling Time: 62.625 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131534126 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534126 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1732131534130 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131534297 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131535782 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] clk_clk " "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732131535979 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131535979 "|SyswbLab1|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.696 " "Worst-case setup slack is 13.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.696               0.000 altera_reserved_tck  " "   13.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536085 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 altera_reserved_tck  " "    0.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536085 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536085 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.947 " "Worst-case recovery slack is 15.947" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536090 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.947               0.000 altera_reserved_tck  " "   15.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536090 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.329 " "Worst-case removal slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536095 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 altera_reserved_tck  " "    0.329               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536095 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536095 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.772 " "Worst-case minimum pulse width slack is 15.772" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536097 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.772               0.000 altera_reserved_tck  " "   15.772               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536097 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536097 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.779 ns " "Worst Case Available Settling Time: 63.779 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536122 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536122 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1732131536127 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] clk_clk " "Register SyswbLab1_NIOS_II_Processor:nios_ii_processor\|SyswbLab1_NIOS_II_Processor_cpu:cpu\|W_alu_result\[2\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1732131536366 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536366 "|SyswbLab1|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.020 " "Worst-case setup slack is 14.020" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536495 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.020               0.000 altera_reserved_tck  " "   14.020               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536495 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.011 " "Worst-case hold slack is 0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.011               0.000 altera_reserved_tck  " "    0.011               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.049 " "Worst-case recovery slack is 16.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.049               0.000 altera_reserved_tck  " "   16.049               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.281 " "Worst-case removal slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 altera_reserved_tck  " "    0.281               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.791 " "Worst-case minimum pulse width slack is 15.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.791               0.000 altera_reserved_tck  " "   15.791               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732131536512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536512 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.980 ns " "Worst Case Available Settling Time: 63.980 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732131536538 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131536538 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131538342 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131538344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5359 " "Peak virtual memory: 5359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732131538437 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 20 20:38:58 2024 " "Processing ended: Wed Nov 20 20:38:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732131538437 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732131538437 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732131538437 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131538437 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1732131539308 ""}
