Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Mar 20 10:07:20 2024
| Host         : ws2104201823 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cometicus_timing_summary_routed.rpt -pb cometicus_timing_summary_routed.pb -rpx cometicus_timing_summary_routed.rpx -warn_on_violation
| Design       : cometicus
| Device       : 7z045-fbg676
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 50 register/latch pins with no clock driven by root clock pin: MEZ2_SRC_CLK_P (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: RF_CLK2_out_p (HIGH)

 There are 3827 register/latch pins with no clock driven by root clock pin: RF_CLK_out_p (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9736 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.294        0.000                      0                28979        0.066        0.000                      0                28979        4.232        0.000                       0                 14191  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
ADC_DCO           {0.000 1.000}        2.000           500.000         
clk_fpga_0        {0.000 5.000}        10.000          100.000         
clk_fpga_1        {0.000 10.000}       20.000          50.000          
  CLKFBOUT        {0.000 10.000}       20.000          50.000          
  core_clk_unbuf  {0.000 6.000}        12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0              2.294        0.000                      0                14065        0.066        0.000                      0                14065        4.232        0.000                       0                  6314  
clk_fpga_1             18.107        0.000                      0                  282        0.108        0.000                      0                  282        7.000        0.000                       0                   148  
  CLKFBOUT                                                                                                                                                         18.929        0.000                       0                     2  
  core_clk_unbuf        3.948        0.000                      0                14519        0.069        0.000                      0                14519        5.358        0.000                       0                  7727  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          7.442        0.000                      0                   24        0.154        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  core_clk_unbuf     core_clk_unbuf           9.313        0.000                      0                  112        0.289        0.000                      0                  112  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 0.223ns (3.013%)  route 7.177ns (96.987%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.589     3.021    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y279        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y279        FDRE (Prop_fdre_C_Q)         0.223     3.244 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[3]/Q
                         net (fo=94, routed)          7.177    10.421    TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/Q[3]
    SLICE_X142Y276       FDRE                                         r  TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.366    12.690    TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/m_axi3[0]\\.aclk
    SLICE_X142Y276       FDRE                                         r  TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][3]/C
                         clock pessimism              0.181    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X142Y276       FDRE (Setup_fdre_C_D)       -0.002    12.715    TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.715    
                         arrival time                         -10.421    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.379ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_ram_inst/RF/WR_GEN[0].reg_wdata_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.361ns  (logic 0.223ns (3.029%)  route 7.138ns (96.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.666ns = ( 12.666 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.592     3.024    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y282        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223     3.247 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/Q
                         net (fo=88, routed)          7.138    10.385    TRCV/ACQ_IP/facq_prn_ram_inst/RF/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[31][4]
    SLICE_X72Y280        FDRE                                         r  TRCV/ACQ_IP/facq_prn_ram_inst/RF/WR_GEN[0].reg_wdata_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.342    12.666    TRCV/ACQ_IP/facq_prn_ram_inst/RF/m_axi3[0]\\.aclk
    SLICE_X72Y280        FDRE                                         r  TRCV/ACQ_IP/facq_prn_ram_inst/RF/WR_GEN[0].reg_wdata_reg[0][4]/C
                         clock pessimism              0.261    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X72Y280        FDRE (Setup_fdre_C_D)       -0.009    12.764    TRCV/ACQ_IP/facq_prn_ram_inst/RF/WR_GEN[0].reg_wdata_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  2.379    

Slack (MET) :             2.526ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[7].reg_wdata_reg[7][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.254ns  (logic 0.223ns (3.074%)  route 7.031ns (96.926%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.592     3.024    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y282        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223     3.247 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/Q
                         net (fo=88, routed)          7.031    10.278    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/Q[4]
    SLICE_X74Y289        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[7].reg_wdata_reg[7][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.348    12.672    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/m_axi3[0]\\.aclk
    SLICE_X74Y289        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[7].reg_wdata_reg[7][4]/C
                         clock pessimism              0.261    12.933    
                         clock uncertainty           -0.154    12.779    
    SLICE_X74Y289        FDRE (Setup_fdre_C_D)        0.025    12.804    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[7].reg_wdata_reg[7][4]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                         -10.278    
  -------------------------------------------------------------------
                         slack                                  2.526    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.223ns (3.147%)  route 6.862ns (96.853%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.673 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.592     3.024    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y282        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223     3.247 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/Q
                         net (fo=88, routed)          6.862    10.109    TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/Q[4]
    SLICE_X69Y286        FDRE                                         r  TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.349    12.673    TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/m_axi3[0]\\.aclk
    SLICE_X69Y286        FDRE                                         r  TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[4]/C
                         clock pessimism              0.261    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X69Y286        FDRE (Setup_fdre_C_D)       -0.031    12.749    TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.749    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  2.639    

Slack (MET) :             2.792ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/CH[0].IMI_CH/RF/WR_GEN[1].reg_wdata_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.949ns  (logic 0.223ns (3.209%)  route 6.726ns (96.791%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.592     3.024    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y282        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223     3.247 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/Q
                         net (fo=88, routed)          6.726     9.973    TRCV/IMI/CH[0].IMI_CH/RF/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[31][4]
    SLICE_X71Y295        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/RF/WR_GEN[1].reg_wdata_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.353    12.677    TRCV/IMI/CH[0].IMI_CH/RF/m_axi3[0]\\.aclk
    SLICE_X71Y295        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/RF/WR_GEN[1].reg_wdata_reg[1][4]/C
                         clock pessimism              0.261    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X71Y295        FDRE (Setup_fdre_C_D)       -0.019    12.765    TRCV/IMI/CH[0].IMI_CH/RF/WR_GEN[1].reg_wdata_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.765    
                         arrival time                          -9.973    
  -------------------------------------------------------------------
                         slack                                  2.792    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.223ns (3.328%)  route 6.477ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.692 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.181ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.592     3.024    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y282        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223     3.247 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/Q
                         net (fo=88, routed)          6.477     9.724    TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/Q[4]
    SLICE_X142Y278       FDRE                                         r  TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.368    12.692    TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/m_axi3[0]\\.aclk
    SLICE_X142Y278       FDRE                                         r  TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][4]/C
                         clock pessimism              0.181    12.873    
                         clock uncertainty           -0.154    12.719    
    SLICE_X142Y278       FDRE (Setup_fdre_C_D)       -0.002    12.717    TRCV/IMI/normalizer_ins/regs_file_fsm_controller_inst/WR_GEN[0].reg_wdata_reg[0][4]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                          -9.724    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.075ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[18].reg_wdata_reg[18][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.682ns  (logic 0.223ns (3.337%)  route 6.459ns (96.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 12.674 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.592     3.024    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y282        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223     3.247 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/Q
                         net (fo=88, routed)          6.459     9.706    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/Q[4]
    SLICE_X74Y293        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[18].reg_wdata_reg[18][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.350    12.674    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/m_axi3[0]\\.aclk
    SLICE_X74Y293        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[18].reg_wdata_reg[18][4]/C
                         clock pessimism              0.261    12.935    
                         clock uncertainty           -0.154    12.781    
    SLICE_X74Y293        FDRE (Setup_fdre_C_D)        0.000    12.781    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[18].reg_wdata_reg[18][4]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                          -9.706    
  -------------------------------------------------------------------
                         slack                                  3.075    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[13].reg_wdata_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 0.223ns (3.383%)  route 6.369ns (96.617%))
  Logic Levels:           0  
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.667ns = ( 12.667 - 10.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.592     3.024    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y282        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y282        FDRE (Prop_fdre_C_Q)         0.223     3.247 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[4]/Q
                         net (fo=88, routed)          6.369     9.616    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/Q[4]
    SLICE_X86Y292        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[13].reg_wdata_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.343    12.667    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/m_axi3[0]\\.aclk
    SLICE_X86Y292        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[13].reg_wdata_reg[13][4]/C
                         clock pessimism              0.261    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X86Y292        FDRE (Setup_fdre_C_D)       -0.010    12.764    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[13].reg_wdata_reg[13][4]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.195ns  (required time - arrival time)
  Source:                 TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.542ns  (logic 0.223ns (3.409%)  route 6.319ns (96.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.673ns = ( 12.673 - 10.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.261ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.589     3.021    TRCV/connectbus_inst/m_axi3[0]\\.aclk
    SLICE_X31Y279        FDRE                                         r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y279        FDRE (Prop_fdre_C_Q)         0.223     3.244 r  TRCV/connectbus_inst/loop_hub_buses[0].slave_bus[0]\\.wdata_reg[3]/Q
                         net (fo=94, routed)          6.319     9.563    TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/Q[3]
    SLICE_X69Y286        FDRE                                         r  TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.349    12.673    TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/m_axi3[0]\\.aclk
    SLICE_X69Y286        FDRE                                         r  TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[3]/C
                         clock pessimism              0.261    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X69Y286        FDRE (Setup_fdre_C_D)       -0.022    12.758    TRCV/IMI/normalizer_ins/DATA_COLLECTOR/pipe_line_bus/slave_bus\\.wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -9.563    
  -------------------------------------------------------------------
                         slack                                  3.195    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 TRCV/VITDEC/state_reg[1]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/VITDEC/H_reg[12][0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 1.039ns (15.942%)  route 5.478ns (84.058%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT4=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12.812 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.705     3.137    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X67Y331        FDRE                                         r  TRCV/VITDEC/state_reg[1]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y331        FDRE (Prop_fdre_C_Q)         0.223     3.360 r  TRCV/VITDEC/state_reg[1]_rep__2/Q
                         net (fo=112, routed)         1.505     4.865    TRCV/VITDEC/state_reg[1]_rep__2_n_0
    SLICE_X90Y348        LUT6 (Prop_lut6_I2_O)        0.043     4.908 r  TRCV/VITDEC/H_min[0]_i_45/O
                         net (fo=1, routed)           0.000     4.908    TRCV/VITDEC/H_min[0]_i_45_n_0
    SLICE_X90Y348        MUXF7 (Prop_muxf7_I1_O)      0.117     5.025 r  TRCV/VITDEC/H_min_reg[0]_i_20/O
                         net (fo=1, routed)           0.000     5.025    TRCV/VITDEC/H_min_reg[0]_i_20_n_0
    SLICE_X90Y348        MUXF8 (Prop_muxf8_I0_O)      0.046     5.071 r  TRCV/VITDEC/H_min_reg[0]_i_8/O
                         net (fo=1, routed)           0.816     5.887    TRCV/VITDEC/H_min_reg[0]_i_8_n_0
    SLICE_X71Y341        LUT6 (Prop_lut6_I0_O)        0.125     6.012 r  TRCV/VITDEC/H_min[0]_i_3/O
                         net (fo=6, routed)           0.383     6.395    TRCV/VITDEC/H_L[0]
    SLICE_X71Y336        LUT4 (Prop_lut4_I3_O)        0.043     6.438 r  TRCV/VITDEC/H[63][0][7]_i_21/O
                         net (fo=1, routed)           0.000     6.438    TRCV/VITDEC/H[63][0][7]_i_21_n_0
    SLICE_X71Y336        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.697 r  TRCV/VITDEC/H_reg[63][0][7]_i_11/CO[3]
                         net (fo=8, routed)           0.583     7.280    TRCV/VITDEC/H_reg[63][0][7]_i_11_n_0
    SLICE_X71Y334        LUT4 (Prop_lut4_I1_O)        0.043     7.323 r  TRCV/VITDEC/H[63][0][0]_i_2/O
                         net (fo=3, routed)           0.471     7.794    TRCV/VITDEC/RF/H_bb_min[0]
    SLICE_X71Y326        LUT6 (Prop_lut6_I5_O)        0.043     7.837 r  TRCV/VITDEC/RF/H[63][0][5]_i_3/O
                         net (fo=6, routed)           0.483     8.320    TRCV/VITDEC/RF/H[63][0][5]_i_3_n_0
    SLICE_X72Y337        LUT6 (Prop_lut6_I3_O)        0.043     8.363 r  TRCV/VITDEC/RF/H[63][0][7]_i_10/O
                         net (fo=2, routed)           0.355     8.718    TRCV/VITDEC/RF/H[63][0][7]_i_10_n_0
    SLICE_X72Y337        LUT2 (Prop_lut2_I0_O)        0.054     8.772 r  TRCV/VITDEC/RF/H[63][0][6]_i_1/O
                         net (fo=128, routed)         0.882     9.654    TRCV/VITDEC/RF_n_144
    SLICE_X58Y348        FDRE                                         r  TRCV/VITDEC/H_reg[12][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.488    12.812    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X58Y348        FDRE                                         r  TRCV/VITDEC/H_reg[12][0][6]/C
                         clock pessimism              0.291    13.103    
                         clock uncertainty           -0.154    12.949    
    SLICE_X58Y348        FDRE (Setup_fdre_C_D)       -0.096    12.853    TRCV/VITDEC/H_reg[12][0][6]
  -------------------------------------------------------------------
                         required time                         12.853    
                         arrival time                          -9.654    
  -------------------------------------------------------------------
                         slack                                  3.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.538%)  route 0.190ns (65.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.774     1.525    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/m_axi3[0]\\.aclk
    SLICE_X95Y310        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y310        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][13]/Q
                         net (fo=1, routed)           0.190     1.815    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/WR_GEN[0].reg_wdata_reg[0][22][9]
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.067     1.866    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/m_axi3[0]\\.aclk
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.300     1.566    
    RAMB18_X4Y124        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.749    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.254%)  route 0.192ns (65.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.774     1.525    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/m_axi3[0]\\.aclk
    SLICE_X95Y310        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y310        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][10]/Q
                         net (fo=1, routed)           0.192     1.817    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/WR_GEN[0].reg_wdata_reg[0][22][6]
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.067     1.866    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/m_axi3[0]\\.aclk
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.300     1.566    
    RAMB18_X4Y124        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.749    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.101%)  route 0.193ns (65.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.774     1.525    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/m_axi3[0]\\.aclk
    SLICE_X95Y310        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y310        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][12]/Q
                         net (fo=1, routed)           0.193     1.818    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/WR_GEN[0].reg_wdata_reg[0][22][8]
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.067     1.866    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/m_axi3[0]\\.aclk
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.300     1.566    
    RAMB18_X4Y124        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.749    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.100ns (33.995%)  route 0.194ns (66.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.774     1.525    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/m_axi3[0]\\.aclk
    SLICE_X95Y310        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y310        FDRE (Prop_fdre_C_Q)         0.100     1.625 r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][15]/Q
                         net (fo=1, routed)           0.194     1.819    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/WR_GEN[0].reg_wdata_reg[0][22][11]
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.067     1.866    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/m_axi3[0]\\.aclk
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.300     1.566    
    RAMB18_X4Y124        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.749    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/wr_ram_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.118ns (49.083%)  route 0.122ns (50.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.885ns
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.791     1.542    TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/m_axi3[0]\\.aclk
    SLICE_X34Y302        FDRE                                         r  TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/wr_ram_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y302        FDRE (Prop_fdre_C_Q)         0.118     1.660 r  TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/wr_ram_reg/Q
                         net (fo=1, routed)           0.122     1.782    TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/WEA[0]
    RAMB18_X2Y120        RAMB18E1                                     r  TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.086     1.885    TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/m_axi3[0]\\.aclk
    RAMB18_X2Y120        RAMB18E1                                     r  TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.281     1.604    
    RAMB18_X2Y120        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.700    TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.370%)  route 0.190ns (61.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.775     1.526    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/m_axi3[0]\\.aclk
    SLICE_X94Y309        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y309        FDRE (Prop_fdre_C_Q)         0.118     1.644 r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][7]/Q
                         net (fo=1, routed)           0.190     1.834    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/WR_GEN[0].reg_wdata_reg[0][22][3]
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.067     1.866    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/m_axi3[0]\\.aclk
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.300     1.566    
    RAMB18_X4Y124        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.749    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.118ns (38.366%)  route 0.190ns (61.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.775     1.526    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/m_axi3[0]\\.aclk
    SLICE_X94Y309        FDRE                                         r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y309        FDRE (Prop_fdre_C_Q)         0.118     1.644 r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/RF/WR_GEN[0].reg_wdata_reg[0][4]/Q
                         net (fo=1, routed)           0.190     1.834    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/WR_GEN[0].reg_wdata_reg[0][22][0]
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.067     1.866    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/m_axi3[0]\\.aclk
    RAMB18_X4Y124        RAMB18E1                                     r  TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
                         clock pessimism             -0.300     1.566    
    RAMB18_X4Y124        RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.749    TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TRCV/VITDEC/H_reg[15][1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/VITDEC/H_L_reg[15][1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.061%)  route 0.061ns (37.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.775     1.526    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X63Y333        FDRE                                         r  TRCV/VITDEC/H_reg[15][1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y333        FDRE (Prop_fdre_C_Q)         0.100     1.626 r  TRCV/VITDEC/H_reg[15][1][7]/Q
                         net (fo=2, routed)           0.061     1.687    TRCV/VITDEC/H_reg[15][1]_1780[7]
    SLICE_X62Y333        FDRE                                         r  TRCV/VITDEC/H_L_reg[15][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.039     1.838    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X62Y333        FDRE                                         r  TRCV/VITDEC/H_L_reg[15][1][7]/C
                         clock pessimism             -0.301     1.537    
    SLICE_X62Y333        FDRE (Hold_fdre_C_D)         0.059     1.596    TRCV/VITDEC/H_L_reg[15][1][7]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.687    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 TRCV/VITDEC/H_reg[48][0][3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/VITDEC/H_L_reg[48][0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.370%)  route 0.063ns (38.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.768     1.519    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X87Y346        FDSE                                         r  TRCV/VITDEC/H_reg[48][0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y346        FDSE (Prop_fdse_C_Q)         0.100     1.619 r  TRCV/VITDEC/H_reg[48][0][3]/Q
                         net (fo=2, routed)           0.063     1.682    TRCV/VITDEC/H_reg[48][0]_1586[3]
    SLICE_X86Y346        FDRE                                         r  TRCV/VITDEC/H_L_reg[48][0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.034     1.833    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X86Y346        FDRE                                         r  TRCV/VITDEC/H_L_reg[48][0][3]/C
                         clock pessimism             -0.303     1.530    
    SLICE_X86Y346        FDRE (Hold_fdre_C_D)         0.059     1.589    TRCV/VITDEC/H_L_reg[48][0][3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 TRCV/VITDEC/H_reg[40][0][0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TRCV/VITDEC/H_L_reg[40][0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.118ns (36.417%)  route 0.206ns (63.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.770     1.521    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X82Y341        FDSE                                         r  TRCV/VITDEC/H_reg[40][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y341        FDSE (Prop_fdse_C_Q)         0.118     1.639 r  TRCV/VITDEC/H_reg[40][0][0]/Q
                         net (fo=2, routed)           0.206     1.845    TRCV/VITDEC/H_reg[40][0]_1602[0]
    SLICE_X90Y341        FDRE                                         r  TRCV/VITDEC/H_L_reg[40][0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.032     1.831    TRCV/VITDEC/m_axi3[0]\\.aclk
    SLICE_X90Y341        FDRE                                         r  TRCV/VITDEC/H_L_reg[40][0][0]/C
                         clock pessimism             -0.116     1.715    
    SLICE_X90Y341        FDRE (Hold_fdre_C_D)         0.037     1.752    TRCV/VITDEC/H_L_reg[40][0][0]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y55    TRCV/ACQ_IP/DATA_COLLECTOR_NOISE/RAM_GEN[0].bram_block_v2_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X2Y120   TRCV/CORR_GEN[0].CORR_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X3Y112   TRCV/ACQ_IP/facq_prn_ram_inst/bram_block_v2_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X4Y124   TRCV/IMI/CH[0].IMI_CH/PRN_RAM_CH/bram_block_v2_inst/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB36_X3Y64    TRCV/VITDEC/RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X4Y116   TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[0].bram_block_v2_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X4Y114   TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[1].bram_block_v2_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X4Y117   TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[2].bram_block_v2_inst/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.839         10.000      8.161      RAMB18_X4Y115   TRCV/IMI/normalizer_ins/DATA_COLLECTOR/RAM_GEN[3].bram_block_v2_inst/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  cpu_top_inst/BUFG_ACLK/I
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y295   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y295   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y329   dma_inst/fifo_wr_reg_0_15_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X26Y293   axi3_to_inter_0_inst/rdata_fifo_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       18.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.107ns  (required time - arrival time)
  Source:                 lock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm_reset_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.352ns (21.601%)  route 1.278ns (78.399%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.724     3.156    clk_50
    SLICE_X3Y1           FDRE                                         r  lock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.223     3.379 f  lock_counter_reg[5]/Q
                         net (fo=2, routed)           0.486     3.865    lock_counter_reg[5]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.043     3.908 f  mmcm_reset_count[2]_i_6/O
                         net (fo=1, routed)           0.456     4.365    mmcm_reset_count[2]_i_6_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.043     4.408 f  mmcm_reset_count[2]_i_2/O
                         net (fo=4, routed)           0.335     4.743    mmcm_reset_count0
    SLICE_X2Y2           LUT2 (Prop_lut2_I1_O)        0.043     4.786 r  mmcm_reset_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.786    mmcm_reset_count[0]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.584    22.908    clk_50
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_count_reg[0]/C
                         clock pessimism              0.223    23.131    
                         clock uncertainty           -0.302    22.829    
    SLICE_X2Y2           FDRE (Setup_fdre_C_D)        0.064    22.893    mmcm_reset_count_reg[0]
  -------------------------------------------------------------------
                         required time                         22.893    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 18.107    

Slack (MET) :             18.108ns  (required time - arrival time)
  Source:                 lock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm_reset_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.352ns (21.601%)  route 1.278ns (78.399%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.724     3.156    clk_50
    SLICE_X3Y1           FDRE                                         r  lock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.223     3.379 f  lock_counter_reg[5]/Q
                         net (fo=2, routed)           0.486     3.865    lock_counter_reg[5]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.043     3.908 f  mmcm_reset_count[2]_i_6/O
                         net (fo=1, routed)           0.456     4.365    mmcm_reset_count[2]_i_6_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.043     4.408 f  mmcm_reset_count[2]_i_2/O
                         net (fo=4, routed)           0.335     4.743    mmcm_reset_count0
    SLICE_X2Y2           LUT3 (Prop_lut3_I2_O)        0.043     4.786 r  mmcm_reset_count[1]_i_1/O
                         net (fo=1, routed)           0.000     4.786    mmcm_reset_count[1]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.584    22.908    clk_50
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_count_reg[1]/C
                         clock pessimism              0.223    23.131    
                         clock uncertainty           -0.302    22.829    
    SLICE_X2Y2           FDRE (Setup_fdre_C_D)        0.065    22.894    mmcm_reset_count_reg[1]
  -------------------------------------------------------------------
                         required time                         22.894    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                 18.108    

Slack (MET) :             18.119ns  (required time - arrival time)
  Source:                 lock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm_reset_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.362ns (22.079%)  route 1.278ns (77.921%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.724     3.156    clk_50
    SLICE_X3Y1           FDRE                                         r  lock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.223     3.379 f  lock_counter_reg[5]/Q
                         net (fo=2, routed)           0.486     3.865    lock_counter_reg[5]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.043     3.908 f  mmcm_reset_count[2]_i_6/O
                         net (fo=1, routed)           0.456     4.365    mmcm_reset_count[2]_i_6_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.043     4.408 f  mmcm_reset_count[2]_i_2/O
                         net (fo=4, routed)           0.335     4.743    mmcm_reset_count0
    SLICE_X2Y2           LUT4 (Prop_lut4_I3_O)        0.053     4.796 r  mmcm_reset_count[2]_i_1/O
                         net (fo=1, routed)           0.000     4.796    mmcm_reset_count[2]_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.584    22.908    clk_50
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_count_reg[2]/C
                         clock pessimism              0.223    23.131    
                         clock uncertainty           -0.302    22.829    
    SLICE_X2Y2           FDRE (Setup_fdre_C_D)        0.086    22.915    mmcm_reset_count_reg[2]
  -------------------------------------------------------------------
                         required time                         22.915    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 18.119    

Slack (MET) :             18.248ns  (required time - arrival time)
  Source:                 lock_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mmcm_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.352ns (23.616%)  route 1.139ns (76.384%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.908ns = ( 22.908 - 20.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.724     3.156    clk_50
    SLICE_X3Y1           FDRE                                         r  lock_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.223     3.379 r  lock_counter_reg[5]/Q
                         net (fo=2, routed)           0.486     3.865    lock_counter_reg[5]
    SLICE_X2Y0           LUT6 (Prop_lut6_I2_O)        0.043     3.908 r  mmcm_reset_count[2]_i_6/O
                         net (fo=1, routed)           0.456     4.365    mmcm_reset_count[2]_i_6_n_0
    SLICE_X2Y3           LUT4 (Prop_lut4_I3_O)        0.043     4.408 r  mmcm_reset_count[2]_i_2/O
                         net (fo=4, routed)           0.196     4.604    mmcm_reset_count0
    SLICE_X2Y2           LUT6 (Prop_lut6_I5_O)        0.043     4.647 r  mmcm_reset_i_1/O
                         net (fo=1, routed)           0.000     4.647    mmcm_reset_i_1_n_0
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.584    22.908    clk_50
    SLICE_X2Y2           FDRE                                         r  mmcm_reset_reg/C
                         clock pessimism              0.223    23.131    
                         clock uncertainty           -0.302    22.829    
    SLICE_X2Y2           FDRE (Setup_fdre_C_D)        0.066    22.895    mmcm_reset_reg
  -------------------------------------------------------------------
                         required time                         22.895    
                         arrival time                          -4.647    
  -------------------------------------------------------------------
                         slack                                 18.248    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.223ns (20.112%)  route 0.886ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.223     3.219 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/Q
                         net (fo=92, routed)          0.886     4.105    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p_n_1
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.366    22.690    FREQ_COUNTER/clk_50
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][16]/C
                         clock pessimism              0.284    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X37Y293        FDRE (Setup_fdre_C_R)       -0.304    22.368    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][16]
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.223ns (20.112%)  route 0.886ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.223     3.219 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/Q
                         net (fo=92, routed)          0.886     4.105    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p_n_1
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.366    22.690    FREQ_COUNTER/clk_50
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][17]/C
                         clock pessimism              0.284    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X37Y293        FDRE (Setup_fdre_C_R)       -0.304    22.368    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][17]
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.223ns (20.112%)  route 0.886ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.223     3.219 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/Q
                         net (fo=92, routed)          0.886     4.105    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p_n_1
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.366    22.690    FREQ_COUNTER/clk_50
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][18]/C
                         clock pessimism              0.284    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X37Y293        FDRE (Setup_fdre_C_R)       -0.304    22.368    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][18]
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.263ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.223ns (20.112%)  route 0.886ns (79.888%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.223     3.219 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/Q
                         net (fo=92, routed)          0.886     4.105    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p_n_1
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.366    22.690    FREQ_COUNTER/clk_50
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][19]/C
                         clock pessimism              0.284    22.974    
                         clock uncertainty           -0.302    22.672    
    SLICE_X37Y293        FDRE (Setup_fdre_C_R)       -0.304    22.368    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][19]
  -------------------------------------------------------------------
                         required time                         22.368    
                         arrival time                          -4.105    
  -------------------------------------------------------------------
                         slack                                 18.263    

Slack (MET) :             18.276ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.223ns (18.589%)  route 0.977ns (81.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.223     3.219 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/Q
                         net (fo=92, routed)          0.977     4.196    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p_n_1
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.367    22.691    FREQ_COUNTER/clk_50
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][17]/C
                         clock pessimism              0.284    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X37Y295        FDRE (Setup_fdre_C_CE)      -0.201    22.472    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][17]
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                 18.276    

Slack (MET) :             18.276ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.200ns  (logic 0.223ns (18.589%)  route 0.977ns (81.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.223     3.219 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/Q
                         net (fo=92, routed)          0.977     4.196    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p_n_1
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    21.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    21.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.367    22.691    FREQ_COUNTER/clk_50
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][20]/C
                         clock pessimism              0.284    22.975    
                         clock uncertainty           -0.302    22.673    
    SLICE_X37Y295        FDRE (Setup_fdre_C_CE)      -0.201    22.472    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][20]
  -------------------------------------------------------------------
                         required time                         22.472    
                         arrival time                          -4.196    
  -------------------------------------------------------------------
                         slack                                 18.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/clk_50
    SLICE_X39Y293        FDPE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y293        FDPE (Prop_fdpe_C_Q)         0.100     1.561 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync1_reg/Q
                         net (fo=1, routed)           0.055     1.616    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync1
    SLICE_X39Y293        FDPE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.956     1.755    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/clk_50
    SLICE_X39Y293        FDPE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync2_reg/C
                         clock pessimism             -0.294     1.461    
    SLICE_X39Y293        FDPE (Hold_fdpe_C_D)         0.047     1.508    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.puls_sync_inst/sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/clk_50
    SLICE_X38Y294        FDPE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y294        FDPE (Prop_fdpe_C_Q)         0.118     1.579 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync1_reg/Q
                         net (fo=1, routed)           0.055     1.634    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync1
    SLICE_X38Y294        FDPE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.956     1.755    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/clk_50
    SLICE_X38Y294        FDPE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync2_reg/C
                         clock pessimism             -0.294     1.461    
    SLICE_X38Y294        FDPE (Hold_fdpe_C_D)         0.042     1.503    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/lat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/clk_50
    SLICE_X38Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y293        FDRE (Prop_fdre_C_Q)         0.107     1.568 f  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/lat_reg/Q
                         net (fo=1, routed)           0.054     1.622    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/lat
    SLICE_X38Y293        LUT2 (Prop_lut2_I1_O)        0.064     1.686 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/out_i_1__30/O
                         net (fo=1, routed)           0.000     1.686    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/out_s
    SLICE_X38Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.956     1.755    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/clk_50
    SLICE_X38Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/out_reg/C
                         clock pessimism             -0.294     1.461    
    SLICE_X38Y293        FDRE (Hold_fdre_C_D)         0.087     1.548    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/out_reg
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.709     1.460    FREQ_COUNTER/clk_50
    SLICE_X37Y291        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y291        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][10]/Q
                         net (fo=2, routed)           0.101     1.661    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5]_1[10]
    SLICE_X38Y291        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.955     1.754    FREQ_COUNTER/clk_50
    SLICE_X38Y291        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][10]/C
                         clock pessimism             -0.280     1.474    
    SLICE_X38Y291        FDRE (Hold_fdre_C_D)         0.037     1.511    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.680%)  route 0.101ns (50.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.709     1.460    FREQ_COUNTER/clk_50
    SLICE_X37Y290        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y290        FDRE (Prop_fdre_C_Q)         0.100     1.560 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][6]/Q
                         net (fo=2, routed)           0.101     1.661    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5]_1[6]
    SLICE_X38Y290        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.955     1.754    FREQ_COUNTER/clk_50
    SLICE_X38Y290        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]/C
                         clock pessimism             -0.280     1.474    
    SLICE_X38Y290        FDRE (Hold_fdre_C_D)         0.037     1.511    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.661    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.906%)  route 0.104ns (51.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/clk_50
    SLICE_X37Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y293        FDRE (Prop_fdre_C_Q)         0.100     1.561 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][19]/Q
                         net (fo=2, routed)           0.104     1.665    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5]_1[19]
    SLICE_X36Y294        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.956     1.755    FREQ_COUNTER/clk_50
    SLICE_X36Y294        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][19]/C
                         clock pessimism             -0.280     1.475    
    SLICE_X36Y294        FDRE (Hold_fdre_C_D)         0.040     1.515    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][19]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.157ns (72.918%)  route 0.058ns (27.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.293ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.707     1.458    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.091     1.549 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg/Q
                         net (fo=7, routed)           0.058     1.607    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/in0[0]
    SLICE_X37Y287        LUT2 (Prop_lut2_I0_O)        0.066     1.673 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_i_1__22/O
                         net (fo=1, routed)           0.000     1.673    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_s
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.952     1.751    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg/C
                         clock pessimism             -0.293     1.458    
    SLICE_X37Y287        FDRE (Hold_fdre_C_D)         0.060     1.518    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/out_reg
  -------------------------------------------------------------------
                         required time                         -1.518    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.118ns (53.521%)  route 0.102ns (46.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.708     1.459    FREQ_COUNTER/clk_50
    SLICE_X36Y289        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y289        FDRE (Prop_fdre_C_Q)         0.118     1.577 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][4]/Q
                         net (fo=2, routed)           0.102     1.679    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6]_2[4]
    SLICE_X37Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.954     1.753    FREQ_COUNTER/clk_50
    SLICE_X37Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][4]/C
                         clock pessimism             -0.280     1.473    
    SLICE_X37Y288        FDRE (Hold_fdre_C_D)         0.047     1.520    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.520    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.057%)  route 0.100ns (45.943%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.708     1.459    FREQ_COUNTER/clk_50
    SLICE_X36Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y288        FDRE (Prop_fdre_C_Q)         0.118     1.577 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][3]/Q
                         net (fo=2, routed)           0.100     1.677    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6]_2[3]
    SLICE_X39Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.954     1.753    FREQ_COUNTER/clk_50
    SLICE_X39Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][3]/C
                         clock pessimism             -0.280     1.473    
    SLICE_X39Y288        FDRE (Hold_fdre_C_D)         0.038     1.511    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.118ns (51.778%)  route 0.110ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/clk_50
    SLICE_X36Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y293        FDRE (Prop_fdre_C_Q)         0.118     1.579 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6][20]/Q
                         net (fo=2, routed)           0.110     1.689    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.cntr_chan_reg[6]_2[20]
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.956     1.755    FREQ_COUNTER/clk_50
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][20]/C
                         clock pessimism             -0.280     1.475    
    SLICE_X37Y295        FDRE (Hold_fdre_C_D)         0.047     1.522    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][20]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         20.000      18.592     BUFGCTRL_X0Y18   cpu_top_inst/BUFG_CLK_50/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  MMCM/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X37Y287    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X38Y293    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/lat_reg/C
Min Period        n/a     FDPE/C             n/a            0.750         20.000      19.250     SLICE_X38Y294    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync2_reg/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X35Y287    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][11]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X36Y294    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][15]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X36Y294    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][18]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X35Y287    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][1]/C
Min Period        n/a     FDRE/C             n/a            0.750         20.000      19.250     SLICE_X37Y295    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][20]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  MMCM/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.400         10.000      9.600      SLICE_X38Y293    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_ed_inst/lat_reg/C
Low Pulse Width   Slow    FDPE/C             n/a            0.400         10.000      9.600      SLICE_X38Y294    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.puls_sync_inst/sync2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         10.000      9.600      SLICE_X36Y294    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         10.000      9.600      SLICE_X36Y294    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         10.000      9.600      SLICE_X37Y295    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][20]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         10.000      9.600      SLICE_X37Y295    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][21]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         10.000      9.600      SLICE_X36Y294    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.400         10.000      9.600      SLICE_X34Y293    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][8]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  MMCM/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y289    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y289    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y291    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y291    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y292    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y292    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y292    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][14]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         10.000      9.650      SLICE_X37Y292    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.cntr_chan_reg[5][15]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCM/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  MMCM/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         20.000      18.929     MMCME2_ADV_X0Y0  MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  MMCM/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  MMCM/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  core_clk_unbuf
  To Clock:  core_clk_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        3.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/freq_shift_inst/I_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        8.026ns  (logic 3.411ns (42.497%)  route 4.615ns (57.503%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    6.892ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.341     6.892    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/core_clk
    RAMB36_X0Y38         RAMB36E1                                     r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.123     9.015 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.080    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1_n_1
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     9.399 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           1.496    10.895    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1_n_67
    SLICE_X24Y222        LUT6 (Prop_lut6_I1_O)        0.043    10.938 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0/O
                         net (fo=1, routed)           0.000    10.938    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0_n_0
    SLICE_X24Y222        MUXF7 (Prop_muxf7_I1_O)      0.108    11.046 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]_i_2/O
                         net (fo=6, routed)           2.285    13.331    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]
    SLICE_X42Y279        LUT3 (Prop_lut3_I1_O)        0.128    13.459 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/I_out[2]_i_17/O
                         net (fo=1, routed)           0.309    13.769    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/cos_reg[0]_0
    SLICE_X41Y279        LUT6 (Prop_lut6_I5_O)        0.134    13.903 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out[2]_i_10/O
                         net (fo=1, routed)           0.000    13.903    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out[2]_i_10_n_0
    SLICE_X41Y279        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.170 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.170    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out_reg[2]_i_2_n_0
    SLICE_X41Y280        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166    14.336 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out_reg[2]_i_3/O[1]
                         net (fo=3, routed)           0.459    14.795    TRCV/ACQ_IP/freq_shift_inst/I_out_full[5]
    SLICE_X42Y279        LUT6 (Prop_lut6_I3_O)        0.123    14.918 r  TRCV/ACQ_IP/freq_shift_inst/I_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.918    TRCV/ACQ_IP/freq_shift_inst/I_out_full_signed_compressed[2]
    SLICE_X42Y279        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/I_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    TRCV/ACQ_IP/freq_shift_inst/core_clk
    SLICE_X42Y279        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/I_out_reg[0]/C
                         clock pessimism              0.428    18.922    
                         clock uncertainty           -0.121    18.801    
    SLICE_X42Y279        FDCE (Setup_fdce_C_D)        0.065    18.866    TRCV/ACQ_IP/freq_shift_inst/I_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                         -14.918    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.967ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.978ns  (logic 3.192ns (40.012%)  route 4.786ns (59.988%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 18.495 - 12.000 ) 
    Source Clock Delay      (SCD):    6.892ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.341     6.892    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/core_clk
    RAMB36_X0Y38         RAMB36E1                                     r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.123     9.015 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.080    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1_n_1
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     9.399 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           1.496    10.895    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1_n_67
    SLICE_X24Y222        LUT6 (Prop_lut6_I1_O)        0.043    10.938 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0/O
                         net (fo=1, routed)           0.000    10.938    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0_n_0
    SLICE_X24Y222        MUXF7 (Prop_muxf7_I1_O)      0.108    11.046 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]_i_2/O
                         net (fo=6, routed)           2.285    13.331    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]
    SLICE_X42Y279        LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/I_out[2]_i_16/O
                         net (fo=3, routed)           0.373    13.828    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/inp_I[0]
    SLICE_X37Y280        LUT6 (Prop_lut6_I2_O)        0.043    13.871 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out[2]_i_9/O
                         net (fo=1, routed)           0.000    13.871    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out[2]_i_9_n_0
    SLICE_X37Y280        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.312    14.183 f  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out_reg[2]_i_2/O[3]
                         net (fo=3, routed)           0.566    14.749    TRCV/ACQ_IP/freq_shift_inst/Q_out_full[3]
    SLICE_X43Y281        LUT6 (Prop_lut6_I0_O)        0.120    14.869 r  TRCV/ACQ_IP/freq_shift_inst/Q_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.869    TRCV/ACQ_IP/freq_shift_inst/Q_out_full_signed_compressed[4]
    SLICE_X43Y281        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.359    18.495    TRCV/ACQ_IP/freq_shift_inst/core_clk
    SLICE_X43Y281        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[2]/C
                         clock pessimism              0.428    18.923    
                         clock uncertainty           -0.121    18.802    
    SLICE_X43Y281        FDCE (Setup_fdce_C_D)        0.034    18.836    TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                         -14.869    
  -------------------------------------------------------------------
                         slack                                  3.967    

Slack (MET) :             3.970ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_reset_state1_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.697ns  (logic 0.266ns (3.456%)  route 7.431ns (96.544%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.613ns = ( 18.613 - 12.000 ) 
    Source Clock Delay      (SCD):    7.112ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.561     7.112    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X43Y284        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223     7.335 r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/Q
                         net (fo=50, routed)          2.237     9.572    TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]_0
    SLICE_X50Y254        LUT3 (Prop_lut3_I1_O)        0.043     9.615 r  TRCV/ACQ_IP/fsm_controller_inst/rd_addr[0]_i_1/O
                         net (fo=365, routed)         5.195    14.809    TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max
    SLICE_X92Y301        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_reset_state1_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.477    18.613    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X92Y301        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_reset_state1_reg[9]/C
                         clock pessimism              0.488    19.101    
                         clock uncertainty           -0.121    18.980    
    SLICE_X92Y301        FDRE (Setup_fdre_C_CE)      -0.201    18.779    TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_reset_state1_reg[9]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                  3.970    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/freq_shift_inst/I_out_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.981ns  (logic 3.259ns (40.833%)  route 4.722ns (59.167%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    6.892ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.341     6.892    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/core_clk
    RAMB36_X0Y38         RAMB36E1                                     r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.123     9.015 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.080    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1_n_1
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     9.399 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           1.496    10.895    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1_n_67
    SLICE_X24Y222        LUT6 (Prop_lut6_I1_O)        0.043    10.938 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0/O
                         net (fo=1, routed)           0.000    10.938    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0_n_0
    SLICE_X24Y222        MUXF7 (Prop_muxf7_I1_O)      0.108    11.046 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]_i_2/O
                         net (fo=6, routed)           2.285    13.331    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]
    SLICE_X42Y279        LUT3 (Prop_lut3_I1_O)        0.128    13.459 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/I_out[2]_i_17/O
                         net (fo=1, routed)           0.309    13.769    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/cos_reg[0]_0
    SLICE_X41Y279        LUT6 (Prop_lut6_I5_O)        0.134    13.903 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out[2]_i_10/O
                         net (fo=1, routed)           0.000    13.903    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out[2]_i_10_n_0
    SLICE_X41Y279        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    14.185 f  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out_reg[2]_i_2/O[2]
                         net (fo=3, routed)           0.566    14.751    TRCV/ACQ_IP/freq_shift_inst/I_out_full[2]
    SLICE_X42Y279        LUT6 (Prop_lut6_I3_O)        0.122    14.873 r  TRCV/ACQ_IP/freq_shift_inst/I_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.873    TRCV/ACQ_IP/freq_shift_inst/I_out_full_signed_compressed[4]
    SLICE_X42Y279        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/I_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    TRCV/ACQ_IP/freq_shift_inst/core_clk
    SLICE_X42Y279        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/I_out_reg[2]/C
                         clock pessimism              0.428    18.922    
                         clock uncertainty           -0.121    18.801    
    SLICE_X42Y279        FDCE (Setup_fdce_C_D)        0.066    18.867    TRCV/ACQ_IP/freq_shift_inst/I_out_reg[2]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -14.873    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.046ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 3.262ns (41.301%)  route 4.636ns (58.699%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 18.495 - 12.000 ) 
    Source Clock Delay      (SCD):    6.892ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.341     6.892    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/core_clk
    RAMB36_X0Y38         RAMB36E1                                     r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.123     9.015 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.080    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1_n_1
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     9.399 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           1.496    10.895    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1_n_67
    SLICE_X24Y222        LUT6 (Prop_lut6_I1_O)        0.043    10.938 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0/O
                         net (fo=1, routed)           0.000    10.938    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0_n_0
    SLICE_X24Y222        MUXF7 (Prop_muxf7_I1_O)      0.108    11.046 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]_i_2/O
                         net (fo=6, routed)           2.285    13.331    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]
    SLICE_X42Y279        LUT2 (Prop_lut2_I1_O)        0.124    13.455 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/I_out[2]_i_16/O
                         net (fo=3, routed)           0.373    13.828    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/inp_I[0]
    SLICE_X37Y280        LUT6 (Prop_lut6_I2_O)        0.043    13.871 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out[2]_i_9/O
                         net (fo=1, routed)           0.000    13.871    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out[2]_i_9_n_0
    SLICE_X37Y280        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267    14.138 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.138    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out_reg[2]_i_2_n_0
    SLICE_X37Y281        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111    14.249 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/Q_out_reg[2]_i_3/O[0]
                         net (fo=3, routed)           0.417    14.666    TRCV/ACQ_IP/freq_shift_inst/Q_out_full[4]
    SLICE_X43Y281        LUT6 (Prop_lut6_I3_O)        0.124    14.790 r  TRCV/ACQ_IP/freq_shift_inst/Q_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.790    TRCV/ACQ_IP/freq_shift_inst/Q_out_full_signed_compressed[2]
    SLICE_X43Y281        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.359    18.495    TRCV/ACQ_IP/freq_shift_inst/core_clk
    SLICE_X43Y281        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[0]/C
                         clock pessimism              0.428    18.923    
                         clock uncertainty           -0.121    18.802    
    SLICE_X43Y281        FDCE (Setup_fdce_C_D)        0.034    18.836    TRCV/ACQ_IP/freq_shift_inst/Q_out_reg[0]
  -------------------------------------------------------------------
                         required time                         18.836    
                         arrival time                         -14.790    
  -------------------------------------------------------------------
                         slack                                  4.046    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 0.266ns (3.493%)  route 7.349ns (96.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.613ns = ( 18.613 - 12.000 ) 
    Source Clock Delay      (SCD):    7.112ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.561     7.112    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X43Y284        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223     7.335 r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/Q
                         net (fo=50, routed)          2.237     9.572    TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]_0
    SLICE_X50Y254        LUT3 (Prop_lut3_I1_O)        0.043     9.615 r  TRCV/ACQ_IP/fsm_controller_inst/rd_addr[0]_i_1/O
                         net (fo=365, routed)         5.112    14.727    TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max
    SLICE_X92Y302        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.477    18.613    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X92Y302        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[10]/C
                         clock pessimism              0.488    19.101    
                         clock uncertainty           -0.121    18.980    
    SLICE_X92Y302        FDRE (Setup_fdre_C_CE)      -0.201    18.779    TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[10]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 0.266ns (3.493%)  route 7.349ns (96.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.613ns = ( 18.613 - 12.000 ) 
    Source Clock Delay      (SCD):    7.112ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.561     7.112    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X43Y284        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223     7.335 r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/Q
                         net (fo=50, routed)          2.237     9.572    TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]_0
    SLICE_X50Y254        LUT3 (Prop_lut3_I1_O)        0.043     9.615 r  TRCV/ACQ_IP/fsm_controller_inst/rd_addr[0]_i_1/O
                         net (fo=365, routed)         5.112    14.727    TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max
    SLICE_X92Y302        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.477    18.613    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X92Y302        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[11]/C
                         clock pessimism              0.488    19.101    
                         clock uncertainty           -0.121    18.980    
    SLICE_X92Y302        FDRE (Setup_fdre_C_CE)      -0.201    18.779    TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[11]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.052ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 0.266ns (3.493%)  route 7.349ns (96.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.613ns = ( 18.613 - 12.000 ) 
    Source Clock Delay      (SCD):    7.112ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.561     7.112    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X43Y284        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y284        FDRE (Prop_fdre_C_Q)         0.223     7.335 r  TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]/Q
                         net (fo=50, routed)          2.237     9.572    TRCV/ACQ_IP/fsm_controller_inst/state_reg[0]_0
    SLICE_X50Y254        LUT3 (Prop_lut3_I1_O)        0.043     9.615 r  TRCV/ACQ_IP/fsm_controller_inst/rd_addr[0]_i_1/O
                         net (fo=365, routed)         5.112    14.727    TRCV/ACQ_IP/fsm_controller_inst/max_args_interface\\.reset_max
    SLICE_X92Y302        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.477    18.613    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X92Y302        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[8]/C
                         clock pessimism              0.488    19.101    
                         clock uncertainty           -0.121    18.980    
    SLICE_X92Y302        FDRE (Setup_fdre_C_CE)      -0.201    18.779    TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.code_out_bitmask1_reg[8]
  -------------------------------------------------------------------
                         required time                         18.779    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  4.052    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/freq_shift_inst/I_out_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 3.087ns (38.979%)  route 4.833ns (61.021%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    6.892ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.341     6.892    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/core_clk
    RAMB36_X0Y38         RAMB36E1                                     r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y38         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      2.123     9.015 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1/CASCADEOUTB
                         net (fo=1, routed)           0.065     9.080    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_1_n_1
    RAMB36_X0Y39         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.319     9.399 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1/DOBDO[0]
                         net (fo=1, routed)           1.496    10.895    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1_n_67
    SLICE_X24Y222        LUT6 (Prop_lut6_I1_O)        0.043    10.938 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0/O
                         net (fo=1, routed)           0.000    10.938    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata[29]_i_6__0_n_0
    SLICE_X24Y222        MUXF7 (Prop_muxf7_I1_O)      0.108    11.046 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]_i_2/O
                         net (fo=6, routed)           2.285    13.331    TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/loop_or_buses[29].master_bus\\.rdata_reg[29]
    SLICE_X42Y279        LUT3 (Prop_lut3_I1_O)        0.128    13.459 r  TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/I_out[2]_i_17/O
                         net (fo=1, routed)           0.309    13.769    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/cos_reg[0]_0
    SLICE_X41Y279        LUT6 (Prop_lut6_I5_O)        0.134    13.903 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out[2]_i_10/O
                         net (fo=1, routed)           0.000    13.903    TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out[2]_i_10_n_0
    SLICE_X41Y279        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109    14.012 r  TRCV/ACQ_IP/freq_shift_inst/DDS_sin_cos_inst/I_out_reg[2]_i_2/O[1]
                         net (fo=3, routed)           0.677    14.688    TRCV/ACQ_IP/freq_shift_inst/I_out_full[1]
    SLICE_X42Y279        LUT6 (Prop_lut6_I0_O)        0.123    14.811 r  TRCV/ACQ_IP/freq_shift_inst/I_out[1]_i_1/O
                         net (fo=1, routed)           0.000    14.811    TRCV/ACQ_IP/freq_shift_inst/I_out_full_signed_compressed[3]
    SLICE_X42Y279        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/I_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    TRCV/ACQ_IP/freq_shift_inst/core_clk
    SLICE_X42Y279        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/I_out_reg[1]/C
                         clock pessimism              0.428    18.922    
                         clock uncertainty           -0.121    18.801    
    SLICE_X42Y279        FDCE (Setup_fdce_C_D)        0.066    18.867    TRCV/ACQ_IP/freq_shift_inst/I_out_reg[1]
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                         -14.811    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.058ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/dat_I_in_reg_reg[88][1]/CE
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        7.427ns  (logic 0.272ns (3.662%)  route 7.155ns (96.338%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 18.498 - 12.000 ) 
    Source Clock Delay      (SCD):    7.109ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.558     7.109    TRCV/ACQ_IP/freq_shift_inst/core_clk
    SLICE_X45Y281        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y281        FDCE (Prop_fdce_C_Q)         0.223     7.332 r  TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg/Q
                         net (fo=23, routed)          1.186     8.518    TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid
    SLICE_X65Y282        LUT2 (Prop_lut2_I0_O)        0.049     8.567 r  TRCV/ACQ_IP/freq_shift_inst/dat_I_in_reg[255][2]_i_1/O
                         net (fo=1533, routed)        5.969    14.536    TRCV/ACQ_IP/core_inst/core_interface\\.we
    SLICE_X122Y271       FDRE                                         r  TRCV/ACQ_IP/core_inst/dat_I_in_reg_reg[88][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.362    18.498    TRCV/ACQ_IP/core_inst/core_clk
    SLICE_X122Y271       FDRE                                         r  TRCV/ACQ_IP/core_inst/dat_I_in_reg_reg[88][1]/C
                         clock pessimism              0.488    18.986    
                         clock uncertainty           -0.121    18.865    
    SLICE_X122Y271       FDRE (Setup_fdre_C_CE)      -0.271    18.594    TRCV/ACQ_IP/core_inst/dat_I_in_reg_reg[88][1]
  -------------------------------------------------------------------
                         required time                         18.594    
                         arrival time                         -14.536    
  -------------------------------------------------------------------
                         slack                                  4.058    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/dat_Q_reg_reg[128][0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[64].sum_reg_reg[64][0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.477%)  route 0.196ns (60.523%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.685     3.188    TRCV/ACQ_IP/core_inst/core_clk
    SLICE_X91Y284        FDRE                                         r  TRCV/ACQ_IP/core_inst/dat_Q_reg_reg[128][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y284        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  TRCV/ACQ_IP/core_inst/dat_Q_reg_reg[128][0]/Q
                         net (fo=3, routed)           0.196     3.484    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/dat_Q_reg_reg[128][2][0]
    SLICE_X88Y284        LUT5 (Prop_lut5_I0_O)        0.028     3.512 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[64].sum_reg[64][0]_i_1/O
                         net (fo=1, routed)           0.000     3.512    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[64].sum_reg[64][0]_i_1_n_0
    SLICE_X88Y284        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[64].sum_reg_reg[64][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.928     3.810    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/core_clk
    SLICE_X88Y284        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[64].sum_reg_reg[64][0]/C
                         clock pessimism             -0.427     3.383    
    SLICE_X88Y284        FDRE (Hold_fdre_C_D)         0.060     3.443    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[0].ADDER_STAGE/loop_sum_reg[64].sum_reg_reg[64][0]
  -------------------------------------------------------------------
                         required time                         -3.443    
                         arrival time                           3.512    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.177ns (50.794%)  route 0.171ns (49.206%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.683     3.186    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/core_clk
    SLICE_X91Y267        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y267        FDRE (Prop_fdre_C_Q)         0.100     3.286 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][3]/Q
                         net (fo=1, routed)           0.171     3.457    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[31].sum_reg_reg[31][4][20]
    SLICE_X87Y266        LUT2 (Prop_lut2_I1_O)        0.028     3.485 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg[1][3]_i_2/O
                         net (fo=1, routed)           0.000     3.485    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg[1][3]_i_2_n_0
    SLICE_X87Y266        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.049     3.534 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.534    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]_i_1_n_4
    SLICE_X87Y266        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.929     3.811    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/core_clk
    SLICE_X87Y266        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]/C
                         clock pessimism             -0.427     3.384    
    SLICE_X87Y266        FDRE (Hold_fdre_C_D)         0.071     3.455    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[9].sum_reg_reg[9][4]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.178ns (48.533%)  route 0.189ns (51.467%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.680     3.183    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/core_clk
    SLICE_X92Y279        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[9].sum_reg_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y279        FDRE (Prop_fdre_C_Q)         0.100     3.283 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[9].sum_reg_reg[9][4]/Q
                         net (fo=1, routed)           0.189     3.472    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[15].sum_reg_reg[15][5][63]
    SLICE_X86Y277        LUT2 (Prop_lut2_I1_O)        0.028     3.500 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg[4][7]_i_5/O
                         net (fo=1, routed)           0.000     3.500    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg[4][7]_i_5_n_0
    SLICE_X86Y277        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     3.550 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.550    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][7]_i_1_n_7
    SLICE_X86Y277        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.923     3.805    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/core_clk
    SLICE_X86Y277        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][4]/C
                         clock pessimism             -0.427     3.378    
    SLICE_X86Y277        FDRE (Hold_fdre_C_D)         0.092     3.470    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.550    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.177ns (50.894%)  route 0.171ns (49.106%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.683     3.186    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/core_clk
    SLICE_X91Y267        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y267        FDRE (Prop_fdre_C_Q)         0.100     3.286 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][5]/Q
                         net (fo=1, routed)           0.171     3.457    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/pipe_1600[23]
    SLICE_X87Y267        LUT2 (Prop_lut2_I1_O)        0.028     3.485 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[1].sum_reg[1][6]_i_3__0/O
                         net (fo=1, routed)           0.000     3.485    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[2].sum_reg_reg[2][5]_0[0]
    SLICE_X87Y267        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.049     3.534 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][6]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.534    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][6]_i_1_n_6
    SLICE_X87Y267        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.928     3.810    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/core_clk
    SLICE_X87Y267        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][5]/C
                         clock pessimism             -0.427     3.383    
    SLICE_X87Y267        FDRE (Hold_fdre_C_D)         0.071     3.454    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -3.454    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[6].sum_reg_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][2]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.124%)  route 0.236ns (64.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.812ns
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.685     3.188    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/core_clk
    SLICE_X91Y265        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[6].sum_reg_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y265        FDRE (Prop_fdre_C_Q)         0.100     3.288 r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[6].sum_reg_reg[6][2]/Q
                         net (fo=2, routed)           0.236     3.524    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[63].sum_reg_reg[63][4][32]
    SLICE_X86Y265        LUT6 (Prop_lut6_I5_O)        0.028     3.552 r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/p_0_out_inferred__2/loop_sum_reg[3].sum_reg[3][2]_i_1/O
                         net (fo=1, routed)           0.000     3.552    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/p_0_out_inferred__2/loop_sum_reg[3].sum_reg[3][2]_i_1_n_0
    SLICE_X86Y265        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.930     3.812    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/core_clk
    SLICE_X86Y265        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][2]/C
                         clock pessimism             -0.427     3.385    
    SLICE_X86Y265        FDRE (Hold_fdre_C_D)         0.087     3.472    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][2]
  -------------------------------------------------------------------
                         required time                         -3.472    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.201ns (57.198%)  route 0.150ns (42.802%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.811ns
    Source Clock Delay      (SCD):    3.187ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.684     3.187    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/core_clk
    SLICE_X90Y266        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y266        FDRE (Prop_fdre_C_Q)         0.118     3.305 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[3].sum_reg_reg[3][0]/Q
                         net (fo=1, routed)           0.150     3.455    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[31].sum_reg_reg[31][4][17]
    SLICE_X87Y266        LUT2 (Prop_lut2_I1_O)        0.028     3.483 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg[1][3]_i_5/O
                         net (fo=1, routed)           0.000     3.483    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg[1][3]_i_5_n_0
    SLICE_X87Y266        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.055     3.538 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.538    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][3]_i_1_n_7
    SLICE_X87Y266        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.929     3.811    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/core_clk
    SLICE_X87Y266        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][0]/C
                         clock pessimism             -0.427     3.384    
    SLICE_X87Y266        FDRE (Hold_fdre_C_D)         0.071     3.455    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[1].sum_reg_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -3.455    
                         arrival time                           3.538    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[36].sum_reg_reg[36][1]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[18].sum_reg_reg[18][1]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.158ns (41.815%)  route 0.220ns (58.185%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.807ns
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.682     3.185    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/core_clk
    SLICE_X87Y280        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[36].sum_reg_reg[36][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y280        FDRE (Prop_fdre_C_Q)         0.091     3.276 r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[1].ADDER_STAGE/loop_sum_reg[36].sum_reg_reg[36][1]/Q
                         net (fo=3, routed)           0.220     3.496    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[63].sum_reg_reg[63][4][181]
    SLICE_X90Y280        LUT4 (Prop_lut4_I3_O)        0.067     3.563 r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/p_0_out_inferred__17/loop_sum_reg[18].sum_reg[18][1]_i_1/O
                         net (fo=1, routed)           0.000     3.563    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/p_0_out_inferred__17/loop_sum_reg[18].sum_reg[18][1]_i_1_n_0
    SLICE_X90Y280        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[18].sum_reg_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.925     3.807    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/core_clk
    SLICE_X90Y280        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[18].sum_reg_reg[18][1]/C
                         clock pessimism             -0.427     3.380    
    SLICE_X90Y280        FDRE (Hold_fdre_C_D)         0.096     3.476    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[2].ADDER_STAGE/loop_sum_reg[18].sum_reg_reg[18][1]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[9].sum_reg_reg[9][5]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][5]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.175ns (46.529%)  route 0.201ns (53.471%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.805ns
    Source Clock Delay      (SCD):    3.183ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.680     3.183    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/core_clk
    SLICE_X92Y279        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[9].sum_reg_reg[9][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y279        FDRE (Prop_fdre_C_Q)         0.100     3.283 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[3].ADDER_STAGE/loop_sum_reg[9].sum_reg_reg[9][5]/Q
                         net (fo=1, routed)           0.201     3.484    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[15].sum_reg_reg[15][5][64]
    SLICE_X86Y277        LUT2 (Prop_lut2_I1_O)        0.028     3.512 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg[4][7]_i_4/O
                         net (fo=1, routed)           0.000     3.512    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg[4][7]_i_4_n_0
    SLICE_X86Y277        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     3.559 r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.559    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][7]_i_1_n_6
    SLICE_X86Y277        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.923     3.805    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/core_clk
    SLICE_X86Y277        FDRE                                         r  TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][5]/C
                         clock pessimism             -0.427     3.378    
    SLICE_X86Y277        FDRE (Hold_fdre_C_D)         0.092     3.470    TRCV/ACQ_IP/core_inst/SUM_Q_INST/adder_stage[4].ADDER_STAGE/loop_sum_reg[4].sum_reg_reg[4][5]
  -------------------------------------------------------------------
                         required time                         -3.470    
                         arrival time                           3.559    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.prn_init_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.128ns (47.422%)  route 0.142ns (52.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.822ns
    Source Clock Delay      (SCD):    3.277ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.774     3.277    TRCV/ACQ_IP/fsm_controller_inst/core_clk
    SLICE_X83Y300        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.prn_init_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y300        FDRE (Prop_fdre_C_Q)         0.100     3.377 r  TRCV/ACQ_IP/fsm_controller_inst/psp_gen_interface\\.prn_init_reg[3]/Q
                         net (fo=1, routed)           0.142     3.519    TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[3].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/psp_gen_interface\\.prn_init_reg[22][3]
    SLICE_X83Y299        LUT5 (Prop_lut5_I2_O)        0.028     3.547 r  TRCV/ACQ_IP/fsm_controller_inst/regs_file_fsm_controller_inst/WR_GEN[3].PULSING.(null)[0].(null)[0].PULSE_SYNC/ed_det_finish_stop_inst/psp_gen_interface\\.prn_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     3.547    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_init_reg[22][3]
    SLICE_X83Y299        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.940     3.822    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X83Y299        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[3]/C
                         clock pessimism             -0.427     3.395    
    SLICE_X83Y299        FDCE (Hold_fdce_C_D)         0.061     3.456    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.456    
                         arrival time                           3.547    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/max_args/tau_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/max_args/conv_reg_tau_cntr_inst/reg_mem_gen[0].reg_mem_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             core_clk_unbuf
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.061%)  route 0.061ns (37.939%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.201ns
    Clock Pessimism Removal (CPR):    0.612ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.698     3.201    TRCV/ACQ_IP/max_args/core_clk
    SLICE_X63Y284        FDRE                                         r  TRCV/ACQ_IP/max_args/tau_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y284        FDRE (Prop_fdre_C_Q)         0.100     3.301 r  TRCV/ACQ_IP/max_args/tau_reg[17]/Q
                         net (fo=2, routed)           0.061     3.362    TRCV/ACQ_IP/max_args/conv_reg_tau_cntr_inst/D[17]
    SLICE_X62Y284        FDRE                                         r  TRCV/ACQ_IP/max_args/conv_reg_tau_cntr_inst/reg_mem_gen[0].reg_mem_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.942     3.824    TRCV/ACQ_IP/max_args/conv_reg_tau_cntr_inst/core_clk
    SLICE_X62Y284        FDRE                                         r  TRCV/ACQ_IP/max_args/conv_reg_tau_cntr_inst/reg_mem_gen[0].reg_mem_reg[0][17]/C
                         clock pessimism             -0.612     3.212    
    SLICE_X62Y284        FDRE (Hold_fdre_C_D)         0.059     3.271    TRCV/ACQ_IP/max_args/conv_reg_tau_cntr_inst/reg_mem_gen[0].reg_mem_reg[0][17]
  -------------------------------------------------------------------
                         required time                         -3.271    
                         arrival time                           3.362    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clk_unbuf
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { MMCM/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         12.000      9.228      DSP48_X3Y107     TRCV/ACQ_IP/quad_inst/p_1_out__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         12.000      9.228      DSP48_X3Y106     TRCV/ACQ_IP/quad_inst/p_1_out/CLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X2Y38     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_12_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X2Y45     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_3_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X3Y37     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_9_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X0Y47     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X1Y48     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_4_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X0Y39     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X1Y44     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_4_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         12.000      9.975      RAMB36_X3Y39     TRCV/ACQ_IP/bram_controller_inst/bram_block_v2_inst/ram_reg_13_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.000      201.360    MMCME2_ADV_X0Y0  MMCM/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         6.000       5.358      SLICE_X50Y278    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[6].ADDER_STAGE/reg_valid_reg_srl7/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         6.000       5.358      SLICE_X50Y278    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[6].ADDER_STAGE/reg_valid_reg_srl7/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X63Y264    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[203][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X63Y264    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[203][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X63Y264    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[203][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X63Y264    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[203][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X59Y267    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[205][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X59Y267    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[205][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X59Y267    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[205][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         6.000       5.600      SLICE_X59Y267    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[205][2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         6.000       5.358      SLICE_X50Y278    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[6].ADDER_STAGE/reg_valid_reg_srl7/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         6.000       5.358      SLICE_X50Y278    TRCV/ACQ_IP/core_inst/SUM_I_INST/adder_stage[6].ADDER_STAGE/reg_valid_reg_srl7/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X83Y263    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[17][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X83Y263    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[17][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X83Y263    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[17][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X71Y283    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[180][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X71Y283    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[180][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X71Y283    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[180][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X71Y283    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[181][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         6.000       5.650      SLICE_X71Y283    TRCV/ACQ_IP/core_inst/dat_I_reg_reg[181][1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.442ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.345ns (17.443%)  route 1.633ns (82.557%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.568     3.000    FREQ_COUNTER/clk_50
    SLICE_X36Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y295        FDRE (Prop_fdre_C_Q)         0.259     3.259 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][18]/Q
                         net (fo=1, routed)           0.717     3.976    connectbus_0_inst/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][22][14]
    SLICE_X34Y295        LUT4 (Prop_lut4_I3_O)        0.043     4.019 r  connectbus_0_inst/bus\\.rdata[18]_i_4/O
                         net (fo=1, routed)           0.915     4.935    connectbus_0_inst/bus\\.rdata[18]_i_4_n_0
    SLICE_X34Y296        LUT6 (Prop_lut6_I2_O)        0.043     4.978 r  connectbus_0_inst/bus\\.rdata[18]_i_1/O
                         net (fo=1, routed)           0.000     4.978    FREQ_COUNTER/D[18]
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.367    12.691    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[18]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.337    12.354    
    SLICE_X34Y296        FDRE (Setup_fdre_C_D)        0.066    12.420    FREQ_COUNTER/bus\\.rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  7.442    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.973ns  (logic 0.345ns (17.485%)  route 1.628ns (82.515%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.568     3.000    FREQ_COUNTER/clk_50
    SLICE_X36Y294        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y294        FDRE (Prop_fdre_C_Q)         0.259     3.259 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][16]/Q
                         net (fo=1, routed)           0.807     4.066    connectbus_0_inst/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][22][12]
    SLICE_X33Y295        LUT6 (Prop_lut6_I4_O)        0.043     4.109 r  connectbus_0_inst/bus\\.rdata[16]_i_4/O
                         net (fo=1, routed)           0.821     4.930    connectbus_0_inst/bus\\.rdata[16]_i_4_n_0
    SLICE_X34Y296        LUT6 (Prop_lut6_I2_O)        0.043     4.973 r  connectbus_0_inst/bus\\.rdata[16]_i_1/O
                         net (fo=1, routed)           0.000     4.973    FREQ_COUNTER/D[16]
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.367    12.691    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[16]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.337    12.354    
    SLICE_X34Y296        FDRE (Setup_fdre_C_D)        0.064    12.418    FREQ_COUNTER/bus\\.rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         12.418    
                         arrival time                          -4.973    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.447ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.971ns  (logic 0.309ns (15.679%)  route 1.662ns (84.321%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/clk_50
    SLICE_X37Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.223     3.219 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][0]/Q
                         net (fo=1, routed)           0.723     3.942    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][0]
    SLICE_X37Y288        LUT4 (Prop_lut4_I3_O)        0.043     3.985 r  connectbus_0_inst/bus\\.rdata[0]_i_4/O
                         net (fo=1, routed)           0.939     4.924    connectbus_0_inst/bus\\.rdata[0]_i_4_n_0
    SLICE_X32Y286        LUT5 (Prop_lut5_I2_O)        0.043     4.967 r  connectbus_0_inst/bus\\.rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.967    FREQ_COUNTER/D[0]
    SLICE_X32Y286        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.363    12.687    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X32Y286        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[0]/C
                         clock pessimism              0.000    12.687    
                         clock uncertainty           -0.337    12.350    
    SLICE_X32Y286        FDRE (Setup_fdre_C_D)        0.064    12.414    FREQ_COUNTER/bus\\.rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.414    
                         arrival time                          -4.967    
  -------------------------------------------------------------------
                         slack                                  7.447    

Slack (MET) :             7.472ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.914ns  (logic 0.371ns (19.380%)  route 1.543ns (80.620%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/clk_50
    SLICE_X35Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.204     3.200 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][2]/Q
                         net (fo=1, routed)           1.015     4.215    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][2]
    SLICE_X33Y286        LUT6 (Prop_lut6_I4_O)        0.124     4.339 r  connectbus_0_inst/bus\\.rdata[2]_i_2/O
                         net (fo=1, routed)           0.529     4.867    connectbus_0_inst/bus\\.rdata[2]_i_2_n_0
    SLICE_X33Y286        LUT5 (Prop_lut5_I0_O)        0.043     4.910 r  connectbus_0_inst/bus\\.rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     4.910    FREQ_COUNTER/D[2]
    SLICE_X33Y286        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.363    12.687    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y286        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[2]/C
                         clock pessimism              0.000    12.687    
                         clock uncertainty           -0.337    12.350    
    SLICE_X33Y286        FDRE (Setup_fdre_C_D)        0.033    12.383    FREQ_COUNTER/bus\\.rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -4.910    
  -------------------------------------------------------------------
                         slack                                  7.472    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.901ns  (logic 0.370ns (19.462%)  route 1.531ns (80.538%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/clk_50
    SLICE_X37Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.204     3.200 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][6]/Q
                         net (fo=1, routed)           0.704     3.904    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][6]
    SLICE_X33Y288        LUT4 (Prop_lut4_I1_O)        0.123     4.027 r  connectbus_0_inst/bus\\.rdata[6]_i_2/O
                         net (fo=1, routed)           0.827     4.854    connectbus_0_inst/bus\\.rdata[6]_i_2_n_0
    SLICE_X33Y290        LUT6 (Prop_lut6_I0_O)        0.043     4.897 r  connectbus_0_inst/bus\\.rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     4.897    FREQ_COUNTER/D[6]
    SLICE_X33Y290        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.365    12.689    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y290        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[6]/C
                         clock pessimism              0.000    12.689    
                         clock uncertainty           -0.337    12.352    
    SLICE_X33Y290        FDRE (Setup_fdre_C_D)        0.034    12.386    FREQ_COUNTER/bus\\.rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.309ns (16.446%)  route 1.570ns (83.554%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.568     3.000    FREQ_COUNTER/clk_50
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y295        FDRE (Prop_fdre_C_Q)         0.223     3.223 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][21]/Q
                         net (fo=1, routed)           0.907     4.130    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5]_7[21]
    SLICE_X35Y296        LUT6 (Prop_lut6_I5_O)        0.043     4.173 r  FREQ_COUNTER/bus\\.rdata[21]_i_4/O
                         net (fo=1, routed)           0.663     4.836    connectbus_0_inst/FREQ_CH[8].CLK_MODE.data_freq_reg[8][21]
    SLICE_X34Y296        LUT6 (Prop_lut6_I2_O)        0.043     4.879 r  connectbus_0_inst/bus\\.rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     4.879    FREQ_COUNTER/D[21]
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.367    12.691    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[21]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.337    12.354    
    SLICE_X34Y296        FDRE (Setup_fdre_C_D)        0.066    12.420    FREQ_COUNTER/bus\\.rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.420    
                         arrival time                          -4.879    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.543ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/FREQ_CH[0].CLK_MODE.level_sync_cntr_high/sync1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.732ns  (logic 0.204ns (11.778%)  route 1.528ns (88.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.722ns = ( 12.722 - 10.000 ) 
    Source Clock Delay      (SCD):    2.996ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.564     2.996    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/clk_50
    SLICE_X37Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y287        FDRE (Prop_fdre_C_Q)         0.204     3.200 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.ed_det_start_syn_p/lat_reg/Q
                         net (fo=7, routed)           1.528     4.728    FREQ_COUNTER/FREQ_CH[0].CLK_MODE.level_sync_cntr_high/in0[0]
    SLICE_X31Y289        FDRE                                         r  FREQ_COUNTER/FREQ_CH[0].CLK_MODE.level_sync_cntr_high/sync1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.398    12.722    FREQ_COUNTER/FREQ_CH[0].CLK_MODE.level_sync_cntr_high/m_axi3[0]\\.aclk
    SLICE_X31Y289        FDRE                                         r  FREQ_COUNTER/FREQ_CH[0].CLK_MODE.level_sync_cntr_high/sync1_reg[0]/C
                         clock pessimism              0.000    12.722    
                         clock uncertainty           -0.337    12.385    
    SLICE_X31Y289        FDRE (Setup_fdre_C_D)       -0.114    12.271    FREQ_COUNTER/FREQ_CH[0].CLK_MODE.level_sync_cntr_high/sync1_reg[0]
  -------------------------------------------------------------------
                         required time                         12.271    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  7.543    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.843ns  (logic 0.345ns (18.724%)  route 1.498ns (81.276%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.690 - 10.000 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.567     2.999    FREQ_COUNTER/clk_50
    SLICE_X38Y292        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y292        FDRE (Prop_fdre_C_Q)         0.259     3.258 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][9]/Q
                         net (fo=1, routed)           0.765     4.023    connectbus_0_inst/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][22][7]
    SLICE_X38Y292        LUT6 (Prop_lut6_I1_O)        0.043     4.066 r  connectbus_0_inst/bus\\.rdata[9]_i_4/O
                         net (fo=1, routed)           0.733     4.799    connectbus_0_inst/bus\\.rdata[9]_i_4_n_0
    SLICE_X33Y292        LUT5 (Prop_lut5_I2_O)        0.043     4.842 r  connectbus_0_inst/bus\\.rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.842    FREQ_COUNTER/D[9]
    SLICE_X33Y292        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.366    12.690    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y292        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[9]/C
                         clock pessimism              0.000    12.690    
                         clock uncertainty           -0.337    12.353    
    SLICE_X33Y292        FDRE (Setup_fdre_C_D)        0.033    12.386    FREQ_COUNTER/bus\\.rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.386    
                         arrival time                          -4.842    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.405ns (22.011%)  route 1.435ns (77.989%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.567     2.999    FREQ_COUNTER/clk_50
    SLICE_X34Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y293        FDRE (Prop_fdre_C_Q)         0.236     3.235 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][8]/Q
                         net (fo=1, routed)           0.819     4.054    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][8]
    SLICE_X34Y293        LUT4 (Prop_lut4_I1_O)        0.126     4.180 r  connectbus_0_inst/bus\\.rdata[8]_i_2/O
                         net (fo=1, routed)           0.616     4.796    connectbus_0_inst/bus\\.rdata[8]_i_2_n_0
    SLICE_X33Y294        LUT5 (Prop_lut5_I0_O)        0.043     4.839 r  connectbus_0_inst/bus\\.rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     4.839    FREQ_COUNTER/D[8]
    SLICE_X33Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.367    12.691    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[8]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.337    12.354    
    SLICE_X33Y294        FDRE (Setup_fdre_C_D)        0.033    12.387    FREQ_COUNTER/bus\\.rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.387    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.548    

Slack (MET) :             7.548ns  (required time - arrival time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.345ns (18.745%)  route 1.495ns (81.255%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    2.999ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.567     2.999    FREQ_COUNTER/clk_50
    SLICE_X34Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y293        FDRE (Prop_fdre_C_Q)         0.259     3.258 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][13]/Q
                         net (fo=1, routed)           0.615     3.873    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5]_7[13]
    SLICE_X34Y290        LUT6 (Prop_lut6_I0_O)        0.043     3.916 r  FREQ_COUNTER/bus\\.rdata[13]_i_2/O
                         net (fo=1, routed)           0.881     4.796    connectbus_0_inst/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][13]
    SLICE_X33Y295        LUT6 (Prop_lut6_I0_O)        0.043     4.839 r  connectbus_0_inst/bus\\.rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     4.839    FREQ_COUNTER/D[13]
    SLICE_X33Y295        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        1.367    12.691    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y295        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[13]/C
                         clock pessimism              0.000    12.691    
                         clock uncertainty           -0.337    12.354    
    SLICE_X33Y295        FDRE (Setup_fdre_C_D)        0.034    12.388    FREQ_COUNTER/bus\\.rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.388    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                  7.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.174ns (20.550%)  route 0.673ns (79.450%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.709     1.460    FREQ_COUNTER/clk_50
    SLICE_X38Y292        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y292        FDRE (Prop_fdre_C_Q)         0.118     1.578 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][8]/Q
                         net (fo=1, routed)           0.333     1.911    connectbus_0_inst/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][22][6]
    SLICE_X34Y292        LUT6 (Prop_lut6_I1_O)        0.028     1.939 r  connectbus_0_inst/bus\\.rdata[8]_i_4/O
                         net (fo=1, routed)           0.339     2.279    connectbus_0_inst/bus\\.rdata[8]_i_4_n_0
    SLICE_X33Y294        LUT5 (Prop_lut5_I2_O)        0.028     2.307 r  connectbus_0_inst/bus\\.rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     2.307    FREQ_COUNTER/D[8]
    SLICE_X33Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.956     1.755    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[8]/C
                         clock pessimism              0.000     1.755    
                         clock uncertainty            0.337     2.092    
    SLICE_X33Y294        FDRE (Hold_fdre_C_D)         0.060     2.152    FREQ_COUNTER/bus\\.rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.174ns (20.557%)  route 0.672ns (79.443%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/clk_50
    SLICE_X34Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y293        FDRE (Prop_fdre_C_Q)         0.118     1.579 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][12]/Q
                         net (fo=1, routed)           0.339     1.918    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][12]
    SLICE_X33Y293        LUT6 (Prop_lut6_I2_O)        0.028     1.946 r  connectbus_0_inst/bus\\.rdata[12]_i_2/O
                         net (fo=1, routed)           0.334     2.279    connectbus_0_inst/bus\\.rdata[12]_i_2_n_0
    SLICE_X33Y294        LUT6 (Prop_lut6_I0_O)        0.028     2.307 r  connectbus_0_inst/bus\\.rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.307    FREQ_COUNTER/D[12]
    SLICE_X33Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.956     1.755    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[12]/C
                         clock pessimism              0.000     1.755    
                         clock uncertainty            0.337     2.092    
    SLICE_X33Y294        FDRE (Hold_fdre_C_D)         0.060     2.152    FREQ_COUNTER/bus\\.rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.174ns (20.505%)  route 0.675ns (79.495%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.709     1.460    FREQ_COUNTER/clk_50
    SLICE_X38Y292        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y292        FDRE (Prop_fdre_C_Q)         0.118     1.578 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][13]/Q
                         net (fo=1, routed)           0.357     1.935    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][13]
    SLICE_X34Y294        LUT4 (Prop_lut4_I3_O)        0.028     1.963 r  connectbus_0_inst/bus\\.rdata[13]_i_4/O
                         net (fo=1, routed)           0.318     2.281    connectbus_0_inst/bus\\.rdata[13]_i_4_n_0
    SLICE_X33Y295        LUT6 (Prop_lut6_I2_O)        0.028     2.309 r  connectbus_0_inst/bus\\.rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.309    FREQ_COUNTER/D[13]
    SLICE_X33Y295        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.956     1.755    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y295        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[13]/C
                         clock pessimism              0.000     1.755    
                         clock uncertainty            0.337     2.092    
    SLICE_X33Y295        FDRE (Hold_fdre_C_D)         0.060     2.152    FREQ_COUNTER/bus\\.rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.199ns (23.383%)  route 0.652ns (76.617%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/clk_50
    SLICE_X36Y294        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y294        FDRE (Prop_fdre_C_Q)         0.107     1.568 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][15]/Q
                         net (fo=1, routed)           0.280     1.848    FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6]_8[15]
    SLICE_X35Y294        LUT6 (Prop_lut6_I0_O)        0.064     1.912 r  FREQ_COUNTER/bus\\.rdata[15]_i_4/O
                         net (fo=1, routed)           0.372     2.284    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][15]
    SLICE_X35Y294        LUT6 (Prop_lut6_I2_O)        0.028     2.312 r  connectbus_0_inst/bus\\.rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.312    FREQ_COUNTER/D[15]
    SLICE_X35Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.956     1.755    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X35Y294        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[15]/C
                         clock pessimism              0.000     1.755    
                         clock uncertainty            0.337     2.092    
    SLICE_X35Y294        FDRE (Hold_fdre_C_D)         0.060     2.152    FREQ_COUNTER/bus\\.rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.183ns (20.765%)  route 0.698ns (79.235%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/clk_50
    SLICE_X37Y295        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y295        FDRE (Prop_fdre_C_Q)         0.091     1.552 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][21]/Q
                         net (fo=1, routed)           0.343     1.895    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][20]
    SLICE_X33Y296        LUT4 (Prop_lut4_I1_O)        0.064     1.959 r  connectbus_0_inst/bus\\.rdata[21]_i_2/O
                         net (fo=1, routed)           0.355     2.314    connectbus_0_inst/bus\\.rdata[21]_i_2_n_0
    SLICE_X34Y296        LUT6 (Prop_lut6_I0_O)        0.028     2.342 r  connectbus_0_inst/bus\\.rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     2.342    FREQ_COUNTER/D[21]
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.956     1.755    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X34Y296        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[21]/C
                         clock pessimism              0.000     1.755    
                         clock uncertainty            0.337     2.092    
    SLICE_X34Y296        FDRE (Hold_fdre_C_D)         0.087     2.179    FREQ_COUNTER/bus\\.rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.179    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.156ns (18.302%)  route 0.696ns (81.698%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.708     1.459    FREQ_COUNTER/clk_50
    SLICE_X39Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y288        FDRE (Prop_fdre_C_Q)         0.100     1.559 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][3]/Q
                         net (fo=1, routed)           0.380     1.939    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][3]
    SLICE_X33Y289        LUT4 (Prop_lut4_I3_O)        0.028     1.967 r  connectbus_0_inst/bus\\.rdata[3]_i_4/O
                         net (fo=1, routed)           0.317     2.283    connectbus_0_inst/bus\\.rdata[3]_i_4_n_0
    SLICE_X33Y285        LUT4 (Prop_lut4_I2_O)        0.028     2.311 r  connectbus_0_inst/bus\\.rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     2.311    FREQ_COUNTER/D[3]
    SLICE_X33Y285        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.951     1.750    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y285        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[3]/C
                         clock pessimism              0.000     1.750    
                         clock uncertainty            0.337     2.087    
    SLICE_X33Y285        FDRE (Hold_fdre_C_D)         0.060     2.147    FREQ_COUNTER/bus\\.rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.174ns (20.204%)  route 0.687ns (79.796%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.709     1.460    FREQ_COUNTER/clk_50
    SLICE_X38Y290        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y290        FDRE (Prop_fdre_C_Q)         0.118     1.578 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]/Q
                         net (fo=1, routed)           0.321     1.899    FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5]_7[6]
    SLICE_X34Y290        LUT6 (Prop_lut6_I0_O)        0.028     1.927 r  FREQ_COUNTER/bus\\.rdata[6]_i_4/O
                         net (fo=1, routed)           0.366     2.293    connectbus_0_inst/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][6]
    SLICE_X33Y290        LUT6 (Prop_lut6_I2_O)        0.028     2.321 r  connectbus_0_inst/bus\\.rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.321    FREQ_COUNTER/D[6]
    SLICE_X33Y290        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.955     1.754    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X33Y290        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[6]/C
                         clock pessimism              0.000     1.754    
                         clock uncertainty            0.337     2.091    
    SLICE_X33Y290        FDRE (Hold_fdre_C_D)         0.060     2.151    FREQ_COUNTER/bus\\.rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.151    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.156ns (18.103%)  route 0.706ns (81.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.707     1.458    FREQ_COUNTER/clk_50
    SLICE_X35Y287        FDRE                                         r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y287        FDRE (Prop_fdre_C_Q)         0.100     1.558 r  FREQ_COUNTER/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][5]/Q
                         net (fo=1, routed)           0.347     1.905    connectbus_0_inst/FREQ_CH[5].PULSE_MODE.data_freq_reg[5][22][4]
    SLICE_X35Y286        LUT6 (Prop_lut6_I1_O)        0.028     1.933 r  connectbus_0_inst/bus\\.rdata[5]_i_4/O
                         net (fo=1, routed)           0.359     2.292    connectbus_0_inst/bus\\.rdata[5]_i_4_n_0
    SLICE_X35Y286        LUT5 (Prop_lut5_I2_O)        0.028     2.320 r  connectbus_0_inst/bus\\.rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.320    FREQ_COUNTER/D[5]
    SLICE_X35Y286        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.951     1.750    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X35Y286        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[5]/C
                         clock pessimism              0.000     1.750    
                         clock uncertainty            0.337     2.087    
    SLICE_X35Y286        FDRE (Hold_fdre_C_D)         0.060     2.147    FREQ_COUNTER/bus\\.rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.185ns (20.661%)  route 0.710ns (79.339%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.753ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.708     1.459    FREQ_COUNTER/clk_50
    SLICE_X37Y288        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y288        FDRE (Prop_fdre_C_Q)         0.091     1.550 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][4]/Q
                         net (fo=1, routed)           0.491     2.041    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][4]
    SLICE_X32Y288        LUT6 (Prop_lut6_I1_O)        0.066     2.107 r  connectbus_0_inst/bus\\.rdata[4]_i_4/O
                         net (fo=1, routed)           0.219     2.326    connectbus_0_inst/bus\\.rdata[4]_i_4_n_0
    SLICE_X32Y288        LUT6 (Prop_lut6_I2_O)        0.028     2.354 r  connectbus_0_inst/bus\\.rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     2.354    FREQ_COUNTER/D[4]
    SLICE_X32Y288        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.954     1.753    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X32Y288        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[4]/C
                         clock pessimism              0.000     1.753    
                         clock uncertainty            0.337     2.090    
    SLICE_X32Y288        FDRE (Hold_fdre_C_D)         0.087     2.177    FREQ_COUNTER/bus\\.rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.177    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FREQ_COUNTER/bus\\.rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.871ns  (logic 0.174ns (19.984%)  route 0.697ns (80.016%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.710     1.461    FREQ_COUNTER/clk_50
    SLICE_X34Y293        FDRE                                         r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y293        FDRE (Prop_fdre_C_Q)         0.118     1.579 r  FREQ_COUNTER/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][19]/Q
                         net (fo=1, routed)           0.389     1.968    connectbus_0_inst/FREQ_CH[6].PULSE_MODE.data_freq_reg[6][22][18]
    SLICE_X34Y295        LUT6 (Prop_lut6_I2_O)        0.028     1.996 r  connectbus_0_inst/bus\\.rdata[19]_i_2/O
                         net (fo=1, routed)           0.307     2.304    connectbus_0_inst/bus\\.rdata[19]_i_2_n_0
    SLICE_X35Y295        LUT6 (Prop_lut6_I0_O)        0.028     2.332 r  connectbus_0_inst/bus\\.rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     2.332    FREQ_COUNTER/D[19]
    SLICE_X35Y295        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/aclk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_ACLK/O
                         net (fo=6315, routed)        0.956     1.755    FREQ_COUNTER/m_axi3[0]\\.aclk
    SLICE_X35Y295        FDRE                                         r  FREQ_COUNTER/bus\\.rdata_reg[19]/C
                         clock pessimism              0.000     1.755    
                         clock uncertainty            0.337     2.092    
    SLICE_X35Y295        FDRE (Hold_fdre_C_D)         0.060     2.152    FREQ_COUNTER/bus\\.rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.152    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clk_unbuf
  To Clock:  core_clk_unbuf

Setup :            0  Failing Endpoints,  Worst Slack        9.313ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.289ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.313ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            R_reg[37]_i_4/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.223ns (9.554%)  route 2.111ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.111     9.441    ACQ_IP/fsm_controller_inst/acq_global_resetp_core
    SLICE_X52Y267        FDCE                                         f  R_reg[37]_i_4/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    core_clk
    SLICE_X52Y267        FDCE                                         r  R_reg[37]_i_4/C
                         clock pessimism              0.568    19.062    
                         clock uncertainty           -0.121    18.941    
    SLICE_X52Y267        FDCE (Recov_fdce_C_CLR)     -0.187    18.754    R_reg[37]_i_4
  -------------------------------------------------------------------
                         required time                         18.754    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  9.313    

Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/R_reg[16]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.223ns (9.554%)  route 2.111ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.111     9.441    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X52Y267        FDCE                                         f  TRCV/ACQ_IP/quad_inst/R_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X52Y267        FDCE                                         r  TRCV/ACQ_IP/quad_inst/R_reg[16]/C
                         clock pessimism              0.568    19.062    
                         clock uncertainty           -0.121    18.941    
    SLICE_X52Y267        FDCE (Recov_fdce_C_CLR)     -0.154    18.787    TRCV/ACQ_IP/quad_inst/R_reg[16]
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  9.346    

Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/R_reg[17]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.223ns (9.554%)  route 2.111ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.111     9.441    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X52Y267        FDCE                                         f  TRCV/ACQ_IP/quad_inst/R_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X52Y267        FDCE                                         r  TRCV/ACQ_IP/quad_inst/R_reg[17]/C
                         clock pessimism              0.568    19.062    
                         clock uncertainty           -0.121    18.941    
    SLICE_X52Y267        FDCE (Recov_fdce_C_CLR)     -0.154    18.787    TRCV/ACQ_IP/quad_inst/R_reg[17]
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  9.346    

Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/R_reg[18]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.223ns (9.554%)  route 2.111ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.111     9.441    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X52Y267        FDCE                                         f  TRCV/ACQ_IP/quad_inst/R_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X52Y267        FDCE                                         r  TRCV/ACQ_IP/quad_inst/R_reg[18]/C
                         clock pessimism              0.568    19.062    
                         clock uncertainty           -0.121    18.941    
    SLICE_X52Y267        FDCE (Recov_fdce_C_CLR)     -0.154    18.787    TRCV/ACQ_IP/quad_inst/R_reg[18]
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  9.346    

Slack (MET) :             9.346ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/R_reg[19]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.223ns (9.554%)  route 2.111ns (90.446%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.494ns = ( 18.494 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.111     9.441    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X52Y267        FDCE                                         f  TRCV/ACQ_IP/quad_inst/R_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.358    18.494    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X52Y267        FDCE                                         r  TRCV/ACQ_IP/quad_inst/R_reg[19]/C
                         clock pessimism              0.568    19.062    
                         clock uncertainty           -0.121    18.941    
    SLICE_X52Y267        FDCE (Recov_fdce_C_CLR)     -0.154    18.787    TRCV/ACQ_IP/quad_inst/R_reg[19]
  -------------------------------------------------------------------
                         required time                         18.787    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  9.346    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/Q_sq_reg[0]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.223ns (9.900%)  route 2.030ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 18.498 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.030     9.360    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X53Y263        FDCE                                         f  TRCV/ACQ_IP/quad_inst/Q_sq_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.362    18.498    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X53Y263        FDCE                                         r  TRCV/ACQ_IP/quad_inst/Q_sq_reg[0]/C
                         clock pessimism              0.568    19.066    
                         clock uncertainty           -0.121    18.945    
    SLICE_X53Y263        FDCE (Recov_fdce_C_CLR)     -0.212    18.733    TRCV/ACQ_IP/quad_inst/Q_sq_reg[0]
  -------------------------------------------------------------------
                         required time                         18.733    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.427ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.196ns  (logic 0.223ns (10.156%)  route 1.973ns (89.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.495ns = ( 18.495 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         1.973     9.303    TRCV/ACQ_IP/freq_shift_inst/out_reg
    SLICE_X45Y281        FDCE                                         f  TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.359    18.495    TRCV/ACQ_IP/freq_shift_inst/core_clk
    SLICE_X45Y281        FDCE                                         r  TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg/C
                         clock pessimism              0.568    19.063    
                         clock uncertainty           -0.121    18.942    
    SLICE_X45Y281        FDCE (Recov_fdce_C_CLR)     -0.212    18.730    TRCV/ACQ_IP/freq_shift_inst/freq_shift_interface\\.valid_reg
  -------------------------------------------------------------------
                         required time                         18.730    
                         arrival time                          -9.303    
  -------------------------------------------------------------------
                         slack                                  9.427    

Slack (MET) :             9.432ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/R_reg[0]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.223ns (9.900%)  route 2.030ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 18.498 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.030     9.360    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X52Y263        FDCE                                         f  TRCV/ACQ_IP/quad_inst/R_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.362    18.498    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X52Y263        FDCE                                         r  TRCV/ACQ_IP/quad_inst/R_reg[0]/C
                         clock pessimism              0.568    19.066    
                         clock uncertainty           -0.121    18.945    
    SLICE_X52Y263        FDCE (Recov_fdce_C_CLR)     -0.154    18.791    TRCV/ACQ_IP/quad_inst/R_reg[0]
  -------------------------------------------------------------------
                         required time                         18.791    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  9.432    

Slack (MET) :             9.432ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/R_reg[1]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.223ns (9.900%)  route 2.030ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 18.498 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.030     9.360    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X52Y263        FDCE                                         f  TRCV/ACQ_IP/quad_inst/R_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.362    18.498    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X52Y263        FDCE                                         r  TRCV/ACQ_IP/quad_inst/R_reg[1]/C
                         clock pessimism              0.568    19.066    
                         clock uncertainty           -0.121    18.945    
    SLICE_X52Y263        FDCE (Recov_fdce_C_CLR)     -0.154    18.791    TRCV/ACQ_IP/quad_inst/R_reg[1]
  -------------------------------------------------------------------
                         required time                         18.791    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  9.432    

Slack (MET) :             9.432ns  (required time - arrival time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/quad_inst/R_reg[2]/CLR
                            (recovery check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.000ns  (core_clk_unbuf rise@12.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        2.253ns  (logic 0.223ns (9.900%)  route 2.030ns (90.100%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.498ns = ( 18.498 - 12.000 ) 
    Source Clock Delay      (SCD):    7.107ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093     1.432 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.787     3.219    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     3.296 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.162     5.458    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.551 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.556     7.107    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.223     7.330 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         2.030     9.360    TRCV/ACQ_IP/quad_inst/out_reg
    SLICE_X52Y263        FDCE                                         f  TRCV/ACQ_IP/quad_inst/R_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                     12.000    12.000 r  
    PS7_X0Y0             PS7                          0.000    12.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241    13.241    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083    13.324 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         1.627    14.951    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.024 r  MMCM/CLKOUT1
                         net (fo=1, routed)           2.029    17.053    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    17.136 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.362    18.498    TRCV/ACQ_IP/quad_inst/core_clk
    SLICE_X52Y263        FDCE                                         r  TRCV/ACQ_IP/quad_inst/R_reg[2]/C
                         clock pessimism              0.568    19.066    
                         clock uncertainty           -0.121    18.945    
    SLICE_X52Y263        FDCE (Recov_fdce_C_CLR)     -0.154    18.791    TRCV/ACQ_IP/quad_inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                         18.791    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  9.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[3]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.100ns (37.358%)  route 0.168ns (62.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.168     3.471    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X74Y291        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.942     3.824    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X74Y291        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[3]/C
                         clock pessimism             -0.592     3.232    
    SLICE_X74Y291        FDCE (Remov_fdce_C_CLR)     -0.050     3.182    TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.471    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[0]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.100ns (18.502%)  route 0.440ns (81.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.440     3.743    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X85Y300        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.037     3.919    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X85Y300        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[0]/C
                         clock pessimism             -0.427     3.492    
    SLICE_X85Y300        FDCE (Remov_fdce_C_CLR)     -0.069     3.423    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[1]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.100ns (18.502%)  route 0.440ns (81.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.440     3.743    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X85Y300        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.037     3.919    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X85Y300        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[1]/C
                         clock pessimism             -0.427     3.492    
    SLICE_X85Y300        FDCE (Remov_fdce_C_CLR)     -0.069     3.423    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[2]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.100ns (18.502%)  route 0.440ns (81.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.440     3.743    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X85Y300        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.037     3.919    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X85Y300        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[2]/C
                         clock pessimism             -0.427     3.492    
    SLICE_X85Y300        FDCE (Remov_fdce_C_CLR)     -0.069     3.423    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.743    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[4]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.100ns (18.431%)  route 0.443ns (81.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.919ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.443     3.746    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X84Y300        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        1.037     3.919    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X84Y300        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[4]/C
                         clock pessimism             -0.427     3.492    
    SLICE_X84Y300        FDCE (Remov_fdce_C_CLR)     -0.069     3.423    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.prn_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.423    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.ovl_cntr_reg[0]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.100ns (26.970%)  route 0.271ns (73.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.271     3.574    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X74Y292        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.ovl_cntr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.942     3.824    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X74Y292        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.ovl_cntr_reg[0]/C
                         clock pessimism             -0.592     3.232    
    SLICE_X74Y292        FDCE (Remov_fdce_C_CLR)     -0.050     3.182    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.ovl_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.182    
                         arrival time                           3.574    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[4]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.100ns (27.198%)  route 0.268ns (72.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.268     3.571    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X73Y291        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.942     3.824    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X73Y291        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[4]/C
                         clock pessimism             -0.592     3.232    
    SLICE_X73Y291        FDCE (Remov_fdce_C_CLR)     -0.069     3.163    TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[5]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.100ns (27.198%)  route 0.268ns (72.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.824ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.268     3.571    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X73Y291        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.942     3.824    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X73Y291        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[5]/C
                         clock pessimism             -0.592     3.232    
    SLICE_X73Y291        FDCE (Remov_fdce_C_CLR)     -0.069     3.163    TRCV/ACQ_IP/facq_prn_gen_inst/cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.571    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[12]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.686%)  route 0.289ns (74.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.289     3.592    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X82Y295        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.939     3.821    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X82Y295        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[12]/C
                         clock pessimism             -0.592     3.229    
    SLICE_X82Y295        FDCE (Remov_fdce_C_CLR)     -0.050     3.179    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[13]/CLR
                            (removal check against rising-edge clock core_clk_unbuf  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clk_unbuf rise@0.000ns - core_clk_unbuf rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.686%)  route 0.289ns (74.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.821ns
    Source Clock Delay      (SCD):    3.203ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.751 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.722     1.473    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.523 r  MMCM/CLKOUT1
                         net (fo=1, routed)           0.954     2.477    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.503 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.700     3.203    TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/core_clk
    SLICE_X65Y291        FDRE                                         r  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y291        FDRE (Prop_fdre_C_Q)         0.100     3.303 f  TRCV/ACQ_IP/fsm_controller_inst/acq_global_resetp_core_inst/ed_det_finish_stop_inst/out_reg/Q
                         net (fo=114, routed)         0.289     3.592    TRCV/ACQ_IP/facq_prn_gen_inst/out_reg
    SLICE_X82Y295        FDCE                                         f  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clk_unbuf rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  cpu_top_inst/zynq_inst/processing_system7_0_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    cpu_top_inst/lopt
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030     0.799 r  cpu_top_inst/BUFG_CLK_50/O
                         net (fo=147, routed)         0.973     1.772    clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.825 r  MMCM/CLKOUT1
                         net (fo=1, routed)           1.027     2.852    core_clk_unbuf
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.882 r  BUFG_CORE_CLK/O
                         net (fo=7725, routed)        0.939     3.821    TRCV/ACQ_IP/facq_prn_gen_inst/core_clk
    SLICE_X82Y295        FDCE                                         r  TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[13]/C
                         clock pessimism             -0.592     3.229    
    SLICE_X82Y295        FDCE (Remov_fdce_C_CLR)     -0.050     3.179    TRCV/ACQ_IP/facq_prn_gen_inst/psp_gen_interface\\.sr2_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.179    
                         arrival time                           3.592    
  -------------------------------------------------------------------
                         slack                                  0.413    





