[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_datamem_addr",
    "sources":[
      "~Core|Core>io_instmem_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_datamem_wdata",
    "sources":[
      "~Core|Core>io_instmem_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_datamem_wen",
    "sources":[
      "~Core|Core>io_instmem_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Core|Core>io_exit",
    "sources":[
      "~Core|Core>io_instmem_inst"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]