Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jul 13 21:51:09 2020
| Host         : DESKTOP-L606HG3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab2_2_1TOP_timing_summary_routed.rpt -pb lab2_2_1TOP_timing_summary_routed.pb -rpx lab2_2_1TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : lab2_2_1TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: clk1/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.279        0.000                      0                   65        0.254        0.000                      0                   65        3.000        0.000                       0                    39  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      195.279        0.000                      0                   65        0.254        0.000                      0                   65       13.360        0.000                       0                    35  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      195.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.279ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.890ns (23.129%)  route 2.958ns (76.871%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.996     2.965    clk1/clear
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504   198.509    clk1/clk_out1
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[28]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524   198.245    clk1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                        198.245    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                195.279    

Slack (MET) :             195.279ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.890ns (23.129%)  route 2.958ns (76.871%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.996     2.965    clk1/clear
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504   198.509    clk1/clk_out1
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[29]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524   198.245    clk1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                        198.245    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                195.279    

Slack (MET) :             195.279ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.890ns (23.129%)  route 2.958ns (76.871%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.996     2.965    clk1/clear
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504   198.509    clk1/clk_out1
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[30]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524   198.245    clk1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                        198.245    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                195.279    

Slack (MET) :             195.279ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.890ns (23.129%)  route 2.958ns (76.871%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.491ns = ( 198.509 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.996     2.965    clk1/clear
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.504   198.509    clk1/clk_out1
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[31]/C
                         clock pessimism              0.578   199.086    
                         clock uncertainty           -0.318   198.769    
    SLICE_X64Y23         FDRE (Setup_fdre_C_R)       -0.524   198.245    clk1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                        198.245    
                         arrival time                          -2.965    
  -------------------------------------------------------------------
                         slack                                195.279    

Slack (MET) :             195.290ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.890ns (23.188%)  route 2.948ns (76.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 198.510 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.987     2.956    clk1/clear
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.510    clk1/clk_out1
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[24]/C
                         clock pessimism              0.578   199.087    
                         clock uncertainty           -0.318   198.770    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524   198.246    clk1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                        198.246    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                195.290    

Slack (MET) :             195.290ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.890ns (23.188%)  route 2.948ns (76.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 198.510 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.987     2.956    clk1/clear
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.510    clk1/clk_out1
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[25]/C
                         clock pessimism              0.578   199.087    
                         clock uncertainty           -0.318   198.770    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524   198.246    clk1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                        198.246    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                195.290    

Slack (MET) :             195.290ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.890ns (23.188%)  route 2.948ns (76.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 198.510 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.987     2.956    clk1/clear
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.510    clk1/clk_out1
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[26]/C
                         clock pessimism              0.578   199.087    
                         clock uncertainty           -0.318   198.770    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524   198.246    clk1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                        198.246    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                195.290    

Slack (MET) :             195.290ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.890ns (23.188%)  route 2.948ns (76.812%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 198.510 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.987     2.956    clk1/clear
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.505   198.510    clk1/clk_out1
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[27]/C
                         clock pessimism              0.578   199.087    
                         clock uncertainty           -0.318   198.770    
    SLICE_X64Y22         FDRE (Setup_fdre_C_R)       -0.524   198.246    clk1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                        198.246    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                195.290    

Slack (MET) :             195.456ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.890ns (24.187%)  route 2.790ns (75.813%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 198.517 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.828     2.797    clk1/clear
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512   198.517    clk1/clk_out1
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[0]/C
                         clock pessimism              0.578   199.094    
                         clock uncertainty           -0.318   198.777    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524   198.253    clk1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        198.253    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                195.456    

Slack (MET) :             195.456ns  (required time - arrival time)
  Source:                 clk1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.680ns  (logic 0.890ns (24.187%)  route 2.790ns (75.813%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 198.517 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.629    -0.883    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.365 r  clk1/counter_reg[7]/Q
                         net (fo=2, routed)           0.679     0.314    clk1/counter_reg[7]
    SLICE_X65Y17         LUT4 (Prop_lut4_I2_O)        0.124     0.438 r  clk1/counter[0]_i_8/O
                         net (fo=1, routed)           0.634     1.072    clk1/counter[0]_i_8_n_0
    SLICE_X65Y18         LUT6 (Prop_lut6_I1_O)        0.124     1.196 r  clk1/counter[0]_i_5/O
                         net (fo=2, routed)           0.649     1.845    clk1/counter[0]_i_5_n_0
    SLICE_X65Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.969 r  clk1/counter[0]_i_1/O
                         net (fo=32, routed)          0.828     2.797    clk1/clear
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    W5                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388   201.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   195.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   197.005 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          1.512   198.517    clk1/clk_out1
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[1]/C
                         clock pessimism              0.578   199.094    
                         clock uncertainty           -0.318   198.777    
    SLICE_X64Y16         FDRE (Setup_fdre_C_R)       -0.524   198.253    clk1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        198.253    
                         arrival time                          -2.797    
  -------------------------------------------------------------------
                         slack                                195.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    clk1/clk_out1
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  clk1/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.313    clk1/counter_reg_n_0_[2]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.203 r  clk1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.203    clk1/counter_reg[0]_i_2_n_5
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    clk1/clk_out1
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[2]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134    -0.457    clk1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.589    -0.592    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y17         FDRE (Prop_fdre_C_Q)         0.164    -0.428 r  clk1/counter_reg[6]/Q
                         net (fo=2, routed)           0.125    -0.303    clk1/counter_reg[6]
    SLICE_X64Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.193 r  clk1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.193    clk1/counter_reg[4]_i_1_n_5
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.858    -0.832    clk1/clk_out1
    SLICE_X64Y17         FDRE                                         r  clk1/counter_reg[6]/C
                         clock pessimism              0.239    -0.592    
    SLICE_X64Y17         FDRE (Hold_fdre_C_D)         0.134    -0.458    clk1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk1/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.583    -0.598    clk1/clk_out1
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  clk1/counter_reg[30]/Q
                         net (fo=2, routed)           0.125    -0.309    clk1/counter_reg[30]
    SLICE_X64Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.199 r  clk1/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.199    clk1/counter_reg[28]_i_1_n_5
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.851    -0.839    clk1/clk_out1
    SLICE_X64Y23         FDRE                                         r  clk1/counter_reg[30]/C
                         clock pessimism              0.240    -0.598    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.134    -0.464    clk1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    clk1/clk_out1
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  clk1/counter_reg[26]/Q
                         net (fo=2, routed)           0.126    -0.307    clk1/counter_reg[26]
    SLICE_X64Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.197 r  clk1/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    clk1/counter_reg[24]_i_1_n_5
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.853    -0.837    clk1/clk_out1
    SLICE_X64Y22         FDRE                                         r  clk1/counter_reg[26]/C
                         clock pessimism              0.240    -0.596    
    SLICE_X64Y22         FDRE (Hold_fdre_C_D)         0.134    -0.462    clk1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    clk1/clk_out1
    SLICE_X64Y20         FDRE                                         r  clk1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  clk1/counter_reg[18]/Q
                         net (fo=2, routed)           0.126    -0.306    clk1/counter_reg[18]
    SLICE_X64Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  clk1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    clk1/counter_reg[16]_i_1_n_5
    SLICE_X64Y20         FDRE                                         r  clk1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    clk1/clk_out1
    SLICE_X64Y20         FDRE                                         r  clk1/counter_reg[18]/C
                         clock pessimism              0.239    -0.595    
    SLICE_X64Y20         FDRE (Hold_fdre_C_D)         0.134    -0.461    clk1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.588    -0.593    clk1/clk_out1
    SLICE_X64Y18         FDRE                                         r  clk1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.429 r  clk1/counter_reg[10]/Q
                         net (fo=2, routed)           0.126    -0.304    clk1/counter_reg[10]
    SLICE_X64Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  clk1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.194    clk1/counter_reg[8]_i_1_n_5
    SLICE_X64Y18         FDRE                                         r  clk1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.857    -0.833    clk1/clk_out1
    SLICE_X64Y18         FDRE                                         r  clk1/counter_reg[10]/C
                         clock pessimism              0.239    -0.593    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.134    -0.459    clk1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.587    -0.594    clk1/clk_out1
    SLICE_X64Y19         FDRE                                         r  clk1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y19         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  clk1/counter_reg[14]/Q
                         net (fo=3, routed)           0.127    -0.304    clk1/counter_reg[14]
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.194 r  clk1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.194    clk1/counter_reg[12]_i_1_n_5
    SLICE_X64Y19         FDRE                                         r  clk1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.856    -0.834    clk1/clk_out1
    SLICE_X64Y19         FDRE                                         r  clk1/counter_reg[14]/C
                         clock pessimism              0.239    -0.594    
    SLICE_X64Y19         FDRE (Hold_fdre_C_D)         0.134    -0.460    clk1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk1/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.585    -0.596    clk1/clk_out1
    SLICE_X64Y21         FDRE                                         r  clk1/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.164    -0.432 r  clk1/counter_reg[22]/Q
                         net (fo=2, routed)           0.127    -0.306    clk1/counter_reg[22]
    SLICE_X64Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.196 r  clk1/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.196    clk1/counter_reg[20]_i_1_n_5
    SLICE_X64Y21         FDRE                                         r  clk1/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.854    -0.836    clk1/clk_out1
    SLICE_X64Y21         FDRE                                         r  clk1/counter_reg[22]/C
                         clock pessimism              0.239    -0.596    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.134    -0.462    clk1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.196    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 clk1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.590    -0.591    clk1/clk_out1
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.427 r  clk1/counter_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.313    clk1/counter_reg_n_0_[2]
    SLICE_X64Y16         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.167 r  clk1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.167    clk1/counter_reg[0]_i_2_n_4
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.859    -0.831    clk1/clk_out1
    SLICE_X64Y16         FDRE                                         r  clk1/counter_reg[3]/C
                         clock pessimism              0.239    -0.591    
    SLICE_X64Y16         FDRE (Hold_fdre_C_D)         0.134    -0.457    clk1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 clk1/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clk1/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.568%)  route 0.197ns (51.432%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.586    -0.595    clk1/clk_out1
    SLICE_X65Y20         FDRE                                         r  clk1/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  clk1/clkout_reg/Q
                         net (fo=11, routed)          0.197    -0.257    clk1/clkout
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.045    -0.212 r  clk1/clkout_i_1/O
                         net (fo=1, routed)           0.000    -0.212    clk1/clkout_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  clk1/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=33, routed)          0.855    -0.835    clk1/clk_out1
    SLICE_X65Y20         FDRE                                         r  clk1/clkout_reg/C
                         clock pessimism              0.239    -0.595    
    SLICE_X65Y20         FDRE (Hold_fdre_C_D)         0.091    -0.504    clk1/clkout_reg
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X65Y20     clk1/clkout_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y16     clk1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y18     clk1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y18     clk1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y19     clk1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y19     clk1/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y19     clk1/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X64Y19     clk1/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y20     clk1/clkout_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     clk1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y18     clk1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y20     clk1/counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y20     clk1/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y20     clk1/counter_reg[18]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y20     clk1/counter_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y21     clk1/counter_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y21     clk1/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y21     clk1/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     clk1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y19     clk1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y19     clk1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y19     clk1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y19     clk1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     clk1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     clk1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X64Y16     clk1/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y20     clk1/clkout_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X65Y20     clk1/clkout_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBOUT



