{"Source Block": ["oh/elink/hdl/esaxi.v@361:407@HdlStmProcess", "   //###################################################\n   //#WRITE REQUEST\n   //###################################################  \n   assign txwr_write         = 1'b1;\n   \n   always @( posedge s_axi_aclk ) \n     if (~s_axi_aresetn) \n       begin\n          txwr_data_reg[31:0]     <= 32'd0;\t  \n          txwr_dstaddr_reg[31:0]  <= 32'd0;\t \n          txwr_datamode_reg[1:0]  <= 2'd0;\n          txwr_access             <= 1'b0;\n          pre_wr_en               <= 1'b0;\n       end \n     else \n       begin\n\t  pre_wr_en                 <= s_axi_wready & s_axi_wvalid;\n          txwr_access               <= pre_wr_en;\n\t  txwr_datamode_reg[1:0]    <= axi_awsize[1:0];\t\n          txwr_dstaddr_reg[31:2]    <= axi_awaddr[31:2]; //set lsbs of address based on write strobes\t \n\t  //What is up with this logic??\n\t  if(s_axi_wstrb[0]| (axi_awsize[1:0]==2'b10))//| (axi_awsize[1:0]==2'b10)32-bits\n\t    begin\n\t       txwr_data_reg[31:0]   <= s_axi_wdata[31:0];\n\t       txwr_dstaddr_reg[1:0] <= 2'd0;\n\t    end\n\t  else if(s_axi_wstrb[1])\n\t    begin\n\t       txwr_data_reg[31:0]   <= {8'd0, s_axi_wdata[31:8]};\n\t       txwr_dstaddr_reg[1:0] <= 2'd1;\n\t    end\n\t  else if(s_axi_wstrb[2])\n\t    begin\n\t       txwr_data_reg[31:0]   <= {16'd0, s_axi_wdata[31:16]};\n\t       txwr_dstaddr_reg[1:0] <= 2'd2;\n\t    end\n\t  else\n\t    begin\n\t       txwr_data_reg[31:0]   <= {24'd0, s_axi_wdata[31:24]};\n\t       txwr_dstaddr_reg[1:0] <= 2'd3;\n\t    end\n       end // else: !if(~s_axi_aresetn)\n\n   //Pipeline stage!\n   always @( posedge s_axi_aclk )     \n     begin\n        txwr_data[31:0]     <= txwr_data_reg[31:0];\t  \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[382, "\t  if(s_axi_wstrb[0]| (axi_awsize[1:0]==2'b10))//| (axi_awsize[1:0]==2'b10)32-bits\n"]], "Add": [[382, "\t  if(s_axi_wstrb[0])//| (axi_awsize[1:0]==2'b10)32-bits\n"]]}}