D:/vhdl_2019/20190517/sw_input/src/tb_sw_input.vhd {1 {vcom -work work -2002 -explicit D:/vhdl_2019/20190517/sw_input/src/tb_sw_input.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity tb_sw_input
-- Compiling architecture TB of tb_sw_input

} {} {}}
