;redcode
;assert 1
	SPL 0, -4719
	SPL 0, -4719
	MOV 8828, <-94
	JMP -1, -2012
	ADD 20, -4719
	ADD 20, -4719
	MOV <8828, <-94
	MOV 8828, <-94
	SPL 0, -4719
	SPL 0, -4719
	MOV 8828, <-94
	MOV <8828, <-94
	MOV 8828, <-94
	SPL 0, -4719
	SPL 0, -4719
	JMP -1, -2012
	SPL 0, -4719
	JMP -1, -2012
	SPL 0, -4719
	SPL 0, -4719
	MOV 8828, <-94
	SPL 0, -4619
	MOV 8828, <-94
	SPL 0, -4719
	SPL 0, -4719
	JMP -1, -2012
	MOV 8828, <-94
	SPL 0, -4719
	SPL 0, -4619
	MOV <8828, <-94
	SPL 0, -4719
	SPL 0, -4719
	SPL 0, -4719
	MOV <8828, <-94
	SPL -5801, 1012
	SPL 0, -4719
	SPL 0, -4719
	MOV 8828, <-94
	SPL 0, -4619
	MOV 8828, <-94
	SPL 0, -4719
	SPL 0, -4719
	JMP -1, -2012
	MOV 8828, <-94
	SPL 0, -4719
	SPL 0, -4619
	MOV <8828, <-94
	SPL 0, -4719
	SPL 0, -4719
	SPL 0, -4719
	MOV <8828, <-94
	MOV 8828, <-94
	SPL 0, -4719
	MOV 8828, <-94
	MOV 8828, <-94
	SPL 0, -4719
	MOV -427, <-8125
	SPL -5801, 1012
	MOV 8828, <-94
	MOV 8828, <-94
	SPL 0, -4719
	MOV 8818, <-94
	SPL 0, -4719
	SPL 0, -4719
	SPL -5801, 1012
	CMP 4020, 4719
