
---------- Begin Simulation Statistics ----------
final_tick                               2143579256000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58666                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702124                       # Number of bytes of host memory used
host_op_rate                                    58856                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40138.88                       # Real time elapsed on the host
host_tick_rate                               53404057                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354794634                       # Number of instructions simulated
sim_ops                                    2362403568                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.143579                       # Number of seconds simulated
sim_ticks                                2143579256000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.064460                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              292715534                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           344110258                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19022452                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        468180040                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          46800044                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       47123926                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          323882                       # Number of indirect misses.
system.cpu0.branchPred.lookups              600775215                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962715                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801861                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         13483290                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555011101                       # Number of branches committed
system.cpu0.commit.bw_lim_events             75544276                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419556                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      195533591                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224718791                       # Number of instructions committed
system.cpu0.commit.committedOps            2228525969                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3848525106                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.579060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.402389                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2812225523     73.07%     73.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    618647254     16.07%     89.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    141359257      3.67%     92.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    134737820      3.50%     96.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40676998      1.06%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7228980      0.19%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6995345      0.18%     97.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     11109653      0.29%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     75544276      1.96%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3848525106                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44162844                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150832009                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691538216                       # Number of loads committed
system.cpu0.commit.membars                    7608911                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608920      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238702387     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695340065     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264756268     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228525969                       # Class of committed instruction
system.cpu0.commit.refs                     960096368                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224718791                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228525969                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.924415                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.924415                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            660431567                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5557257                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           290866604                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2453883398                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1471661263                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1721829867                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13508239                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             17877899                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             13574989                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  600775215                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                434355301                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2397555219                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              9071592                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          106                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2481561431                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  76                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          101                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               38094834                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140326                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1464403006                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         339515578                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.579630                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3881005925                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640394                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875161                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2087908400     53.80%     53.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1341933654     34.58%     88.38% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               276495867      7.12%     95.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135330769      3.49%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20838977      0.54%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                13713327      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  969192      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809478      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6261      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3881005925                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      400276910                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13675333                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               579321593                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.563677                       # Inst execution rate
system.cpu0.iew.exec_refs                  1074307289                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 296663328                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              557311731                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            772812020                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811834                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6495123                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           298900615                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2424031162                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            777643961                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7042152                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2413259303                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3853891                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9704201                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13508239                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             17926495                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       183083                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        45681986                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        68193                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        24945                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15286816                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81273804                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     30342463                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         24945                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1957693                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11717640                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1013326758                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2391169712                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.856573                       # average fanout of values written-back
system.cpu0.iew.wb_producers                867988335                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.558517                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2391444035                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2942619733                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1532349147                       # number of integer regfile writes
system.cpu0.ipc                              0.519638                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519638                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611815      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1314297369     54.30%     54.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18331286      0.76%     55.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802517      0.16%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.53% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           782918109     32.35%     87.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          293340292     12.12%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2420301456                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     71                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                139                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                73                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4575138                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001890                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 764020     16.70%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3344247     73.10%     89.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               466868     10.20%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2417264708                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8726401627                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2391169645                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2619559652                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2412610021                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2420301456                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11421141                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      195505189                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           217792                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1585                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33066134                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3881005925                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.623627                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.815528                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2121973496     54.68%     54.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1225577684     31.58%     86.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          436413754     11.24%     97.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           77277856      1.99%     99.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11826399      0.30%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5826892      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1377050      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             502012      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             230782      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3881005925                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.565322                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33513039                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5545310                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           772812020                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          298900615                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2919                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4281282835                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5877338                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              601383568                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421271545                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              24654379                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1486093598                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18280986                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                51452                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2979316580                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2439628299                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1570017670                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1719175345                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16548608                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13508239                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60248993                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               148746120                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2979316524                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        596182                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8911                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 51918847                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8910                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6197003106                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4880649359                       # The number of ROB writes
system.cpu0.timesIdled                       45419490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2875                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.550083                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17721282                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            18943096                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1752859                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32106434                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            908112                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         915366                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7254                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35227074                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46463                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801575                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1355048                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29518872                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3283150                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405424                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       13653183                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130075843                       # Number of instructions committed
system.cpu1.commit.committedOps             133877599                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    644682267                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.207664                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.901616                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    590073486     91.53%     91.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26926587      4.18%     95.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8342903      1.29%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8935099      1.39%     98.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2509317      0.39%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       766352      0.12%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3591930      0.56%     99.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       253443      0.04%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3283150      0.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    644682267                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457321                       # Number of function calls committed.
system.cpu1.commit.int_insts                125281770                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36891571                       # Number of loads committed
system.cpu1.commit.membars                    7603278                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603278      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77457216     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40693146     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8123815      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133877599                       # Class of committed instruction
system.cpu1.commit.refs                      48816973                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130075843                       # Number of Instructions Simulated
system.cpu1.committedOps                    133877599                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.985920                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.985920                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            567825179                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               413440                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17060987                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153132034                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                18818810                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50676033                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1356485                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1046865                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8623100                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35227074                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19048232                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    624970190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               204815                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     153762522                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3508592                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.054317                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20575120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18629394                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.237087                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         647299607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.243418                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.694459                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               552286974     85.32%     85.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                55640876      8.60%     93.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23769417      3.67%     97.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10342759      1.60%     99.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3794529      0.59%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  612253      0.09%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  852488      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     163      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           647299607                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1248189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1476453                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31355354                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.220972                       # Inst execution rate
system.cpu1.iew.exec_refs                    51743320                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12304163                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              492284157                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             39950466                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802249                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1258540                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12597929                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          147517917                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39439157                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1411969                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143310838                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2914065                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3568665                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1356485                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11089111                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        43195                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1041021                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29262                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1748                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3519                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3058895                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       672527                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1748                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       504415                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        972038                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83493132                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142366755                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.855150                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71399154                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.219516                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142409323                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178262485                       # number of integer regfile reads
system.cpu1.int_regfile_writes               95717014                       # number of integer regfile writes
system.cpu1.ipc                              0.200565                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.200565                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603395      5.25%      5.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             84962440     58.71%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43609780     30.13%     94.09% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8547045      5.91%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             144722807                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4172467                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028831                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 765229     18.34%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3082013     73.87%     92.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               325222      7.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141291864                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         941169734                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142366743                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161159616                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136112250                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                144722807                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405667                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       13640317                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           252073                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           243                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5630593                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    647299607                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.223579                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.700155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          560615096     86.61%     86.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54171755      8.37%     94.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18802111      2.90%     97.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6208955      0.96%     98.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5217532      0.81%     99.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             868259      0.13%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             944235      0.15%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             330180      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             141484      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      647299607                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.223149                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23629419                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2147967                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            39950466                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12597929                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    117                       # number of misc regfile reads
system.cpu1.numCycles                       648547796                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3638602897                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              529911432                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89331075                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24599866                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                21981256                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3444542                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                37770                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            188766422                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151239859                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101562516                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53437274                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10620655                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1356485                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40585971                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12231441                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       188766410                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27189                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               625                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 52114860                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   788929535                       # The number of ROB reads
system.cpu1.rob.rob_writes                  297686907                       # The number of ROB writes
system.cpu1.timesIdled                          28228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          4759367                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                17659                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5239318                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18794290                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11027574                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21935455                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       304661                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       112602                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134235970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9178008                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268459980                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9290610                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6322148                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5673381                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5234420                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              382                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            288                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4704317                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4704308                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6322148                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           519                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32961911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32961911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1068789568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1068789568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              579                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11027654                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11027654    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11027654                       # Request fanout histogram
system.membus.respLayer1.occupancy        58318784131                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         47655631217                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       367334125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   569273897.071697                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        99000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1488998500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2140640583000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2938673000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    375093689                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       375093689                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    375093689                       # number of overall hits
system.cpu0.icache.overall_hits::total      375093689                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     59261611                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      59261611                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     59261611                       # number of overall misses
system.cpu0.icache.overall_misses::total     59261611                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 823202891997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 823202891997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 823202891997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 823202891997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    434355300                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    434355300                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    434355300                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    434355300                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136436                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136436                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136436                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136436                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13890.997530                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13890.997530                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13890.997530                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13890.997530                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2903                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.244898                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55443559                       # number of writebacks
system.cpu0.icache.writebacks::total         55443559                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3818018                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3818018                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3818018                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3818018                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55443593                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55443593                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55443593                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55443593                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 732377551499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 732377551499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 732377551499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 732377551499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.127646                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.127646                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.127646                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.127646                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13209.417209                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13209.417209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13209.417209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13209.417209                       # average overall mshr miss latency
system.cpu0.icache.replacements              55443559                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    375093689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      375093689                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     59261611                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     59261611                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 823202891997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 823202891997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    434355300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    434355300                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136436                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136436                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13890.997530                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13890.997530                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3818018                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3818018                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55443593                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55443593                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 732377551499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 732377551499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.127646                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.127646                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13209.417209                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13209.417209                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999972                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          430536983                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55443559                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.765320                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999972                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        924154191                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       924154191                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    875192346                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       875192346                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    875192346                       # number of overall hits
system.cpu0.dcache.overall_hits::total      875192346                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    105504412                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     105504412                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    105504412                       # number of overall misses
system.cpu0.dcache.overall_misses::total    105504412                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2348705560912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2348705560912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2348705560912                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2348705560912                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    980696758                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    980696758                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    980696758                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    980696758                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107581                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107581                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107581                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107581                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22261.680970                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22261.680970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22261.680970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22261.680970                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10288173                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       906715                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           222772                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10400                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.182523                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    87.184135                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     75033944                       # number of writebacks
system.cpu0.dcache.writebacks::total         75033944                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     31929449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     31929449                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     31929449                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     31929449                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73574963                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73574963                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73574963                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73574963                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1270394509095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1270394509095                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1270394509095                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1270394509095                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075023                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075023                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075023                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075023                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17266.668678                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17266.668678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17266.668678                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17266.668678                       # average overall mshr miss latency
system.cpu0.dcache.replacements              75033944                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    633031246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      633031246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     82915121                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     82915121                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1596261377000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1596261377000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    715946367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    715946367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115812                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115812                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19251.752367                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19251.752367                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19121071                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19121071                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63794050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63794050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 967540688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 967540688500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089105                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15166.628996                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15166.628996                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242161100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242161100                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22589291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22589291                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 752444183912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 752444183912                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264750391                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264750391                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085323                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085323                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 33309.774260                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33309.774260                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12808378                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12808378                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9780913                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9780913                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 302853820595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 302853820595                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036944                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036944                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30963.757739                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30963.757739                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3161                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3161                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2797                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    204915000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    204915000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.469453                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.469453                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73262.424026                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73262.424026                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2780                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       838000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       838000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002853                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 49294.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 49294.117647                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5746                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5746                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       615500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       615500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5899                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5899                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025937                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025937                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4022.875817                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4022.875817                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          153                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       462500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       462500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025937                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025937                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3022.875817                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3022.875817                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465724                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465724                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 131520700499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 131520700499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801861                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385528                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385528                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 89730.877368                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 89730.877368                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465724                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465724                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 130054976499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 130054976499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385528                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385528                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 88730.877368                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 88730.877368                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995925                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          952577514                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         75040384                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.694198                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995925                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999873                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2044061368                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2044061368                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54863045                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70755179                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               24692                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1078537                       # number of demand (read+write) hits
system.l2.demand_hits::total                126721453                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54863045                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70755179                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              24692                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1078537                       # number of overall hits
system.l2.overall_hits::total               126721453                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            580547                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4277519                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              8747                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2633382                       # number of demand (read+write) misses
system.l2.demand_misses::total                7500195                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           580547                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4277519                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             8747                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2633382                       # number of overall misses
system.l2.overall_misses::total               7500195                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  47536142500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 408253138986                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    793963500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 269951431982                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     726534676968                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  47536142500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 408253138986                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    793963500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 269951431982                       # number of overall miss cycles
system.l2.overall_miss_latency::total    726534676968                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55443592                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        75032698                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33439                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3711919                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134221648                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55443592                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       75032698                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33439                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3711919                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134221648                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010471                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.057009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.261581                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.709440                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055879                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010471                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.057009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.261581                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.709440                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055879                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81881.643519                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 95441.572319                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90769.806791                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102511.307506                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96868.771674                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81881.643519                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 95441.572319                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90769.806791                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102511.307506                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96868.771674                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              26271                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       279                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      94.161290                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1814003                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5673381                       # number of writebacks
system.l2.writebacks::total                   5673381                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             46                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          86761                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          40079                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              126907                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            46                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         86761                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         40079                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             126907                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       580501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4190758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8726                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2593303                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7373288                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       580501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4190758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8726                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2593303                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3673073                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11046361                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  41729714502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 359283552492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    705587500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 240296259987                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 642015114481                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  41729714502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 359283552492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    705587500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 240296259987                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 310883604767                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 952898719248                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.055852                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.260953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.698642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054934                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.055852                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.260953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.698642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.082299                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71885.689262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85732.354980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80860.359844                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92660.310032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87073.109647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71885.689262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85732.354980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80860.359844                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92660.310032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 84638.558713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86263.586646                       # average overall mshr miss latency
system.l2.replacements                       20140540                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18158157                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18158157                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18158157                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18158157                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115766486                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115766486                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115766486                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115766486                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3673073                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3673073                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 310883604767                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 310883604767                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 84638.558713                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 84638.558713                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            86                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 87                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1297500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1297500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          104                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.826923                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.798165                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15087.209302                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 14913.793103                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            87                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1732000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1751500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.826923                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.798165                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20139.534884                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20132.183908                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       266000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       266000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20461.538462                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20461.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8501127                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           453381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8954508                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2737956                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2050784                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4788740                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 264572049991                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 208108510492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  472680560483                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11239083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2504165                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13743248                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.243610                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.818949                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.348443                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96631.227818                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101477.537611                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98706.666155                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56815                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        28958                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            85773                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2681141                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2021826                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4702967                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 232600155495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 184884025495                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 417484180990                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.238555                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.807385                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.342202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86754.167534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91444.083465                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88770.382822                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54863045                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         24692                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54887737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       580547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         8747                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           589294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  47536142500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    793963500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  48330106000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55443592                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33439                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55477031                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010471                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.261581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010622                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81881.643519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90769.806791                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82013.572173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           46                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           21                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            67                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       580501                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8726                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       589227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  41729714502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    705587500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  42435302002                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010470                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.260953                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010621                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71885.689262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80860.359844                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72018.597250                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62254052                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       625156                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62879208                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1539563                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       582598                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2122161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 143681088995                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  61842921490                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 205524010485                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63793615                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1207754                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      65001369                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.024133                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.482381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032648                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93325.891175                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106150.246808                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96846.568420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29946                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        11121                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        41067                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1509617                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       571477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2081094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 126683396997                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  55412234492                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 182095631489                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.023664                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.473173                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.032016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83917.574456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96963.192730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87499.955066                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          596                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               606                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          593                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           30                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             623                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      7554000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       205500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7759500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1189                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           40                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1229                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.498738                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.750000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.506916                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12738.617201                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data         6850                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12455.056180                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          105                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          490                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           28                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          518                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      9503999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       568000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     10071999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.412111                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.421481                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19395.916327                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20285.714286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19444.013514                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999932                       # Cycle average of tags in use
system.l2.tags.total_refs                   271673012                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  20141250                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.488389                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.211929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.310671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       13.889175                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012288                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.021275                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.554594                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.425186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067354                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.217018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.031582                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.258666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2165322458                       # Number of tag accesses
system.l2.tags.data_accesses               2165322458                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      37152000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     268271616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        558464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     165997760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    233713344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          705693184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     37152000                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       558464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      37710464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    363096384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       363096384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         580500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4191744                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2593715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3651771                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11026456                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5673381                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5673381                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17331759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        125151247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           260529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77439525                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    109029486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             329212546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17331759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       260529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17592288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169387898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169387898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169387898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17331759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       125151247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          260529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77439525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    109029486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            498600444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5505983.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    580500.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3983517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8726.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2530867.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3644495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013303244500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335933                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335933                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            24015406                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5184929                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11026456                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5673381                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11026456                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5673381                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 278351                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                167398                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            498472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            500757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            639294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1257868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1075428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            975241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            650006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            639437                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            703619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            585878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           574450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           514406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           549636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           516264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           563397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           503952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            290259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            291123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            355458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            343874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            405163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            415219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            390146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            403328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            392424                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            368016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           341904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           307177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307684                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           284160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           293978                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.89                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 331938277736                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                53740525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            533465246486                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30883.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49633.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6350424                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2930683                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.23                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11026456                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5673381                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4679064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2473928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1099014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  826180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  650870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  305692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  191747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  137127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  104513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   81942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  62160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  50659                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  35083                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  20130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   5371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    596                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  38728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  46752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 135276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 252912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 316141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 339307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 349332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 354864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 363315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 367406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 373246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 383158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 368104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 363985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 358023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 348816                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 346982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 349070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6972953                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.184960                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   101.867214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   186.467071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4558333     65.37%     65.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1240169     17.79%     83.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       526264      7.55%     90.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       273390      3.92%     94.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       107459      1.54%     96.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        54300      0.78%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33010      0.47%     97.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23755      0.34%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       156273      2.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6972953                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335933                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      31.994707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.437002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    374.427057                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335927    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::204800-212991            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335933                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335933                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.390060                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.364199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966585                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           280129     83.39%     83.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             7664      2.28%     85.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30349      9.03%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11797      3.51%     98.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3944      1.17%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1280      0.38%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              473      0.14%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              176      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               83      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335933                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              687878720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                17814464                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               352381568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               705693184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            363096384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       320.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       164.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    329.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.79                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2143579166500                       # Total gap between requests
system.mem_ctrls.avgGap                     128359.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     37152000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    254945088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       558464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    161975488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    233247680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    352381568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17331759.437403324991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 118934295.191742599010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 260528.738761036017                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75563097.350667774677                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 108812249.114245012403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 164389334.807035446167                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       580500                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4191744                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8726                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2593715                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3651771                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5673381                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  17799734468                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 187044897154                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    339133138                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 132851436112                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 195430045614                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51140543684468                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30662.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44622.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38864.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51220.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     53516.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9014121.15                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23149058100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12304008585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         32212838280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13631466240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     169212235920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     409991234190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     477878658240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1138379499555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.064805                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1237882826259                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  71578780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 834117649741                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          26637876300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14158348050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         44528631420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        15109655400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     169212235920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     667913426940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     260681022240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1198241196270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        558.990853                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 670671370551                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  71578780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1401329105449                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20437229443.820225                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   99593823037.693848                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     94.38%     94.38% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        97500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 784586424500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   324665835500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1818913420500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19009236                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19009236                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19009236                       # number of overall hits
system.cpu1.icache.overall_hits::total       19009236                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38996                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38996                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38996                       # number of overall misses
system.cpu1.icache.overall_misses::total        38996                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1268958000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1268958000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1268958000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1268958000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19048232                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19048232                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19048232                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19048232                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002047                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002047                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002047                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002047                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 32540.722125                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 32540.722125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 32540.722125                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 32540.722125                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          171                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    85.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33407                       # number of writebacks
system.cpu1.icache.writebacks::total            33407                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5557                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5557                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5557                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5557                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33439                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33439                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33439                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33439                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1120425500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1120425500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1120425500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1120425500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001755                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001755                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001755                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001755                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33506.549239                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33506.549239                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33506.549239                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33506.549239                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33407                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19009236                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19009236                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38996                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1268958000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1268958000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19048232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19048232                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002047                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 32540.722125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 32540.722125                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5557                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5557                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33439                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33439                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1120425500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1120425500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001755                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001755                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33506.549239                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33506.549239                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.139925                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           17999003                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33407                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           538.779388                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        391997000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.139925                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973123                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973123                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38129903                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38129903                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37603337                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37603337                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37603337                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37603337                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8755281                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8755281                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8755281                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8755281                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 595721915130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 595721915130                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 595721915130                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 595721915130                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46358618                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46358618                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46358618                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46358618                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188860                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188860                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188860                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188860                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68041.438662                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68041.438662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68041.438662                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68041.438662                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2708267                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       593633                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            43039                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7849                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.925881                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.631673                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3712091                       # number of writebacks
system.cpu1.dcache.writebacks::total          3712091                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6387902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6387902                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6387902                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6387902                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2367379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2367379                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2367379                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2367379                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 171027732691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 171027732691                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 171027732691                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 171027732691                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051067                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051067                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051067                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051067                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 72243.494891                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72243.494891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 72243.494891                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72243.494891                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3712091                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33182476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33182476                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5052769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5052769                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 325569656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 325569656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38235245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38235245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.132150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.132150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 64433.908615                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64433.908615                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3844394                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3844394                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1208375                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1208375                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71502357000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71502357000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 59172.323989                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59172.323989                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4420861                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4420861                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3702512                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3702512                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 270152259130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 270152259130                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8123373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8123373                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.455785                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.455785                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72964.587051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72964.587051                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2543508                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2543508                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1159004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1159004                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  99525375691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  99525375691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142675                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142675                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 85871.468684                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 85871.468684                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5749500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5749500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.342975                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.342975                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 34635.542169                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 34635.542169                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          163                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         9000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006198                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006198                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          316                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          136                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       934000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       934000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          452                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.300885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.300885                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6867.647059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6867.647059                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          136                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       798000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       798000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.300885                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.300885                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5867.647059                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5867.647059                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2450097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2450097                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351478                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351478                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119831056500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119831056500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801575                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355505                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355505                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88666.671970                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88666.671970                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351478                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351478                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118479578500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118479578500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355505                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355505                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87666.671970                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87666.671970                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.638577                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43771283                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3718717                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.770533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        392008500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.638577                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.926206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.926206                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104041003                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104041003                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2143579256000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120479410                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23831538                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116064838                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14467159                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6258603                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             404                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           289                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            693                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13755552                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13755552                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55477031                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     65002380                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1229                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1229                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166330742                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    225108788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       100285                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11143064                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402682879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7096777600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9604264832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4278144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    475136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17180457088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        26413028                       # Total snoops (count)
system.tol2bus.snoopTraffic                 363948544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        160636091                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.060514                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.241359                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              151027952     94.02%     94.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9495525      5.91%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 112612      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          160636091                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268453031906                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112564979332                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83212923733                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5580493913                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50207901                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9001562366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  49343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703980                       # Number of bytes of host memory used
host_op_rate                                    49394                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                171917.38                       # Real time elapsed on the host
host_tick_rate                               39891156                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482995736                       # Number of instructions simulated
sim_ops                                    8491603348                       # Number of ops (including micro ops) simulated
sim_seconds                                  6.857983                       # Number of seconds simulated
sim_ticks                                6857983110000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.694322                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              529663212                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           553494923                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         37032166                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        606613257                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            624723                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         636165                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11442                       # Number of indirect misses.
system.cpu0.branchPred.lookups              608531358                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8607                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        501974                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         37016390                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 405001361                       # Number of branches committed
system.cpu0.commit.bw_lim_events            104859590                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1512833                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      576793686                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3069645505                       # Number of instructions committed
system.cpu0.commit.committedOps            3070147404                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  13594552192                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.225837                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.142873                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  12841652462     94.46%     94.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    273884235      2.01%     96.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     65080000      0.48%     96.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21469887      0.16%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21613671      0.16%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     22357543      0.16%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    140869239      1.04%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    102765565      0.76%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    104859590      0.77%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  13594552192                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1020784231                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1584729                       # Number of function calls committed.
system.cpu0.commit.int_insts               2543527325                       # Number of committed integer instructions.
system.cpu0.commit.loads                    835917804                       # Number of loads committed
system.cpu0.commit.membars                    1000316                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1001327      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1578045715     51.40%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12537      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     399243464     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94722391      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31632496      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.02%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31632883      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      468984194     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1317402      0.04%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    367435584     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64661650      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3070147404                       # Class of committed instruction
system.cpu0.commit.refs                     902398830                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3069645505                       # Number of Instructions Simulated
system.cpu0.committedOps                   3070147404                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.465035                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.465035                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          12356178629                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15834                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           447446449                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3971244173                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               222908814                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                836428501                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              39108362                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                25901                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            235458645                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  608531358                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114517537                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  13529459939                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               758784                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          192                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4633596588                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               78248276                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.044399                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121498665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         530287935                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.338069                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       13690082951                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.338507                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871908                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             10799728909     78.89%     78.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2186872567     15.97%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97410833      0.71%     95.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               449477170      3.28%     98.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29261437      0.21%     99.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1428370      0.01%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101457568      0.74%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24432802      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13295      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         13690082951                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1097700931                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               976279295                       # number of floating regfile writes
system.cpu0.idleCycles                       15991413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38722176                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               446428337                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.370555                       # Inst execution rate
system.cpu0.iew.exec_refs                  2761468753                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67413684                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             5431652353                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            992362144                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            585345                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         34031544                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76377798                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3636803201                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2694055069                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33669953                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5078852935                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              48529463                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           3852369092                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              39108362                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           3947022572                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    194333914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          996013                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          164                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2381325                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           16                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    156444340                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9896772                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2381325                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9966910                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28755266                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2826649857                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3251063738                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812237                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2295910783                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.237199                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3256421841                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5334822001                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1767024199                       # number of integer regfile writes
system.cpu0.ipc                              0.223962                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.223962                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1004263      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1734981417     33.94%     33.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13310      0.00%     33.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1998      0.00%     33.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          403551069      7.89%     41.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               1005      0.00%     41.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103380648      2.02%     43.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32517933      0.64%     44.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.51% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32422685      0.63%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     45.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1629243868     31.87%     77.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1330664      0.03%     77.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1076965079     21.07%     98.72% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65654179      1.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5112522887                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             2027372426                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3775365046                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1041415226                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1407759747                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  630822793                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.123388                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               25125028      3.98%      3.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2794      0.00%      3.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               110814      0.02%      4.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               61801      0.01%      4.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            159415662     25.27%     29.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               70667      0.01%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     29.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             324262411     51.40%     80.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                10295      0.00%     80.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        121763319     19.30%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3714968991                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       20789233057                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2209648512                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2798079532                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3635073668                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5112522887                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1729533                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      566655800                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18646584                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        216700                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    532076676                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  13690082951                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.373447                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.122494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        11757961100     85.89%     85.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          723355612      5.28%     91.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          342847592      2.50%     93.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          226511930      1.65%     95.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          358819649      2.62%     97.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          178303035      1.30%     99.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           48686268      0.36%     99.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           23757198      0.17%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           29840567      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    13690082951                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.373011                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39577476                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25289592                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           992362144                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76377798                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1100905920                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             588686997                       # number of misc regfile writes
system.cpu0.numCycles                     13706074364                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9891950                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             9858346625                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2599214459                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             561998843                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               336691364                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2206906402                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             17110344                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5387047896                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3786338005                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3217769089                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                901980100                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14287338                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              39108362                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2553464027                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               618554635                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1378417992                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4008629904                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        492473                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11560                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1462949831                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11602                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 17136514911                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7389502690                       # The number of ROB writes
system.cpu0.timesIdled                         163352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2921                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.547746                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              527416840                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           563794279                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36617202                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        602931098                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            586894                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         591224                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4330                       # Number of indirect misses.
system.cpu1.branchPred.lookups              604736117                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3454                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        494252                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36608436                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 403478382                       # Number of branches committed
system.cpu1.commit.bw_lim_events            103951575                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1493087                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      568617528                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3058555597                       # Number of instructions committed
system.cpu1.commit.committedOps            3059052376                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  13602248956                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.224893                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.140720                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  12852899158     94.49%     94.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    272233706      2.00%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     64423738      0.47%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21275478      0.16%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     21600052      0.16%     97.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     22254178      0.16%     97.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    140416435      1.03%     98.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    103194636      0.76%     99.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    103951575      0.76%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  13602248956                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1016611072                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1506677                       # Number of function calls committed.
system.cpu1.commit.int_insts               2535075536                       # Number of committed integer instructions.
system.cpu1.commit.loads                    833161585                       # Number of loads committed
system.cpu1.commit.membars                     989306                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       989306      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1573335958     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            974      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     397693832     13.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94008608      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31276624      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31276624      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      467059557     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1054837      0.03%     85.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    366596280     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64304704      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3059052376                       # Class of committed instruction
system.cpu1.commit.refs                     899015378                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3058555597                       # Number of Instructions Simulated
system.cpu1.committedOps                   3059052376                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.478988                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.478988                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          12370717731                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8777                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           445783752                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3948531288                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               217666623                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                835482972                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38658043                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                17770                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            233928573                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  604736117                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                112507109                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  13541146227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               717332                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4604487566                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77333618                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.044144                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         116640906                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         528003734                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.336113                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       13696453942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.336224                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.867843                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             10820069852     79.00%     79.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2176990606     15.89%     94.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97081960      0.71%     95.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               448176042      3.27%     98.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                28948324      0.21%     99.09% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1388675      0.01%     99.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                99932830      0.73%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                23862251      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3402      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         13696453942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1092126687                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               972015611                       # number of floating regfile writes
system.cpu1.idleCycles                        2780696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38279926                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               444213968                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.369214                       # Inst execution rate
system.cpu1.iew.exec_refs                  2750851244                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66759835                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             5469640287                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            987461235                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            573548                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         33622327                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75527318                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3617583812                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2684091409                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33233874                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5057955702                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              48624654                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           3832089135                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38658043                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           3927038446                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    193151735                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          977012                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2335847                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    154299650                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9673525                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2335847                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9792800                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28487126                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2813355783                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3236738545                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.813066                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2287444724                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.236271                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3242001748                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5313772657                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1759690400                       # number of integer regfile writes
system.cpu1.ipc                              0.223265                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.223265                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           991596      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1727760204     33.94%     33.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 976      0.00%     33.96% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     33.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          401894374      7.89%     41.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     41.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          102476602      2.01%     43.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32137890      0.63%     44.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.49% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.11% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32046847      0.63%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     45.74% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1623094142     31.88%     77.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1059219      0.02%     77.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1072996893     21.08%     98.72% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65275761      1.28%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5091189576                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             2019532867                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3759845124                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1036784358                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1397460826                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  629946287                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.123733                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               25180775      4.00%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2715      0.00%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                96744      0.02%      4.01% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               62049      0.01%      4.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.02% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            159517479     25.32%     29.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               68458      0.01%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     29.36% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             323514679     51.36%     80.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  733      0.00%     80.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        121502654     19.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3700611400                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       20767396847                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2199954187                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2780989139                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3615884191                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5091189576                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1699621                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      558531436                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18462590                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        206534                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    525157952                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  13696453942                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.371716                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.120304                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        11771792685     85.95%     85.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          721252824      5.27%     91.21% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          342167072      2.50%     93.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          224681691      1.64%     95.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          356720818      2.60%     97.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          177860008      1.30%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           48374448      0.35%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           23707633      0.17%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           29896763      0.22%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    13696453942                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.371640                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39033473                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        24943180                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           987461235                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75527318                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1095589531                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             585710088                       # number of misc regfile writes
system.cpu1.numCycles                     13699234638                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16600847                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             9871713035                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2590231151                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             560291035                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               330667128                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2209812385                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             16994386                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5357060948                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3765371569                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3200390775                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                900543459                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13569558                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38658043                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2554406339                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               610159624                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1368409629                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      3988651319                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        465938                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11191                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1454395001                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11191                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 17125857825                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7349631995                       # The number of ROB writes
system.cpu1.timesIdled                          33577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        322687778                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4008960                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           345299267                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage            1301133249                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    679877430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    1344632125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     31962886                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops     13551339                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    491152165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    390220131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    991611035                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      403771470                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          675367459                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12029722                       # Transaction distribution
system.membus.trans_dist::CleanEvict        652726128                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           511423                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5003                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3992388                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3982090                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     675367461                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   2023981674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             2023981674                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  44248273344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             44248273344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           442471                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         679876275                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               679876275    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           679876275                       # Request fanout histogram
system.membus.respLayer1.occupancy       3524848619648                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        1570349175736                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1722                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          861                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5744954.123113                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6743224.621144                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          861    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     20506000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            861                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   6853036704500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4946405500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114354394                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114354394                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114354394                       # number of overall hits
system.cpu0.icache.overall_hits::total      114354394                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       163143                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        163143                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       163143                       # number of overall misses
system.cpu0.icache.overall_misses::total       163143                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11800610997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11800610997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11800610997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11800610997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114517537                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114517537                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114517537                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114517537                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001425                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001425                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001425                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001425                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 72332.928762                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72332.928762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 72332.928762                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72332.928762                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5396                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               97                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.628866                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       149649                       # number of writebacks
system.cpu0.icache.writebacks::total           149649                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        13489                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        13489                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        13489                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        13489                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       149654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       149654                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       149654                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       149654                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  10830259498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10830259498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  10830259498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10830259498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001307                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001307                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001307                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001307                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 72368.660363                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72368.660363                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 72368.660363                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72368.660363                       # average overall mshr miss latency
system.cpu0.icache.replacements                149649                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114354394                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114354394                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       163143                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       163143                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11800610997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11800610997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114517537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114517537                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001425                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001425                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 72332.928762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72332.928762                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        13489                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        13489                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       149654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       149654                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  10830259498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10830259498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001307                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 72368.660363                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72368.660363                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114504345                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           149686                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           764.963624                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229184728                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229184728                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    480503719                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       480503719                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    480503719                       # number of overall hits
system.cpu0.dcache.overall_hits::total      480503719                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    483863111                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     483863111                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    483863111                       # number of overall misses
system.cpu0.dcache.overall_misses::total    483863111                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 38862282711062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 38862282711062                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 38862282711062                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 38862282711062                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    964366830                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    964366830                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    964366830                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    964366830                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.501742                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.501742                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.501742                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.501742                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 80316.688393                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 80316.688393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 80316.688393                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 80316.688393                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   9792378030                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2166728                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        197318142                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          38370                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.627358                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.469325                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    248067522                       # number of writebacks
system.cpu0.dcache.writebacks::total        248067522                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    235534256                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    235534256                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    235534256                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    235534256                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    248328855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    248328855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    248328855                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    248328855                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 23691489163602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 23691489163602                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 23691489163602                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 23691489163602                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257505                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257505                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257505                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257505                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 95403.690254                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 95403.690254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 95403.690254                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 95403.690254                       # average overall mshr miss latency
system.cpu0.dcache.replacements             248067306                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    435939638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      435939638                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    462454751                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    462454751                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 37576889366000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 37576889366000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    898394389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    898394389                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.514757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.514757                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81255.278024                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81255.278024                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    218285597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    218285597                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    244169154                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    244169154                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 23482446183500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 23482446183500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271784                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 96172.861309                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 96172.861309                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     44564081                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      44564081                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     21408360                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     21408360                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1285393345062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1285393345062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65972441                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65972441                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.324505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.324505                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 60041.654058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60041.654058                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     17248659                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     17248659                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4159701                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4159701                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 209042980102                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 209042980102                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.063052                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.063052                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 50254.328401                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 50254.328401                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5541                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1776                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     65195000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     65195000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.242722                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.242722                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36708.896396                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36708.896396                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1512                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1512                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          264                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          264                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1044500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1044500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.036080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.036080                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  3956.439394                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3956.439394                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4355                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4355                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2224                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10190500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10190500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6579                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.338045                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.338045                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4582.059353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4582.059353                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2222                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2222                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7968500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7968500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.337741                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.337741                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3586.183618                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3586.183618                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5344                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       496630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       496630                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  20633949500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  20633949500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       501974                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       501974                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989354                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989354                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 41547.932062                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 41547.932062                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       496630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       496630                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  20137319500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  20137319500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989354                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989354                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 40547.932062                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 40547.932062                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.980453                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          729482543                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248568853                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.934730                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.980453                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999389                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999389                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2178334221                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2178334221                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            37515231                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               11442                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            36926041                       # number of demand (read+write) hits
system.l2.demand_hits::total                 74475206                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22492                       # number of overall hits
system.l2.overall_hits::.cpu0.data           37515231                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              11442                       # number of overall hits
system.l2.overall_hits::.cpu1.data           36926041                       # number of overall hits
system.l2.overall_hits::total                74475206                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            127161                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         210539729                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             24772                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         209726748                       # number of demand (read+write) misses
system.l2.demand_misses::total              420418410                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           127161                       # number of overall misses
system.l2.overall_misses::.cpu0.data        210539729                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            24772                       # number of overall misses
system.l2.overall_misses::.cpu1.data        209726748                       # number of overall misses
system.l2.overall_misses::total             420418410                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  10337454499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 22781166844333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2079218498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 22718918780635                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     45512502297965                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  10337454499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 22781166844333                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2079218498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 22718918780635                       # number of overall miss cycles
system.l2.overall_miss_latency::total    45512502297965                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          149653                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       248054960                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36214                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       246652789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            494893616                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         149653                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      248054960                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36214                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      246652789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           494893616                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.849706                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.848762                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.684045                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.850291                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849513                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.849706                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.848762                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.684045                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.850291                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849513                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81294.221491                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108203.648559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83934.220006                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 108326.281685                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108255.255278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81294.221491                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108203.648559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83934.220006                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 108326.281685                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108255.255278                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           18286856                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    674461                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      27.113289                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 244089385                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12029722                       # number of writebacks
system.l2.writebacks::total                  12029722                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            851                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        7395906                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            515                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        7088586                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            14485858                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           851                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       7395906                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           515                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       7088586                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           14485858                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       126310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    203143823                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        24257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    202638162                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         405932552                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       126310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    203143823                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        24257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    202638162                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    279620601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        685553153                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9013927502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 20317778754534                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1815723003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 20278153914706                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 40606762319745                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9013927502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 20317778754534                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1815723003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 20278153914706                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 24475863230929                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 65082625550674                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.844019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.818947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.669824                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.821552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.820242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.844019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.818947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.669824                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.821552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.385254                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71363.530219                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100016.719458                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74853.568166                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 100070.755254                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100033.274296                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71363.530219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100016.719458                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74853.568166                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 100070.755254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87532.403347                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94934.470458                       # average overall mshr miss latency
system.l2.replacements                     1062051823                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17169713                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17169713                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     17169713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17169713                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    451324227                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        451324227                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    451324227                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    451324227                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    279620601                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      279620601                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 24475863230929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 24475863230929                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87532.403347                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87532.403347                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           60417                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           57705                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               118122                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         39441                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         40803                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              80244                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    363235500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    375586000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    738821500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        99858                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        98508                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           198366                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.394971                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.414210                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.404525                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9209.591542                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9204.862388                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9207.186830                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          369                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          396                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             765                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        39072                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        40407                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         79479                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    792924249                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    819933254                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1612857503                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.391276                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.410190                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.400668                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20293.925292                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20291.861658                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20292.876143                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           118                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           270                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                388                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           92                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               94                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data          120                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          362                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            482                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.016667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.254144                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.195021                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           92                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           94                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1835000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1875500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.016667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.254144                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.195021                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20250                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19945.652174                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19952.127660                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2083618                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2071200                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4154818                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2113994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2095363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4209357                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 190043235469                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 194088256999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  384131492468                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4197612                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4166563                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8364175                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.503618                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.502900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.503260                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 89897.717529                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92627.509887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91256.572552                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       113530                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       110018                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           223548                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2000464                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1985345                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3985809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 163661246469                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 168225235499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 331886481968                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.476572                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.476495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 81811.642933                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 84733.502489                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83267.031102                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         11442                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              33934                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       127161                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        24772                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           151933                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  10337454499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2079218498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12416672997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       149653                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185867                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.849706                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.684045                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.817429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81294.221491                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83934.220006                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81724.661509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          851                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          515                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1366                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       126310                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        24257                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       150567                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9013927502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1815723003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10829650505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.844019                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.669824                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.810079                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71363.530219                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74853.568166                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71925.790545                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     35431613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     34854841                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          70286454                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    208425735                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    207631385                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       416057120                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 22591123608864                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 22524830523636                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 45115954132500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243857348                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242486226                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486343574                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.854704                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.856261                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.855480                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 108389.319624                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 108484.709687                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108436.923595                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      7282376                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      6978568                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     14260944                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    201143359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    200652817                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    401796176                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 20154117508065                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 20109928679207                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 40264046187272                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.824840                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.827481                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.826157                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100197.777388                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100222.508609                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100210.127901                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1222465365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1062051887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.151041                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.097709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.036194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.237453                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005750                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.185458                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.437436                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.360902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000566                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.191210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.190398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.256835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                8770822879                       # Number of tag accesses
system.l2.tags.data_accesses               8770822879                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8083840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   13004561856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1552448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12971840640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  17492332416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        43478371200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8083840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1552448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9636288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    769902208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       769902208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         126310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      203196279                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          24257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      202685010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    273317694                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           679349550                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12029722                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12029722                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1178749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1896266241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           226371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1891494982                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2550652595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6339818938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1178749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       226371                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1405120                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      112263649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            112263649                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      112263649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1178749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1896266241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          226371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1891494982                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2550652595                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6452082587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8533945.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    126311.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 201399030.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     24257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 200858550.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 267468830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002195162250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       530910                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       530910                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           957519931                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8050709                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   679349551                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12029722                       # Number of write requests accepted
system.mem_ctrls.readBursts                 679349551                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12029722                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                9472573                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               3495777                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          31801979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          31815125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          86856094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          63851311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          69068001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          59134421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          44596596                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          37732266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          38681063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          26666500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         28361298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         26858298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         33129919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         38782171                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         28826791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         23715145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            504471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            501578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            461621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            604513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            538873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            547718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            504456                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            504921                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            675413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            505890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           659325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           507760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           504469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           504387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           504254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           504285                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 26935451191437                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               3349384890000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            39495644528937                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40209.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58959.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                468119081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7690213                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             679349551                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12029722                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                18782263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                40829723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                63419850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                77357382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                79832767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                75132200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                67129631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                58098557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                48108017                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                38660010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               32430019                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               29859609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               16493429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               10062698                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                6557182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                4036313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                2228075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 781219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  68391                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   9643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   9681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 310727                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 417316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 480567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 519441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 542659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 555777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 562598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 566263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 569360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 578248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 562107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 559207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 557513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 551844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 552079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 549769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  44568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   8250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    202601615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    214.303807                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.082804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.524192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127    106883893     52.76%     52.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     40872131     20.17%     72.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     18596348      9.18%     82.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     11386246      5.62%     87.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      5822845      2.87%     90.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      3888974      1.92%     92.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      2675024      1.32%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1970865      0.97%     94.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     10505289      5.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    202601615                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       530910                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1261.752312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    298.020000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3014.019512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       445281     83.87%     83.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        49953      9.41%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        14925      2.81%     96.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191         7206      1.36%     97.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         3264      0.61%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         2077      0.39%     98.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         1362      0.26%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1023      0.19%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431          965      0.18%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1084      0.20%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          946      0.18%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          876      0.16%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          565      0.11%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          464      0.09%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          304      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          272      0.05%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          176      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863           64      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911           67      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959           26      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007           10      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        530910                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       530910                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.074163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.067879                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484582                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514082     96.83%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5399      1.02%     97.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5932      1.12%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2622      0.49%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1372      0.26%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              790      0.15%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              377      0.07%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              221      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               64      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               31      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        530910                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            42872126592                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               606244672                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               546171776                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             43478371264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            769902208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6251.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        79.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6339.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        49.46                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    48.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  6857983176000                       # Total gap between requests
system.mem_ctrls.avgGap                       9919.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8083904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12889537920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1552448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12854947200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  17118005120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    546171776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1178758.225317355711                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1879493972.682006120682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226370.927880573319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1874450110.741086244583                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2496069886.063046932220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 79640291.794186115265                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       126311                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    203196279                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        24257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    202685010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    273317694                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12029722                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3794386366                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 11851642529072                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    808768890                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 11833478894429                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 15805919950180                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 170635294714670                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30040.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58326.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33341.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     58383.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     57829.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14184475.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         635441178960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         337744996380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1749451260900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22789387260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     541363233840.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3079970101260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      39806481600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       6406566640200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        934.176497                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  76792354159                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 229003060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 6552187695841                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         811134366420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         431128132545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3033470354880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21757748220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     541363233840.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3096459031050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      25921067040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       7961233933995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1160.871033                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  39187613875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 229003060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 6589792436125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2474                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6758004.442649                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9306294.187626                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1238    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69278000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   6849616700500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8366409500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    112468311                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       112468311                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    112468311                       # number of overall hits
system.cpu1.icache.overall_hits::total      112468311                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        38798                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         38798                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        38798                       # number of overall misses
system.cpu1.icache.overall_misses::total        38798                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2445577000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2445577000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2445577000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2445577000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    112507109                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    112507109                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    112507109                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    112507109                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000345                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000345                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000345                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000345                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63033.584205                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63033.584205                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63033.584205                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63033.584205                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           24                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36214                       # number of writebacks
system.cpu1.icache.writebacks::total            36214                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2584                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2584                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2584                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2584                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36214                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36214                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36214                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36214                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2266521000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2266521000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2266521000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2266521000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62586.872480                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62586.872480                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62586.872480                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62586.872480                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36214                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    112468311                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      112468311                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        38798                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        38798                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2445577000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2445577000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    112507109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    112507109                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000345                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63033.584205                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63033.584205                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2584                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2584                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36214                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36214                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2266521000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2266521000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62586.872480                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62586.872480                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113548197                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36246                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3132.709733                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        225050432                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       225050432                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    476316146                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       476316146                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    476316146                       # number of overall hits
system.cpu1.dcache.overall_hits::total      476316146                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    483605677                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     483605677                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    483605677                       # number of overall misses
system.cpu1.dcache.overall_misses::total    483605677                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 38912526443693                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 38912526443693                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 38912526443693                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 38912526443693                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    959921823                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    959921823                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    959921823                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    959921823                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.503797                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.503797                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.503797                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.503797                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 80463.336752                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 80463.336752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 80463.336752                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 80463.336752                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   9750080115                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2165596                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        196089667                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          38567                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.722559                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    56.151529                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    246641658                       # number of writebacks
system.cpu1.dcache.writebacks::total        246641658                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    236683242                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    236683242                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    236683242                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    236683242                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    246922435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    246922435                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    246922435                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    246922435                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 23619091812506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 23619091812506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 23619091812506                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 23619091812506                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.257232                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.257232                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.257232                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.257232                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95653.891525                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95653.891525                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95653.891525                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95653.891525                       # average overall mshr miss latency
system.cpu1.dcache.replacements             246641437                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    433016189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      433016189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    461553332                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    461553332                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 37588532685500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 37588532685500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    894569521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    894569521                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.515950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.515950                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81439.196902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81439.196902                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    218753573                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    218753573                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    242799759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    242799759                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 23406945506000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 23406945506000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.271415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.271415                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 96404.319355                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 96404.319355                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     43299957                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43299957                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     22052345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     22052345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1323993758193                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1323993758193                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65352302                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65352302                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.337438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.337438                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 60038.683332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 60038.683332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     17929669                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     17929669                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4122676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4122676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 212146306506                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 212146306506                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063084                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 51458.398988                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 51458.398988                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1450                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1450                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     56596500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     56596500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8095                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.179123                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179123                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 39032.068966                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 39032.068966                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1182                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          268                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          268                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       975500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       975500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.033107                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.033107                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3639.925373                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3639.925373                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3960                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3960                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3169                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18124000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18124000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7129                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7129                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.444522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.444522                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5719.154307                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5719.154307                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3169                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14955000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14955000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.444522                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.444522                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4719.154307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4719.154307                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3647                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       490605                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       490605                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  21136701500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  21136701500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       494252                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       494252                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992621                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 43082.931279                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 43082.931279                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       490600                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       490600                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  20646096500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  20646096500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992611                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992611                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 42083.360171                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 42083.360171                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.973418                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          723881463                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247158162                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.928819                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.973418                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999169                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999169                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2168020732                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2168020732                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6857983110000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487138158                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29199435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477724282                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1050022101                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        472993318                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             543                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          625630                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5391                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         631021                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8775102                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8775102                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185869                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486952291                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       448956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    745107577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       108642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    740866108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486531283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19155264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31751821376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4635392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31570829696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63346441728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      1536497503                       # Total snoops (count)
system.tol2bus.snoopTraffic                 835194304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       2031632231                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.222826                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.443000                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             1599801706     78.74%     78.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1              413528723     20.35%     99.10% # Request fanout histogram
system.tol2bus.snoop_fanout::2               15733154      0.77%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::3                2568648      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         2031632231                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       990800460276                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             14.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373684370082                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         224985489                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      371576187678                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          54615909                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           814882                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
