{"hands_on_practices": [{"introduction": "This first practice focuses on a cornerstone of amplifier design: establishing a stable DC operating point, or quiescent point (Q-point). Using the robust voltage-divider biasing method, you will determine the component value needed to center the collector voltage, a critical step for maximizing the potential AC signal swing. This exercise reinforces the fundamentals of DC analysis for BJT circuits [@problem_id:1292154].", "problem": "An electronics engineering student is designing a single-stage pre-amplifier based on a Common-Emitter (CE) configuration. The circuit employs an NPN Bipolar Junction Transistor (BJT). The biasing for the transistor is provided by a standard voltage-divider network consisting of two resistors, $R_1$ and $R_2$, connected between a positive Direct Current (DC) supply voltage, $V_{CC}$, and ground. The junction of $R_1$ and $R_2$ provides the DC bias voltage to the base of the BJT. An emitter resistor, $R_E$, is connected between the emitter terminal and ground to enhance thermal stability. A collector resistor, $R_C$, is connected between the collector terminal and the supply voltage $V_{CC}$.\n\nThe circuit operates with the following parameters:\n- Supply Voltage, $V_{CC} = 15 \\text{ V}$\n- Base Resistor 1, $R_1 = 56 \\text{ k}\\Omega$\n- Base Resistor 2, $R_2 = 12 \\text{ k}\\Omega$\n- Emitter Resistor, $R_E = 1.5 \\text{ k}\\Omega$\n- The BJT has a DC current gain of $\\beta = 120$.\n- The forward-biased base-emitter voltage drop is assumed to be constant at $V_{BE} = 0.7 \\text{ V}$.\n\nTo achieve maximum symmetrical output voltage swing, the quiescent (DC) collector voltage, $V_C$, must be set to exactly half of the supply voltage ($V_C = V_{CC}/2$). Your task is to determine the precise value of the collector resistor $R_C$ required to establish this operating point.\n\nExpress your answer in kilo-ohms (k$\\Omega$), rounded to three significant figures.", "solution": "To bias the base using the divider, replace the network $\\{R_{1},R_{2},V_{CC}\\}$ by its Thevenin equivalent as seen at the base:\n$$\nV_{\\text{TH}}=\\frac{R_{2}}{R_{1}+R_{2}}V_{CC},\\qquad R_{\\text{TH}}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}.\n$$\nLet $V_{B}$ be the DC base voltage. With a fixed junction drop $V_{BE}$ and an emitter resistor $R_{E}$, the emitter voltage is $V_{E}=V_{B}-V_{BE}$ and the emitter current is $I_{E}=V_{E}/R_{E}$. Using $\\beta$, the base and collector currents satisfy $I_{E}=(\\beta+1)I_{B}$ and $I_{C}=\\beta I_{B}=(\\beta/(\\beta+1))I_{E}$. The base current in terms of $V_{B}$ is\n$$\nI_{B}=\\frac{V_{B}-V_{BE}}{R_{E}(\\beta+1)}.\n$$\nApplying KCL at the base node for the Thevenin source loaded by the base:\n$$\n\\frac{V_{\\text{TH}}-V_{B}}{R_{\\text{TH}}}=I_{B}=\\frac{V_{B}-V_{BE}}{R_{E}(\\beta+1)}.\n$$\nSubstitute the given values $V_{CC}=15$, $R_{1}=56\\times 10^{3}$, $R_{2}=12\\times 10^{3}$, $R_{E}=1.5\\times 10^{3}$, $\\beta=120$, $V_{BE}=0.7$. Compute the Thevenin parameters:\n$$\nV_{\\text{TH}}=\\frac{12}{56+12}\\cdot 15=\\frac{45}{17},\\qquad R_{\\text{TH}}=\\frac{56\\times 12}{56+12}\\times 10^{3}=\\frac{168000}{17}.\n$$\nThe KCL equation becomes\n$$\n\\frac{\\frac{45}{17}-V_{B}}{\\frac{168000}{17}}=\\frac{V_{B}-\\frac{7}{10}}{1500\\cdot 121}.\n$$\nMultiplying through and simplifying gives\n$$\n\\frac{45}{17}-V_{B}=\\frac{112}{2057}\\left(V_{B}-\\frac{7}{10}\\right),\n$$\n$$\n2057\\left(\\frac{45}{17}-V_{B}\\right)=112\\left(V_{B}-\\frac{7}{10}\\right),\n$$\n$$\n5445-2057V_{B}=112V_{B}-\\frac{392}{5},\n$$\n$$\n\\frac{27617}{5}=2169\\,V_{B}\\quad\\Rightarrow\\quad V_{B}=\\frac{27617}{10845}.\n$$\nThen\n$$\nV_{E}=V_{B}-V_{BE}=\\frac{27617}{10845}-\\frac{7}{10}=\\frac{40051}{21690},\n$$\n$$\nI_{E}=\\frac{V_{E}}{R_{E}}=\\frac{40051}{21690}\\cdot\\frac{1}{1500}=\\frac{40051}{32535000},\n$$\n$$\nI_{C}=\\frac{\\beta}{\\beta+1}I_{E}=\\frac{120}{121}\\cdot\\frac{40051}{32535000}=\\frac{40051}{32806125}.\n$$\nFor maximum symmetrical swing, set $V_{C}=V_{CC}/2$, and use $V_{C}=V_{CC}-I_{C}R_{C}$ to obtain\n$$\n\\frac{V_{CC}}{2}=V_{CC}-I_{C}R_{C}\\quad\\Rightarrow\\quad I_{C}R_{C}=\\frac{V_{CC}}{2}\\quad\\Rightarrow\\quad R_{C}=\\frac{V_{CC}}{2I_{C}}.\n$$\nWith $V_{CC}=15$ and the $I_{C}$ above,\n$$\nR_{C}=\\frac{15}{2}\\cdot\\frac{32806125}{40051}=\\frac{492091875}{80102}\\ \\text{ohms}\\approx 6143.316\\ \\text{ohms} = 6.143316\\ \\text{k}\\Omega.\n$$\nRounded to three significant figures in kilo-ohms,\n$$\nR_{C}\\approx 6.14\\ \\text{k}\\Omega.\n$$", "answer": "$$\\boxed{6.14}$$", "id": "1292154"}, {"introduction": "Building upon DC analysis, this practice delves into the AC performance of the common-emitter amplifier. You will calculate the maximum symmetrical output voltage swing, which is fundamentally limited by the DC Q-point you learned to establish in the previous practice. This problem bridges the crucial gap between the DC bias conditions and the dynamic AC signal handling capability of the amplifier [@problem_id:1292163].", "problem": "A Bipolar Junction Transistor (BJT) is configured as a Common-Emitter (CE) amplifier using a voltage-divider biasing scheme. The circuit is powered by a DC voltage source $V_{CC} = 15.0$ V. The biasing resistors are $R_1 = 68.0$ k$\\Omega$ and $R_2 = 15.0$ k$\\Omega$. The collector resistor is $R_C = 2.70$ k$\\Omega$, and the emitter resistor is $R_E = 1.00$ k$\\Omega$.\n\nAn AC signal is coupled to the base, and the amplified output is taken from the collector via a coupling capacitor to a load resistor $R_L = 10.0$ k$\\Omega$. A bypass capacitor is placed in parallel with the emitter resistor $R_E$. For the frequency of the AC signal, all capacitors can be considered to have negligible impedance (i.e., they act as short circuits for AC signals and open circuits for DC).\n\nThe transistor has a forward current gain $\\beta = 120$. The base-emitter voltage drop when forward-biased is $V_{BE} = 0.700$ V, and the collector-emitter saturation voltage is $V_{CE,sat} = 0.200$ V. The Early voltage can be assumed to be infinite.\n\nDetermine the maximum symmetrical peak-to-peak output voltage swing for the amplifier. Express your final answer in volts (V), rounded to three significant figures.", "solution": "For DC bias, replace the divider by its Thevenin equivalent:\n$$V_{\\text{th}}=\\frac{V_{CC}R_{2}}{R_{1}+R_{2}},\\quad R_{\\text{th}}=\\frac{R_{1}R_{2}}{R_{1}+R_{2}}.$$\nWith finite $\\beta$ and emitter resistor $R_{E}$, apply KVL from $V_{\\text{th}}$ to ground:\n$$V_{\\text{th}}=I_{B}R_{\\text{th}}+V_{BE}+I_{E}R_{E},\\quad I_{E}=(\\beta+1)I_{B}.$$\nSolving for $I_{B}$,\n$$I_{B}=\\frac{V_{\\text{th}}-V_{BE}}{R_{\\text{th}}+(\\beta+1)R_{E}}.$$\nThen\n$$I_{C,Q}=\\beta I_{B},\\quad V_{E}=I_{E}R_{E}=(\\beta+1)I_{B}R_{E},\\quad V_{C,Q}=V_{CC}-I_{C,Q}R_{C}.$$\n\nFor AC, the emitter is at AC ground (bypass capacitor short) and the collector is loaded by $R_{C}\\parallel R_{L}$:\n$$R_{L,\\text{ac}}=R_{C}\\parallel R_{L}=\\frac{R_{C}R_{L}}{R_{C}+R_{L}}.$$\nThe maximum positive (upward) collector voltage swing before cutoff is set by $i_{c}$ decreasing to $-I_{C,Q}$, giving\n$$\\Delta V_{+}=I_{C,Q}R_{L,\\text{ac}},$$\nwhich must also not exceed $V_{CC}-V_{C,Q}$. The maximum negative (downward) swing before saturation is when\n$$V_{C,\\min}=V_{E}+V_{CE,\\text{sat}},\\quad \\Delta V_{-}=V_{C,Q}-V_{C,\\min}=V_{C,Q}-\\left(V_{E}+V_{CE,\\text{sat}}\\right).$$\nThus the largest symmetrical peak-to-peak swing is\n$$V_{o,pp,\\max}=2\\min\\left(\\Delta V_{+},\\,\\Delta V_{-}\\right).$$\n\nNow substitute the given values:\n$$V_{CC}=15.0\\ \\text{V},\\ R_{1}=68.0\\times 10^{3}\\ \\Omega,\\ R_{2}=15.0\\times 10^{3}\\ \\Omega,$$\n$$R_{C}=2.70\\times 10^{3}\\ \\Omega,\\ R_{E}=1.00\\times 10^{3}\\ \\Omega,\\ R_{L}=10.0\\times 10^{3}\\ \\Omega,$$\n$$\\beta=120,\\ V_{BE}=0.700\\ \\text{V},\\ V_{CE,\\text{sat}}=0.200\\ \\text{V}.$$\nCompute the Thevenin quantities:\n$$V_{\\text{th}}=\\frac{15.0\\times 15.0}{68.0+15.0}\\ \\text{V}=2.710843371\\ \\text{V},\\quad R_{\\text{th}}=\\frac{68.0\\times 15.0}{68.0+15.0}\\times 10^{3}\\ \\Omega=1.22891566265\\times 10^{4}\\ \\Omega.$$\nThen\n$$I_{B}=\\frac{2.710843371-0.700}{1.22891566265\\times 10^{4}+121\\times 10^{3}}\\ \\text{A}=1.508\\times 10^{-5}\\ \\text{A},$$\n$$I_{C,Q}=\\beta I_{B}\\approx 1.8109\\times 10^{-3}\\ \\text{A},\\quad I_{E}=(\\beta+1)I_{B}\\approx 1.8260\\times 10^{-3}\\ \\text{A},$$\n$$V_{E}=I_{E}R_{E}\\approx 1.8260\\ \\text{V},\\quad V_{C,Q}=15.0-I_{C,Q}R_{C}\\approx 10.1105\\ \\text{V}.$$\nThe AC load is\n$$R_{L,\\text{ac}}=R_{C}\\parallel R_{L}=\\frac{2.70\\times 10^{3}\\cdot 10.0\\times 10^{3}}{2.70\\times 10^{3}+10.0\\times 10^{3}}\\ \\Omega=2.125984252\\times 10^{3}\\ \\Omega.$$\nHence\n$$\\Delta V_{+}=I_{C,Q}R_{L,\\text{ac}}\\approx (1.8109\\times 10^{-3})(2.125984252\\times 10^{3})\\ \\text{V}\\approx 3.84997\\ \\text{V},$$\n$$\\Delta V_{-}=V_{C,Q}-\\left(V_{E}+V_{CE,\\text{sat}}\\right)\\approx 10.1105-(1.8260+0.200)\\ \\text{V}\\approx 8.0846\\ \\text{V},$$\nand $V_{CC}-V_{C,Q}\\approx 4.8895\\ \\text{V}$, so the cutoff constraint is $\\Delta V_{+}$.\n\nTherefore,\n$$V_{o,pp,\\max}=2\\,\\Delta V_{+}\\approx 2\\times 3.84997\\ \\text{V}\\approx 7.70\\ \\text{V}\\ \\text{(to three significant figures)}.$$", "answer": "$$\\boxed{7.70}$$", "id": "1292163"}, {"introduction": "Moving from design to diagnosis, this practice challenges your conceptual understanding of the amplifier's operation. By analyzing a common symptom—an incorrect DC voltage reading—you will deduce the most likely component failure in the circuit. This type of diagnostic reasoning is a vital skill for any electronics technician or engineer when troubleshooting real-world circuits [@problem_id:1292181].", "problem": "A technician is testing a common-emitter (CE) amplifier circuit that uses a standard voltage-divider biasing configuration. The circuit is constructed with an NPN Bipolar Junction Transistor (BJT) and is powered by a single DC supply voltage, $V_{CC}$. The biasing network consists of two resistors, $R_1$ connected between $V_{CC}$ and the base, and $R_2$ connected between the base and ground. The collector circuit includes a resistor $R_C$ connected between $V_{CC}$ and the collector, and the emitter is connected to ground via a resistor $R_E$.\n\nDuring a routine DC analysis of the circuit, the technician measures the voltage at the collector terminal with respect to ground, $V_C$, and finds that its value is nearly equal to the supply voltage $V_{CC}$. Assuming the power supply is functioning correctly and all connections on the circuit board are sound, which of the following faults is the most likely cause of this observation?\n\nA. The collector resistor, $R_C$, has failed and is now a short circuit.\n\nB. The biasing resistor connected between the base and ground, $R_2$, has failed and is now an open circuit.\n\nC. The biasing resistor connected between $V_{CC}$ and the base, $R_1$, has failed and is now an open circuit.\n\nD. The emitter resistor, $R_E$, has failed and is now a short circuit.\n\nE. The transistor has failed with a short circuit between its collector and emitter terminals.", "solution": "Let the collector voltage be written from the collector loop as\n$$\nV_{C} = V_{CC} - I_{C} R_{C}.\n$$\nThe observation $V_{C} \\approx V_{CC}$ implies\n$$\nI_{C} R_{C} \\approx 0,\n$$\nwhich can occur if either $I_{C} \\approx 0$ (transistor effectively off or collector path open) or $R_{C} \\approx 0$ (collector resistor shorted).\n\nAnalyze each listed fault against this condition and the expected bias effects:\n\n- Option A ($R_{C}$ short): If $R_{C} \\to 0$, then $V_{C} = V_{CC} - I_{C}\\cdot 0 = V_{CC}$ regardless of $I_{C}$. However, with the usual voltage-divider bias still applying base drive, $I_{C}$ would generally not be near zero; instead, the transistor could conduct heavily. The measured symptom $V_{C} \\approx V_{CC}$ in routine DC testing is more simply and typically explained by $I_{C} \\approx 0$ rather than $R_{C} \\to 0$.\n\n- Option B ($R_{2}$ open): With $R_{2}$ open, the base is pulled up through $R_{1}$ so $V_{B} \\approx V_{CC}$, giving $V_{BE} > 0$ and driving a large $I_{B}$ and hence a large $I_{C} \\approx \\beta I_{B}$. This would make $I_{C}R_{C}$ large and thus $V_{C}$ small, not near $V_{CC}$. Therefore, B is inconsistent.\n\n- Option C ($R_{1}$ open): With $R_{1}$ open, the base is pulled to ground through $R_{2}$ so $V_{B} \\approx 0$, hence $V_{BE} \\approx 0$, $I_{B} \\approx 0$, and thus $I_{C} \\approx 0$. From $V_{C} = V_{CC} - I_{C}R_{C}$, this yields $V_{C} \\approx V_{CC}$. This matches the observation directly.\n\n- Option D ($R_{E}$ short): Shorting $R_{E}$ removes emitter degeneration, increasing $V_{BE}$ for the same divider voltage and thereby increasing $I_{C}$. That would decrease $V_{C}$, not raise it toward $V_{CC}$.\n\n- Option E (collector-emitter short in the transistor): A collector-emitter short forces the collector near ground, giving $V_{C} \\approx 0$, opposite to the observation.\n\nAmong the given choices, the fault that most naturally yields $I_{C} \\approx 0$ and hence $V_{C} \\approx V_{CC}$ is $R_{1}$ open. Therefore, the most likely cause is option C.", "answer": "$$\\boxed{C}$$", "id": "1292181"}]}