Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Dec 11 17:10:27 2017
| Host         : eecs-digital-20 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TP_Top_timing_summary_routed.rpt -rpx TP_Top_timing_summary_routed.rpx
| Design       : TP_Top
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14015 register/latch pins with no clock driven by root clock pin: JB_IN[0] (HIGH)

 There are 220 register/latch pins with no clock driven by root clock pin: clockgen/clock_25mhz_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: image_process_1/clockgen/clock_25mhz_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 127434 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.422        0.000                      0                 4559        0.105        0.000                      0                 4559        4.500        0.000                       0                  3858  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.422        0.000                      0                 4559        0.105        0.000                      0                 4559        4.500        0.000                       0                  3858  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (required time - arrival time)
  Source:                 image_process_1/state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[376][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 0.438ns (4.595%)  route 9.095ns (95.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 14.119 - 10.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.447     4.378    image_process_1/CLK100MHZ
    SLICE_X3Y161         FDRE                                         r  image_process_1/state_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.341     4.719 r  image_process_1/state_reg[2]_rep__2/Q
                         net (fo=126, routed)         9.095    13.814    image_process_1/erosion_bram/state_reg[2]_rep__2
    SLICE_X7Y195         LUT5 (Prop_lut5_I1_O)        0.097    13.911 r  image_process_1/erosion_bram/eroded[376][2]_i_1/O
                         net (fo=1, routed)           0.000    13.911    image_process_1/erosion_bram_n_913
    SLICE_X7Y195         FDRE                                         r  image_process_1/eroded_reg[376][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.341    14.119    image_process_1/CLK100MHZ
    SLICE_X7Y195         FDRE                                         r  image_process_1/eroded_reg[376][2]/C
                         clock pessimism              0.219    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X7Y195         FDRE (Setup_fdre_C_D)        0.030    14.333    image_process_1/eroded_reg[376][2]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -13.911    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 image_process_1/state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[333][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.528ns  (logic 0.438ns (4.597%)  route 9.090ns (95.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 14.119 - 10.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.447     4.378    image_process_1/CLK100MHZ
    SLICE_X3Y161         FDRE                                         r  image_process_1/state_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.341     4.719 r  image_process_1/state_reg[2]_rep__2/Q
                         net (fo=126, routed)         9.090    13.809    image_process_1/erosion_bram/state_reg[2]_rep__2
    SLICE_X5Y195         LUT5 (Prop_lut5_I1_O)        0.097    13.906 r  image_process_1/erosion_bram/eroded[333][2]_i_1/O
                         net (fo=1, routed)           0.000    13.906    image_process_1/erosion_bram_n_932
    SLICE_X5Y195         FDRE                                         r  image_process_1/eroded_reg[333][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.341    14.119    image_process_1/CLK100MHZ
    SLICE_X5Y195         FDRE                                         r  image_process_1/eroded_reg[333][2]/C
                         clock pessimism              0.219    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X5Y195         FDRE (Setup_fdre_C_D)        0.030    14.333    image_process_1/eroded_reg[333][2]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -13.906    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 image_process_1/state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[351][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 0.438ns (4.608%)  route 9.067ns (95.392%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 14.119 - 10.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.447     4.378    image_process_1/CLK100MHZ
    SLICE_X3Y161         FDRE                                         r  image_process_1/state_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.341     4.719 r  image_process_1/state_reg[2]_rep__2/Q
                         net (fo=126, routed)         9.067    13.787    image_process_1/erosion_bram/state_reg[2]_rep__2
    SLICE_X4Y198         LUT5 (Prop_lut5_I1_O)        0.097    13.884 r  image_process_1/erosion_bram/eroded[351][2]_i_1/O
                         net (fo=1, routed)           0.000    13.884    image_process_1/erosion_bram_n_922
    SLICE_X4Y198         FDRE                                         r  image_process_1/eroded_reg[351][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.341    14.119    image_process_1/CLK100MHZ
    SLICE_X4Y198         FDRE                                         r  image_process_1/eroded_reg[351][2]/C
                         clock pessimism              0.219    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X4Y198         FDRE (Setup_fdre_C_D)        0.030    14.333    image_process_1/eroded_reg[351][2]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -13.884    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.454ns  (required time - arrival time)
  Source:                 image_process_1/state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[335][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 0.438ns (4.613%)  route 9.058ns (95.387%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 14.114 - 10.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.447     4.378    image_process_1/CLK100MHZ
    SLICE_X3Y161         FDRE                                         r  image_process_1/state_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.341     4.719 r  image_process_1/state_reg[2]_rep__2/Q
                         net (fo=126, routed)         9.058    13.777    image_process_1/erosion_bram/state_reg[2]_rep__2
    SLICE_X7Y185         LUT5 (Prop_lut5_I1_O)        0.097    13.874 r  image_process_1/erosion_bram/eroded[335][2]_i_1/O
                         net (fo=1, routed)           0.000    13.874    image_process_1/erosion_bram_n_931
    SLICE_X7Y185         FDRE                                         r  image_process_1/eroded_reg[335][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.336    14.114    image_process_1/CLK100MHZ
    SLICE_X7Y185         FDRE                                         r  image_process_1/eroded_reg[335][2]/C
                         clock pessimism              0.219    14.333    
                         clock uncertainty           -0.035    14.298    
    SLICE_X7Y185         FDRE (Setup_fdre_C_D)        0.030    14.328    image_process_1/eroded_reg[335][2]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.492ns  (required time - arrival time)
  Source:                 image_process_1/state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[347][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.501ns  (logic 0.438ns (4.610%)  route 9.063ns (95.390%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 14.119 - 10.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.447     4.378    image_process_1/CLK100MHZ
    SLICE_X3Y161         FDRE                                         r  image_process_1/state_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.341     4.719 r  image_process_1/state_reg[2]_rep__2/Q
                         net (fo=126, routed)         9.063    13.783    image_process_1/erosion_bram/state_reg[2]_rep__2
    SLICE_X6Y197         LUT5 (Prop_lut5_I1_O)        0.097    13.880 r  image_process_1/erosion_bram/eroded[347][2]_i_1/O
                         net (fo=1, routed)           0.000    13.880    image_process_1/erosion_bram_n_925
    SLICE_X6Y197         FDRE                                         r  image_process_1/eroded_reg[347][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.341    14.119    image_process_1/CLK100MHZ
    SLICE_X6Y197         FDRE                                         r  image_process_1/eroded_reg[347][2]/C
                         clock pessimism              0.219    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X6Y197         FDRE (Setup_fdre_C_D)        0.069    14.372    image_process_1/eroded_reg[347][2]
  -------------------------------------------------------------------
                         required time                         14.372    
                         arrival time                         -13.880    
  -------------------------------------------------------------------
                         slack                                  0.492    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 image_process_1/state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[379][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 0.438ns (4.636%)  route 9.009ns (95.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 14.119 - 10.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.447     4.378    image_process_1/CLK100MHZ
    SLICE_X3Y161         FDRE                                         r  image_process_1/state_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.341     4.719 r  image_process_1/state_reg[2]_rep__2/Q
                         net (fo=126, routed)         9.009    13.728    image_process_1/erosion_bram/state_reg[2]_rep__2
    SLICE_X5Y197         LUT5 (Prop_lut5_I1_O)        0.097    13.825 r  image_process_1/erosion_bram/eroded[379][2]_i_1/O
                         net (fo=1, routed)           0.000    13.825    image_process_1/erosion_bram_n_910
    SLICE_X5Y197         FDRE                                         r  image_process_1/eroded_reg[379][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.341    14.119    image_process_1/CLK100MHZ
    SLICE_X5Y197         FDRE                                         r  image_process_1/eroded_reg[379][2]/C
                         clock pessimism              0.219    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X5Y197         FDRE (Setup_fdre_C_D)        0.030    14.333    image_process_1/eroded_reg[379][2]
  -------------------------------------------------------------------
                         required time                         14.333    
                         arrival time                         -13.825    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 image_process_1/frame_division/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_bram/dout_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.236ns  (logic 1.880ns (20.355%)  route 7.356ns (79.645%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 13.906 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.223     4.154    image_process_1/frame_division/CLK100MHZ
    SLICE_X47Y138        FDRE                                         r  image_process_1/frame_division/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.341     4.495 r  image_process_1/frame_division/hcount_reg[1]/Q
                         net (fo=4585, routed)        3.383     7.878    binary_bram/mem_reg_116736_116863_0_0/DPRA1
    SLICE_X74Y53         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     7.975 r  binary_bram/mem_reg_116736_116863_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     7.975    binary_bram/mem_reg_116736_116863_0_0/DPO1
    SLICE_X74Y53         MUXF7 (Prop_muxf7_I1_O)      0.160     8.135 r  binary_bram/mem_reg_116736_116863_0_0/F7.DP/O
                         net (fo=1, routed)           0.651     8.785    binary_bram/mem_reg_116736_116863_0_0_n_0
    SLICE_X72Y68         LUT6 (Prop_lut6_I5_O)        0.215     9.000 r  binary_bram/dout[0]_i_572/O
                         net (fo=1, routed)           0.000     9.000    binary_bram/dout[0]_i_572_n_0
    SLICE_X72Y68         MUXF7 (Prop_muxf7_I0_O)      0.181     9.181 r  binary_bram/dout_reg[0]_i_424/O
                         net (fo=1, routed)           0.000     9.181    binary_bram/dout_reg[0]_i_424_n_0
    SLICE_X72Y68         MUXF8 (Prop_muxf8_I0_O)      0.076     9.257 r  binary_bram/dout_reg[0]_i_222/O
                         net (fo=1, routed)           1.041    10.299    binary_bram/dout_reg[0]_i_222_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I3_O)        0.239    10.538 r  binary_bram/dout[0]_i_102/O
                         net (fo=1, routed)           0.000    10.538    binary_bram/dout[0]_i_102_n_0
    SLICE_X67Y80         MUXF7 (Prop_muxf7_I0_O)      0.163    10.701 r  binary_bram/dout_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    10.701    binary_bram/dout_reg[0]_i_37_n_0
    SLICE_X67Y80         MUXF8 (Prop_muxf8_I1_O)      0.072    10.773 r  binary_bram/dout_reg[0]_i_12/O
                         net (fo=1, routed)           1.885    12.657    binary_bram/dout_reg[0]_i_12_n_0
    SLICE_X39Y143        LUT6 (Prop_lut6_I0_O)        0.239    12.896 r  binary_bram/dout[0]_i_4/O
                         net (fo=13, routed)          0.397    13.293    image_process_1/frame_division/vcount_reg[8]_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.097    13.390 r  image_process_1/frame_division/dout[0]_rep_i_1/O
                         net (fo=1, routed)           0.000    13.390    binary_bram/vcount_reg[0]
    SLICE_X40Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.128    13.906    binary_bram/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep/C
                         clock pessimism              0.212    14.118    
                         clock uncertainty           -0.035    14.083    
    SLICE_X40Y143        FDRE (Setup_fdre_C_D)        0.033    14.116    binary_bram/dout_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.116    
                         arrival time                         -13.390    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 image_process_1/frame_division/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_bram/dout_reg[0]_rep__9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.237ns  (logic 1.798ns (19.465%)  route 7.439ns (80.535%))
  Logic Levels:           9  (LUT6=4 MUXF7=3 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 13.908 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.223     4.154    image_process_1/frame_division/CLK100MHZ
    SLICE_X47Y138        FDRE                                         r  image_process_1/frame_division/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.341     4.495 r  image_process_1/frame_division/hcount_reg[1]/Q
                         net (fo=4585, routed)        2.822     7.317    binary_bram/mem_reg_186496_186623_0_0/DPRA1
    SLICE_X70Y88         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     7.414 r  binary_bram/mem_reg_186496_186623_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     7.414    binary_bram/mem_reg_186496_186623_0_0/DPO1
    SLICE_X70Y88         MUXF7 (Prop_muxf7_I1_O)      0.160     7.574 r  binary_bram/mem_reg_186496_186623_0_0/F7.DP/O
                         net (fo=1, routed)           0.912     8.486    binary_bram/mem_reg_186496_186623_0_0_n_0
    SLICE_X79Y90         LUT6 (Prop_lut6_I3_O)        0.215     8.701 r  binary_bram/dout[0]_i_276/O
                         net (fo=1, routed)           0.000     8.701    binary_bram/dout[0]_i_276_n_0
    SLICE_X79Y90         MUXF7 (Prop_muxf7_I0_O)      0.181     8.882 r  binary_bram/dout_reg[0]_i_148/O
                         net (fo=1, routed)           0.000     8.882    binary_bram/dout_reg[0]_i_148_n_0
    SLICE_X79Y90         MUXF8 (Prop_muxf8_I0_O)      0.076     8.958 r  binary_bram/dout_reg[0]_i_68/O
                         net (fo=1, routed)           0.907     9.865    binary_bram/dout_reg[0]_i_68_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.239    10.104 r  binary_bram/dout[0]_i_28/O
                         net (fo=1, routed)           0.000    10.104    binary_bram/dout[0]_i_28_n_0
    SLICE_X63Y93         MUXF7 (Prop_muxf7_I0_O)      0.163    10.267 r  binary_bram/dout_reg[0]_i_8/O
                         net (fo=1, routed)           1.509    11.776    binary_bram/dout_reg[0]_i_8_n_0
    SLICE_X63Y133        LUT6 (Prop_lut6_I0_O)        0.229    12.005 r  binary_bram/dout[0]_i_3/O
                         net (fo=13, routed)          1.289    13.294    image_process_1/frame_division/vcount_reg[0]_0
    SLICE_X36Y143        LUT6 (Prop_lut6_I3_O)        0.097    13.391 r  image_process_1/frame_division/dout[0]_rep__9_i_1/O
                         net (fo=1, routed)           0.000    13.391    binary_bram/vcount_reg[0]_9
    SLICE_X36Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep__9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.130    13.908    binary_bram/CLK100MHZ_IBUF_BUFG
    SLICE_X36Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep__9/C
                         clock pessimism              0.212    14.120    
                         clock uncertainty           -0.035    14.085    
    SLICE_X36Y143        FDRE (Setup_fdre_C_D)        0.032    14.117    binary_bram/dout_reg[0]_rep__9
  -------------------------------------------------------------------
                         required time                         14.117    
                         arrival time                         -13.391    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 image_process_1/frame_division/hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_bram/dout_reg[0]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 1.880ns (20.367%)  route 7.351ns (79.633%))
  Logic Levels:           10  (LUT6=4 MUXF7=3 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 13.906 - 10.000 ) 
    Source Clock Delay      (SCD):    4.154ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.223     4.154    image_process_1/frame_division/CLK100MHZ
    SLICE_X47Y138        FDRE                                         r  image_process_1/frame_division/hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y138        FDRE (Prop_fdre_C_Q)         0.341     4.495 r  image_process_1/frame_division/hcount_reg[1]/Q
                         net (fo=4585, routed)        3.383     7.878    binary_bram/mem_reg_116736_116863_0_0/DPRA1
    SLICE_X74Y53         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.097     7.975 r  binary_bram/mem_reg_116736_116863_0_0/DP.HIGH/O
                         net (fo=1, routed)           0.000     7.975    binary_bram/mem_reg_116736_116863_0_0/DPO1
    SLICE_X74Y53         MUXF7 (Prop_muxf7_I1_O)      0.160     8.135 r  binary_bram/mem_reg_116736_116863_0_0/F7.DP/O
                         net (fo=1, routed)           0.651     8.785    binary_bram/mem_reg_116736_116863_0_0_n_0
    SLICE_X72Y68         LUT6 (Prop_lut6_I5_O)        0.215     9.000 r  binary_bram/dout[0]_i_572/O
                         net (fo=1, routed)           0.000     9.000    binary_bram/dout[0]_i_572_n_0
    SLICE_X72Y68         MUXF7 (Prop_muxf7_I0_O)      0.181     9.181 r  binary_bram/dout_reg[0]_i_424/O
                         net (fo=1, routed)           0.000     9.181    binary_bram/dout_reg[0]_i_424_n_0
    SLICE_X72Y68         MUXF8 (Prop_muxf8_I0_O)      0.076     9.257 r  binary_bram/dout_reg[0]_i_222/O
                         net (fo=1, routed)           1.041    10.299    binary_bram/dout_reg[0]_i_222_n_0
    SLICE_X67Y80         LUT6 (Prop_lut6_I3_O)        0.239    10.538 r  binary_bram/dout[0]_i_102/O
                         net (fo=1, routed)           0.000    10.538    binary_bram/dout[0]_i_102_n_0
    SLICE_X67Y80         MUXF7 (Prop_muxf7_I0_O)      0.163    10.701 r  binary_bram/dout_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    10.701    binary_bram/dout_reg[0]_i_37_n_0
    SLICE_X67Y80         MUXF8 (Prop_muxf8_I1_O)      0.072    10.773 r  binary_bram/dout_reg[0]_i_12/O
                         net (fo=1, routed)           1.885    12.657    binary_bram/dout_reg[0]_i_12_n_0
    SLICE_X39Y143        LUT6 (Prop_lut6_I0_O)        0.239    12.896 r  binary_bram/dout[0]_i_4/O
                         net (fo=13, routed)          0.391    13.287    image_process_1/frame_division/vcount_reg[8]_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I5_O)        0.097    13.384 r  image_process_1/frame_division/dout[0]_rep__4_i_1/O
                         net (fo=1, routed)           0.000    13.384    binary_bram/vcount_reg[0]_4
    SLICE_X40Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.128    13.906    binary_bram/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep__4/C
                         clock pessimism              0.212    14.118    
                         clock uncertainty           -0.035    14.083    
    SLICE_X40Y143        FDRE (Setup_fdre_C_D)        0.032    14.115    binary_bram/dout_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         14.115    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.734ns  (required time - arrival time)
  Source:                 image_process_1/state_reg[2]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[288][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.215ns  (logic 0.438ns (4.753%)  route 8.777ns (95.247%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 14.114 - 10.000 ) 
    Source Clock Delay      (SCD):    4.378ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076     2.931 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.447     4.378    image_process_1/CLK100MHZ
    SLICE_X3Y161         FDRE                                         r  image_process_1/state_reg[2]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y161         FDRE (Prop_fdre_C_Q)         0.341     4.719 r  image_process_1/state_reg[2]_rep__2/Q
                         net (fo=126, routed)         8.777    13.497    image_process_1/erosion_bram/state_reg[2]_rep__2
    SLICE_X4Y185         LUT5 (Prop_lut5_I1_O)        0.097    13.594 r  image_process_1/erosion_bram/eroded[288][2]_i_1/O
                         net (fo=1, routed)           0.000    13.594    image_process_1/erosion_bram_n_955
    SLICE_X4Y185         FDRE                                         r  image_process_1/eroded_reg[288][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    12.778 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        1.336    14.114    image_process_1/CLK100MHZ
    SLICE_X4Y185         FDRE                                         r  image_process_1/eroded_reg[288][2]/C
                         clock pessimism              0.219    14.333    
                         clock uncertainty           -0.035    14.298    
    SLICE_X4Y185         FDRE (Setup_fdre_C_D)        0.030    14.328    image_process_1/eroded_reg[288][2]
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                  0.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 image_process_1/frame_reg[162][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/frame_reg[162][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.186ns (40.509%)  route 0.273ns (59.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.641     1.561    image_process_1/CLK100MHZ
    SLICE_X49Y190        FDRE                                         r  image_process_1/frame_reg[162][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y190        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  image_process_1/frame_reg[162][1]/Q
                         net (fo=4, routed)           0.273     1.975    image_process_1/frame_division/frame_reg[162][1]_0
    SLICE_X55Y190        LUT6 (Prop_lut6_I5_O)        0.045     2.020 r  image_process_1/frame_division/frame[162][0]_i_1/O
                         net (fo=1, routed)           0.000     2.020    image_process_1/frame_division_n_1716
    SLICE_X55Y190        FDRE                                         r  image_process_1/frame_reg[162][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.913     2.078    image_process_1/CLK100MHZ
    SLICE_X55Y190        FDRE                                         r  image_process_1/frame_reg[162][0]/C
                         clock pessimism             -0.255     1.824    
    SLICE_X55Y190        FDRE (Hold_fdre_C_D)         0.091     1.915    image_process_1/frame_reg[162][0]
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 image_process_1/next_row_reg[314]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/frame_reg[314][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.144%)  route 0.065ns (25.856%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.647     1.567    image_process_1/CLK100MHZ
    SLICE_X15Y186        FDRE                                         r  image_process_1/next_row_reg[314]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y186        FDRE (Prop_fdre_C_Q)         0.141     1.708 r  image_process_1/next_row_reg[314]/Q
                         net (fo=3, routed)           0.065     1.773    image_process_1/frame_division/next_row_reg[314]_0
    SLICE_X14Y186        LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  image_process_1/frame_division/frame[314][2]_i_1/O
                         net (fo=1, routed)           0.000     1.818    image_process_1/frame_division_n_2584
    SLICE_X14Y186        FDRE                                         r  image_process_1/frame_reg[314][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.921     2.086    image_process_1/CLK100MHZ
    SLICE_X14Y186        FDRE                                         r  image_process_1/frame_reg[314][2]/C
                         clock pessimism             -0.506     1.580    
    SLICE_X14Y186        FDRE (Hold_fdre_C_D)         0.120     1.700    image_process_1/frame_reg[314][2]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 binary_bram/dout_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/frame_reg[246][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.186ns (31.982%)  route 0.396ns (68.018%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.562     1.481    binary_bram/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  binary_bram/dout_reg[0]_rep__4/Q
                         net (fo=127, routed)         0.396     2.018    image_process_1/frame_division/dout_reg[0]_rep__4_0
    SLICE_X41Y156        LUT6 (Prop_lut6_I4_O)        0.045     2.063 r  image_process_1/frame_division/frame[246][0]_i_1/O
                         net (fo=1, routed)           0.000     2.063    image_process_1/frame_division_n_1657
    SLICE_X41Y156        FDRE                                         r  image_process_1/frame_reg[246][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.920     2.085    image_process_1/CLK100MHZ
    SLICE_X41Y156        FDRE                                         r  image_process_1/frame_reg[246][0]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X41Y156        FDRE (Hold_fdre_C_D)         0.092     1.927    image_process_1/frame_reg[246][0]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 binary_bram/dout_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/frame_reg[241][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.927%)  route 0.397ns (68.073%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.562     1.481    binary_bram/CLK100MHZ_IBUF_BUFG
    SLICE_X40Y143        FDRE                                         r  binary_bram/dout_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  binary_bram/dout_reg[0]_rep__4/Q
                         net (fo=127, routed)         0.397     2.019    image_process_1/frame_division/dout_reg[0]_rep__4_0
    SLICE_X41Y156        LUT6 (Prop_lut6_I4_O)        0.045     2.064 r  image_process_1/frame_division/frame[241][0]_i_1/O
                         net (fo=1, routed)           0.000     2.064    image_process_1/frame_division_n_1660
    SLICE_X41Y156        FDRE                                         r  image_process_1/frame_reg[241][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.920     2.085    image_process_1/CLK100MHZ
    SLICE_X41Y156        FDRE                                         r  image_process_1/frame_reg[241][0]/C
                         clock pessimism             -0.250     1.835    
    SLICE_X41Y156        FDRE (Hold_fdre_C_D)         0.091     1.926    image_process_1/frame_reg[241][0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 image_process_1/next_row_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[20][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.116%)  route 0.065ns (25.884%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.641     1.561    image_process_1/CLK100MHZ
    SLICE_X41Y162        FDRE                                         r  image_process_1/next_row_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y162        FDRE (Prop_fdre_C_Q)         0.141     1.702 r  image_process_1/next_row_reg[20]/Q
                         net (fo=3, routed)           0.065     1.767    image_process_1/erosion_bram/next_row_reg[20]
    SLICE_X40Y162        LUT5 (Prop_lut5_I2_O)        0.045     1.812 r  image_process_1/erosion_bram/eroded[20][2]_i_1/O
                         net (fo=1, routed)           0.000     1.812    image_process_1/erosion_bram_n_536
    SLICE_X40Y162        FDRE                                         r  image_process_1/eroded_reg[20][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.916     2.081    image_process_1/CLK100MHZ
    SLICE_X40Y162        FDRE                                         r  image_process_1/eroded_reg[20][2]/C
                         clock pessimism             -0.507     1.574    
    SLICE_X40Y162        FDRE (Hold_fdre_C_D)         0.091     1.665    image_process_1/eroded_reg[20][2]
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 image_process_1/touch_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gesture_1/touch_active_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.817%)  route 0.073ns (28.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.660     1.580    image_process_1/CLK100MHZ
    SLICE_X72Y164        FDRE                                         r  image_process_1/touch_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y164        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  image_process_1/touch_ready_reg/Q
                         net (fo=7, routed)           0.073     1.794    gesture_1/touch_ready
    SLICE_X73Y164        LUT5 (Prop_lut5_I3_O)        0.045     1.839 r  gesture_1/touch_active_i_1/O
                         net (fo=1, routed)           0.000     1.839    gesture_1/touch_active_i_1_n_0
    SLICE_X73Y164        FDRE                                         r  gesture_1/touch_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.935     2.100    gesture_1/CLK100MHZ
    SLICE_X73Y164        FDRE                                         r  gesture_1/touch_active_reg/C
                         clock pessimism             -0.507     1.593    
    SLICE_X73Y164        FDRE (Hold_fdre_C_D)         0.092     1.685    gesture_1/touch_active_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 image_process_1/next_row_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[81][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.043%)  route 0.076ns (28.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.645     1.565    image_process_1/CLK100MHZ
    SLICE_X69Y197        FDRE                                         r  image_process_1/next_row_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y197        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  image_process_1/next_row_reg[81]/Q
                         net (fo=3, routed)           0.076     1.782    image_process_1/erosion_bram/next_row_reg[81]
    SLICE_X68Y197        LUT5 (Prop_lut5_I2_O)        0.045     1.827 r  image_process_1/erosion_bram/eroded[81][2]_i_1/O
                         net (fo=1, routed)           0.000     1.827    image_process_1/erosion_bram_n_1095
    SLICE_X68Y197        FDRE                                         r  image_process_1/eroded_reg[81][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.921     2.086    image_process_1/CLK100MHZ
    SLICE_X68Y197        FDRE                                         r  image_process_1/eroded_reg[81][2]/C
                         clock pessimism             -0.508     1.578    
    SLICE_X68Y197        FDRE (Hold_fdre_C_D)         0.092     1.670    image_process_1/eroded_reg[81][2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 image_process_1/next_row_reg[80]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[80][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.988%)  route 0.076ns (29.012%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.563ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.643     1.563    image_process_1/CLK100MHZ
    SLICE_X41Y192        FDRE                                         r  image_process_1/next_row_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y192        FDRE (Prop_fdre_C_Q)         0.141     1.704 r  image_process_1/next_row_reg[80]/Q
                         net (fo=3, routed)           0.076     1.780    image_process_1/erosion_bram/next_row_reg[80]
    SLICE_X40Y192        LUT6 (Prop_lut6_I2_O)        0.045     1.825 r  image_process_1/erosion_bram/eroded[80][2]_i_1/O
                         net (fo=1, routed)           0.000     1.825    image_process_1/erosion_bram_n_99
    SLICE_X40Y192        FDRE                                         r  image_process_1/eroded_reg[80][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.919     2.084    image_process_1/CLK100MHZ
    SLICE_X40Y192        FDRE                                         r  image_process_1/eroded_reg[80][2]/C
                         clock pessimism             -0.508     1.576    
    SLICE_X40Y192        FDRE (Hold_fdre_C_D)         0.092     1.668    image_process_1/eroded_reg[80][2]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 image_process_1/eroded_reg[203][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[203][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.186ns (35.861%)  route 0.333ns (64.139%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.082ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.638     1.558    image_process_1/CLK100MHZ
    SLICE_X52Y189        FDRE                                         r  image_process_1/eroded_reg[203][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y189        FDRE (Prop_fdre_C_Q)         0.141     1.699 r  image_process_1/eroded_reg[203][2]/Q
                         net (fo=5, routed)           0.333     2.031    image_process_1/erosion_bram/eroded_reg[203][2]_0
    SLICE_X43Y189        LUT5 (Prop_lut5_I2_O)        0.045     2.076 r  image_process_1/erosion_bram/eroded[203][1]_i_1/O
                         net (fo=1, routed)           0.000     2.076    image_process_1/erosion_bram_n_698
    SLICE_X43Y189        FDRE                                         r  image_process_1/eroded_reg[203][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.917     2.082    image_process_1/CLK100MHZ
    SLICE_X43Y189        FDRE                                         r  image_process_1/eroded_reg[203][1]/C
                         clock pessimism             -0.255     1.828    
    SLICE_X43Y189        FDRE (Hold_fdre_C_D)         0.091     1.919    image_process_1/eroded_reg[203][1]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 image_process_1/next_row_reg[401]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_process_1/eroded_reg[401][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.880%)  route 0.076ns (29.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.649     1.569    image_process_1/CLK100MHZ
    SLICE_X21Y158        FDRE                                         r  image_process_1/next_row_reg[401]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y158        FDRE (Prop_fdre_C_Q)         0.141     1.710 r  image_process_1/next_row_reg[401]/Q
                         net (fo=3, routed)           0.076     1.786    image_process_1/erosion_bram/next_row_reg[401]
    SLICE_X20Y158        LUT5 (Prop_lut5_I2_O)        0.045     1.831 r  image_process_1/erosion_bram/eroded[401][2]_i_1/O
                         net (fo=1, routed)           0.000     1.831    image_process_1/erosion_bram_n_788
    SLICE_X20Y158        FDRE                                         r  image_process_1/eroded_reg[401][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=3857, routed)        0.925     2.090    image_process_1/CLK100MHZ
    SLICE_X20Y158        FDRE                                         r  image_process_1/eroded_reg[401][2]/C
                         clock pessimism             -0.508     1.582    
    SLICE_X20Y158        FDRE (Hold_fdre_C_D)         0.091     1.673    image_process_1/eroded_reg[401][2]
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y32   image_process_1/final_bram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y33   image_process_1/final_bram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y34   image_process_1/final_bram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y28   image_process_1/final_bram/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X0Y29   image_process_1/final_bram/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y34   image_process_1/erosion_bram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y35   image_process_1/erosion_bram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y36   image_process_1/erosion_bram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y37   image_process_1/erosion_bram/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         10.000      7.859      RAMB36_X1Y38   image_process_1/erosion_bram/mem_reg_4/CLKARDCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y196  image_process_1/eroded_reg[105][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X36Y196  image_process_1/eroded_reg[105][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y190  image_process_1/eroded_reg[107][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y195  image_process_1/eroded_reg[108][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y196  image_process_1/eroded_reg[115][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y191  image_process_1/eroded_reg[116][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y190  image_process_1/eroded_reg[117][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y192  image_process_1/eroded_reg[117][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y192  image_process_1/eroded_reg[117][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y191  image_process_1/eroded_reg[122][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y171  send_mouse1/sender/count_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y171  send_mouse1/sender/count_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y171  send_mouse1/sender/count_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X75Y171  send_mouse1/sender/count_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y171  image_process_1/blob_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y171  image_process_1/blob_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y171  image_process_1/blob_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y171  image_process_1/blob_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y171  image_process_1/blob_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X77Y171  image_process_1/blob_count_reg[5]/C



