<Qucs Library 2.1.0 "IHP_PDK_basic_components">

<Component ntap1>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_ntap1 P1 P2
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_ntap1  gnd P1 P2 
X1 P1 P2 ntap1
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -10 -20 20 40 #ff0000 3 1 #c0c0c0 1 0>
    <.ID 45 -16 ntap1>
    <Line 0 -40 0 20 #00007f 2 1>
    <Line 0 40 0 -20 #000000 2 1>
    <.PortSym 0 40 2 0>
    <.PortSym 0 -40 1 0>
  </Symbol>
</Component>

<Component ptap1>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_ptap1 P1 P2
.Def:End
  </Model>
  <Spice>*

.SUBCKT IHP_PDK_basic_components_ptap1  gnd P1 P2 
X1 P1 P2 ptap1
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -10 -20 20 40 #ff0000 3 1 #c0c0c0 1 0>
    <.ID 45 -16 ptap1>
    <Line 0 -40 0 20 #00007f 2 1>
    <Line 0 40 0 -20 #000000 2 1>
    <.PortSym 0 40 2 0>
    <.PortSym 0 -40 1 0>
  </Symbol>
</Component>

<Component rhigh>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rhigh P1 P2 w="1.0e-6" l="0.5e-6" m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_rhigh  gnd P1 P2 w=1.0e-6 l=0.5e-6 m=1
X1 P1 P2 rhigh w={w} l={l} m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -10 -20 20 40 #ff0000 3 1 #c0c0c0 1 0>
    <.ID 50 -26 rhigh "1=w=1.0u=="  "1=l=0.5u==" "1=m=1==">
    <Line 0 -40 0 20 #00007f 2 1>
    <Line 0 40 0 -20 #000000 2 1>
    <.PortSym 0 40 2 0>
    <.PortSym 0 -40 1 0>
  </Symbol>
</Component>

<Component rppd>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rppd P1 P2 w="1.0e-6" l="0.5e-6" m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_rppd  gnd P1 P2 w=1.0e-6 l=0.5e-6 m=1
X1 P1 P2 rppd w={w} l={l} m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -170 -190 20 40 #ff0000 3 1 #c0c0c0 1 0>
    <.ID -110 -196 rppd "1=w=1.0u=="  "1=l=0.5u==" "1=m=1==">
    <Line -160 -210 0 20 #00007f 2 1>
    <Line -160 -130 0 -20 #000000 2 1>
    <.PortSym -160 -130 2 0>
    <.PortSym -160 -210 1 0>
  </Symbol>
</Component>

<Component rsil>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or brinsonm@staff.londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rsil P1 P2 w="1.0e-6" l="0.5e-6" m="1"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_rsil  gnd P1 P2 w=1.0e-6 l=0.5e-6 m=1
X1 P1 P2 rsil w={w} l={l} m={m}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Rectangle -10 -20 20 40 #ff0000 3 1 #c0c0c0 1 0>
    <.ID 50 -26 rsil "1=w=1.0u=="  "1=l=0.5u==" "1=m=1==">
    <Line 0 -40 0 20 #00007f 2 1>
    <Line 0 40 0 -20 #000000 2 1>
    <.PortSym 0 40 2 0>
    <.PortSym 0 -40 1 0>
  </Symbol>
</Component>


<Component cap_cmim>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_cap_cmim P1 P2 l="7.0u" w="7.0u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_cap_cmim  gnd P1 P2  l=7.0u w=7.0u
X1 P1 P2 cap_cmim l={l} w={w}
.ENDS
  </Spice>*
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line 0 -5 0 -15 #000080 2 1>
    <Line -10 5 20 0 #ff0000 3 1>
    <Line -10 -5 20 0 #ff0000 3 1>
    <Line 0 20 0 -15 #000080 2 1>
    <.PortSym 0 -20 1 0>
    <.PortSym 0 20 2 0>
    <Text 10 -20 12 #000000 0 "+">
    <Text 10 0 12 #000000 0 "-">
    <.ID 30 -26 cap_cmim "1=l=7.0u=="  "1=w=7u==" > 
  </Symbol>
</Component>

<Component cap_rfcmim>
  <Description>
Author: Mike Brinson,  November 2023
mbrin72043@yahoo.co.uk, or m.brinson@londonmet.ac.uk.
  </Description>
  <Model>
.Def:IHP_PDK_basic_components_rfcmim PLUS MINUS bulk l="7.0u" w="7.0u"
.Def:End
  </Model>
  <Spice>*
.SUBCKT IHP_PDK_basic_components_cap_rfcmim  gnd PLUS MINUS bulk l=7.0u w=7.0u
X1 PLUS MINUS bulk cap_rfcmim l={l} w={w}
.ENDS
  </Spice>
  <VerilogModel>  </VerilogModel>
  <VHDLModel>  </VHDLModel>
  <Symbol>
    <Line -20 10 20 0 #ff0000 4 1>
    <Line -20 0 20 0 #ff0000 4 1>
    <Line -10 0 0 -10 #000080 2 1>
    <Line -10 20 0 -10 #000080 2 1>
    <.ID 50 -16 cap_rfcmim "1=l=7.0u==" "1=w=7.0u==">
    <Line -50 10 20 0 #ff0000 4 1>
    <Line -40 10 0 10 #000000 2 1>
    <.PortSym -10 -10 1 180>
    <.PortSym -40 20 3 0>
    <Text -50 -10 8 #000000 0 "bulk">
    <Text -21 4 12 #000000 0 "-">
    <.PortSym -10 20 2 180>
    <Text -24 -15 12 #000000 0 "+">
  </Symbol>
</Component>
