<dec f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='110' type='char &amp;'/>
<doc f='llvm/llvm/include/llvm/CodeGen/Passes.h' l='107'>/// TwoAddressInstruction - This pass reduces two-address instructions to
  /// use two operands. This destroys SSA information but it is desired by
  /// register allocators.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1130' u='a' c='_ZN4llvm16TargetPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1159' u='a' c='_ZN4llvm16TargetPassConfig20addOptimizedRegAllocEv'/>
<def f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='202' type='char &amp;'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='336' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='345' u='a' c='_ZN12_GLOBAL__N_115NVPTXPassConfig20addOptimizedRegAllocEv'/>
