# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do MiniMips_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying c:/intelfpga_lite/23.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jared/Desktop/Fall\ 2024/ECE-3710/Quartas/MiniMips {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/MiniMips.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:32:36 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips" C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/MiniMips.v 
# -- Compiling module MiniMips
# 
# Top level modules:
# 	MiniMips
# End time: 21:32:36 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jared/Desktop/Fall\ 2024/ECE-3710/Quartas/MiniMips {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/mipscpu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:32:36 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips" C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/mipscpu.v 
# -- Compiling module mipscpu
# -- Compiling module controller
# -- Compiling module alucontrol
# -- Compiling module datapath
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module zerodetect
# -- Compiling module flop
# -- Compiling module flopr
# -- Compiling module flopen
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux4
# 
# Top level modules:
# 	mipscpu
# 	flop
# 	flopen
# End time: 21:32:36 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jared/Desktop/Fall\ 2024/ECE-3710/Quartas/MiniMips {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/exmem.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:32:37 on Sep 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips" C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/exmem.v 
# -- Compiling module exmem
# 
# Top level modules:
# 	exmem
# End time: 21:32:37 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/exmem.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:32:48 on Sep 19,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/exmem.v 
# -- Compiling module exmem
# 
# Top level modules:
# 	exmem
# End time: 21:32:48 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/MiniMips.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:32:48 on Sep 19,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/MiniMips.v 
# -- Compiling module MiniMips
# 
# Top level modules:
# 	MiniMips
# End time: 21:32:48 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/mipscpu.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:32:48 on Sep 19,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/mipscpu.v 
# -- Compiling module mipscpu
# -- Compiling module controller
# -- Compiling module alucontrol
# -- Compiling module datapath
# -- Compiling module alu
# -- Compiling module regfile
# -- Compiling module zerodetect
# -- Compiling module flop
# -- Compiling module flopr
# -- Compiling module flopen
# -- Compiling module flopenr
# -- Compiling module mux2
# -- Compiling module mux4
# 
# Top level modules:
# 	mipscpu
# 	flop
# 	flopen
# End time: 21:32:48 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/tb_MiniMips.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 21:32:48 on Sep 19,2024
# vlog -reportprogress 300 -work work C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/tb_MiniMips.v 
# -- Compiling module tb_MiniMips
# 
# Top level modules:
# 	tb_MiniMips
# End time: 21:32:48 on Sep 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.tb_MiniMips -voptargs=+acc
# vsim -gui -l msim_transcript work.tb_MiniMips -voptargs="+acc" 
# Start time: 21:32:59 on Sep 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "controller(fast)".
# ** Warning: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/tb_MiniMips.v(9): (vopt-2685) [TFMPC] - Too few port connections for 'uut'.  Expected 4, found 2.
# ** Warning: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/tb_MiniMips.v(9): (vopt-2718) [TFMPC] - Missing connection for port 'leds'.
# ** Warning: C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/tb_MiniMips.v(9): (vopt-2718) [TFMPC] - Missing connection for port 'switches'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=4.
# Loading work.tb_MiniMips(fast)
# Loading work.MiniMips(fast)
# Loading work.mipscpu(fast)
# Loading work.controller(fast)
# Loading work.alucontrol(fast)
# Loading work.datapath(fast)
# Loading work.mux2(fast)
# Loading work.flopenr(fast)
# Loading work.flopr(fast)
# Loading work.mux2(fast__1)
# Loading work.mux4(fast)
# Loading work.regfile(fast)
# Loading work.alu(fast)
# Loading work.zerodetect(fast)
# Loading work.exmem(fast)
add wave -position insertpoint  \
sim:/tb_MiniMips/uut/mem/ram
run -all
# Loading register file
# done with RF load
# Loading memory
# done loading
# ** Note: $finish    : C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/tb_MiniMips.v(36)
#    Time: 2000020 ns  Iteration: 0  Instance: /tb_MiniMips
# 1
# Break in Module tb_MiniMips at C:/Users/jared/Desktop/Fall 2024/ECE-3710/Quartas/MiniMips/tb_MiniMips.v line 36
# End time: 21:35:38 on Sep 19,2024, Elapsed time: 0:02:39
# Errors: 0, Warnings: 4
