{
  "module_name": "ov08d10.c",
  "hash_id": "92e8a299607b828b9a599f04c0f35f79d01a3ebfa87b61527fcbb50d6ba89717",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/i2c/ov08d10.c",
  "human_readable_source": "\n\n\n#include <linux/acpi.h>\n#include <linux/clk.h>\n#include <linux/delay.h>\n#include <linux/i2c.h>\n#include <linux/module.h>\n#include <linux/pm_runtime.h>\n#include <linux/regulator/consumer.h>\n#include <media/v4l2-ctrls.h>\n#include <media/v4l2-device.h>\n#include <media/v4l2-fwnode.h>\n\n#define OV08D10_SCLK\t\t\t144000000ULL\n#define OV08D10_XVCLK_19_2\t\t19200000\n#define OV08D10_ROWCLK\t\t\t36000\n#define OV08D10_DATA_LANES\t\t2\n#define OV08D10_RGB_DEPTH\t\t10\n\n#define OV08D10_REG_PAGE\t\t0xfd\n#define OV08D10_REG_GLOBAL_EFFECTIVE\t\t0x01\n#define OV08D10_REG_CHIP_ID_0\t\t0x00\n#define OV08D10_REG_CHIP_ID_1\t\t0x01\n#define OV08D10_ID_MASK\t\t\tGENMASK(15, 0)\n#define OV08D10_CHIP_ID\t\t\t0x5608\n\n#define OV08D10_REG_MODE_SELECT\t\t0xa0\n#define OV08D10_MODE_STANDBY\t\t0x00\n#define OV08D10_MODE_STREAMING\t\t0x01\n\n \n#define OV08D10_REG_VTS_H\t\t0x05\n#define OV08D10_REG_VTS_L\t\t0x06\n#define OV08D10_VTS_MAX\t\t\t0x7fff\n\n \n#define OV08D10_REG_EXPOSURE_H\t\t0x02\n#define OV08D10_REG_EXPOSURE_M\t\t0x03\n#define OV08D10_REG_EXPOSURE_L\t\t0x04\n#define\tOV08D10_EXPOSURE_MIN\t\t6\n#define OV08D10_EXPOSURE_MAX_MARGIN\t6\n#define\tOV08D10_EXPOSURE_STEP\t\t1\n\n \n#define OV08D10_REG_ANALOG_GAIN\t\t0x24\n#define\tOV08D10_ANAL_GAIN_MIN\t\t128\n#define\tOV08D10_ANAL_GAIN_MAX\t\t2047\n#define\tOV08D10_ANAL_GAIN_STEP\t\t1\n\n \n#define OV08D10_REG_MWB_DGAIN_C\t\t0x21\n#define OV08D10_REG_MWB_DGAIN_F\t\t0x22\n#define OV08D10_DGTL_GAIN_MIN\t\t0\n#define OV08D10_DGTL_GAIN_MAX\t\t4095\n#define OV08D10_DGTL_GAIN_STEP\t\t1\n#define OV08D10_DGTL_GAIN_DEFAULT\t1024\n\n \n#define OV08D10_REG_TEST_PATTERN\t\t0x12\n#define OV08D10_TEST_PATTERN_ENABLE\t\t0x01\n#define OV08D10_TEST_PATTERN_DISABLE\t\t0x00\n\n \n#define OV08D10_REG_FLIP_OPT\t\t\t0x32\n#define OV08D10_REG_FLIP_MASK\t\t\t0x3\n\n#define to_ov08d10(_sd)\t\tcontainer_of(_sd, struct ov08d10, sd)\n\nstruct ov08d10_reg {\n\tu8 address;\n\tu8 val;\n};\n\nstruct ov08d10_reg_list {\n\tu32 num_of_regs;\n\tconst struct ov08d10_reg *regs;\n};\n\nstruct ov08d10_link_freq_config {\n\tconst struct ov08d10_reg_list reg_list;\n};\n\nstruct ov08d10_mode {\n\t \n\tu32 width;\n\n\t \n\tu32 height;\n\n\t \n\tu32 hts;\n\n\t \n\tu32 vts_def;\n\n\t \n\tu32 vts_min;\n\n\t \n\tu32 link_freq_index;\n\n\t \n\tconst struct ov08d10_reg_list reg_list;\n\n\t \n\tu8 data_lanes;\n};\n\n \nstatic const struct ov08d10_reg mipi_data_rate_720mbps[] = {\n\t{0xfd, 0x00},\n\t{0x11, 0x2a},\n\t{0x14, 0x43},\n\t{0x1a, 0x04},\n\t{0x1b, 0xe1},\n\t{0x1e, 0x13},\n\t{0xb7, 0x02}\n};\n\n \nstatic const struct ov08d10_reg mipi_data_rate_360mbps[] = {\n\t{0xfd, 0x00},\n\t{0x1a, 0x04},\n\t{0x1b, 0xe1},\n\t{0x1d, 0x00},\n\t{0x1c, 0x19},\n\t{0x11, 0x2a},\n\t{0x14, 0x54},\n\t{0x1e, 0x13},\n\t{0xb7, 0x02}\n};\n\nstatic const struct ov08d10_reg lane_2_mode_3280x2460[] = {\n\t \n\t{0xfd, 0x01},\n\t{0x12, 0x00},\n\t{0x03, 0x12},\n\t{0x04, 0x58},\n\t{0x07, 0x05},\n\t{0x21, 0x02},\n\t{0x24, 0x30},\n\t{0x33, 0x03},\n\t{0x01, 0x03},\n\t{0x19, 0x10},\n\t{0x42, 0x55},\n\t{0x43, 0x00},\n\t{0x47, 0x07},\n\t{0x48, 0x08},\n\t{0xb2, 0x7f},\n\t{0xb3, 0x7b},\n\t{0xbd, 0x08},\n\t{0xd2, 0x57},\n\t{0xd3, 0x10},\n\t{0xd4, 0x08},\n\t{0xd5, 0x08},\n\t{0xd6, 0x06},\n\t{0xb1, 0x00},\n\t{0xb4, 0x00},\n\t{0xb7, 0x0a},\n\t{0xbc, 0x44},\n\t{0xbf, 0x48},\n\t{0xc1, 0x10},\n\t{0xc3, 0x24},\n\t{0xc8, 0x03},\n\t{0xc9, 0xf8},\n\t{0xe1, 0x33},\n\t{0xe2, 0xbb},\n\t{0x51, 0x0c},\n\t{0x52, 0x0a},\n\t{0x57, 0x8c},\n\t{0x59, 0x09},\n\t{0x5a, 0x08},\n\t{0x5e, 0x10},\n\t{0x60, 0x02},\n\t{0x6d, 0x5c},\n\t{0x76, 0x16},\n\t{0x7c, 0x11},\n\t{0x90, 0x28},\n\t{0x91, 0x16},\n\t{0x92, 0x1c},\n\t{0x93, 0x24},\n\t{0x95, 0x48},\n\t{0x9c, 0x06},\n\t{0xca, 0x0c},\n\t{0xce, 0x0d},\n\t{0xfd, 0x01},\n\t{0xc0, 0x00},\n\t{0xdd, 0x18},\n\t{0xde, 0x19},\n\t{0xdf, 0x32},\n\t{0xe0, 0x70},\n\t{0xfd, 0x01},\n\t{0xc2, 0x05},\n\t{0xd7, 0x88},\n\t{0xd8, 0x77},\n\t{0xd9, 0x00},\n\t{0xfd, 0x07},\n\t{0x00, 0xf8},\n\t{0x01, 0x2b},\n\t{0x05, 0x40},\n\t{0x08, 0x06},\n\t{0x09, 0x11},\n\t{0x28, 0x6f},\n\t{0x2a, 0x20},\n\t{0x2b, 0x05},\n\t{0x5e, 0x10},\n\t{0x52, 0x00},\n\t{0x53, 0x7c},\n\t{0x54, 0x00},\n\t{0x55, 0x7c},\n\t{0x56, 0x00},\n\t{0x57, 0x7c},\n\t{0x58, 0x00},\n\t{0x59, 0x7c},\n\t{0xfd, 0x02},\n\t{0x9a, 0x30},\n\t{0xa8, 0x02},\n\t{0xfd, 0x02},\n\t{0xa1, 0x01},\n\t{0xa2, 0x09},\n\t{0xa3, 0x9c},\n\t{0xa5, 0x00},\n\t{0xa6, 0x0c},\n\t{0xa7, 0xd0},\n\t{0xfd, 0x00},\n\t{0x24, 0x01},\n\t{0xc0, 0x16},\n\t{0xc1, 0x08},\n\t{0xc2, 0x30},\n\t{0x8e, 0x0c},\n\t{0x8f, 0xd0},\n\t{0x90, 0x09},\n\t{0x91, 0x9c},\n\t{0xfd, 0x05},\n\t{0x04, 0x40},\n\t{0x07, 0x00},\n\t{0x0d, 0x01},\n\t{0x0f, 0x01},\n\t{0x10, 0x00},\n\t{0x11, 0x00},\n\t{0x12, 0x0c},\n\t{0x13, 0xcf},\n\t{0x14, 0x00},\n\t{0x15, 0x00},\n\t{0xfd, 0x00},\n\t{0x20, 0x0f},\n\t{0xe7, 0x03},\n\t{0xe7, 0x00}\n};\n\nstatic const struct ov08d10_reg lane_2_mode_3264x2448[] = {\n\t \n\t{0xfd, 0x01},\n\t{0x12, 0x00},\n\t{0x03, 0x12},\n\t{0x04, 0x58},\n\t{0x07, 0x05},\n\t{0x21, 0x02},\n\t{0x24, 0x30},\n\t{0x33, 0x03},\n\t{0x01, 0x03},\n\t{0x19, 0x10},\n\t{0x42, 0x55},\n\t{0x43, 0x00},\n\t{0x47, 0x07},\n\t{0x48, 0x08},\n\t{0xb2, 0x7f},\n\t{0xb3, 0x7b},\n\t{0xbd, 0x08},\n\t{0xd2, 0x57},\n\t{0xd3, 0x10},\n\t{0xd4, 0x08},\n\t{0xd5, 0x08},\n\t{0xd6, 0x06},\n\t{0xb1, 0x00},\n\t{0xb4, 0x00},\n\t{0xb7, 0x0a},\n\t{0xbc, 0x44},\n\t{0xbf, 0x48},\n\t{0xc1, 0x10},\n\t{0xc3, 0x24},\n\t{0xc8, 0x03},\n\t{0xc9, 0xf8},\n\t{0xe1, 0x33},\n\t{0xe2, 0xbb},\n\t{0x51, 0x0c},\n\t{0x52, 0x0a},\n\t{0x57, 0x8c},\n\t{0x59, 0x09},\n\t{0x5a, 0x08},\n\t{0x5e, 0x10},\n\t{0x60, 0x02},\n\t{0x6d, 0x5c},\n\t{0x76, 0x16},\n\t{0x7c, 0x11},\n\t{0x90, 0x28},\n\t{0x91, 0x16},\n\t{0x92, 0x1c},\n\t{0x93, 0x24},\n\t{0x95, 0x48},\n\t{0x9c, 0x06},\n\t{0xca, 0x0c},\n\t{0xce, 0x0d},\n\t{0xfd, 0x01},\n\t{0xc0, 0x00},\n\t{0xdd, 0x18},\n\t{0xde, 0x19},\n\t{0xdf, 0x32},\n\t{0xe0, 0x70},\n\t{0xfd, 0x01},\n\t{0xc2, 0x05},\n\t{0xd7, 0x88},\n\t{0xd8, 0x77},\n\t{0xd9, 0x00},\n\t{0xfd, 0x07},\n\t{0x00, 0xf8},\n\t{0x01, 0x2b},\n\t{0x05, 0x40},\n\t{0x08, 0x06},\n\t{0x09, 0x11},\n\t{0x28, 0x6f},\n\t{0x2a, 0x20},\n\t{0x2b, 0x05},\n\t{0x5e, 0x10},\n\t{0x52, 0x00},\n\t{0x53, 0x7c},\n\t{0x54, 0x00},\n\t{0x55, 0x7c},\n\t{0x56, 0x00},\n\t{0x57, 0x7c},\n\t{0x58, 0x00},\n\t{0x59, 0x7c},\n\t{0xfd, 0x02},\n\t{0x9a, 0x30},\n\t{0xa8, 0x02},\n\t{0xfd, 0x02},\n\t{0xa1, 0x09},\n\t{0xa2, 0x09},\n\t{0xa3, 0x90},\n\t{0xa5, 0x08},\n\t{0xa6, 0x0c},\n\t{0xa7, 0xc0},\n\t{0xfd, 0x00},\n\t{0x24, 0x01},\n\t{0xc0, 0x16},\n\t{0xc1, 0x08},\n\t{0xc2, 0x30},\n\t{0x8e, 0x0c},\n\t{0x8f, 0xc0},\n\t{0x90, 0x09},\n\t{0x91, 0x90},\n\t{0xfd, 0x05},\n\t{0x04, 0x40},\n\t{0x07, 0x00},\n\t{0x0d, 0x01},\n\t{0x0f, 0x01},\n\t{0x10, 0x00},\n\t{0x11, 0x00},\n\t{0x12, 0x0c},\n\t{0x13, 0xcf},\n\t{0x14, 0x00},\n\t{0x15, 0x00},\n\t{0xfd, 0x00},\n\t{0x20, 0x0f},\n\t{0xe7, 0x03},\n\t{0xe7, 0x00}\n};\n\nstatic const struct ov08d10_reg lane_2_mode_1632x1224[] = {\n\t \n\t{0xfd, 0x01},\n\t{0x1a, 0x0a},\n\t{0x1b, 0x08},\n\t{0x2a, 0x01},\n\t{0x2b, 0x9a},\n\t{0xfd, 0x01},\n\t{0x12, 0x00},\n\t{0x03, 0x05},\n\t{0x04, 0xe2},\n\t{0x07, 0x05},\n\t{0x21, 0x02},\n\t{0x24, 0x30},\n\t{0x33, 0x03},\n\t{0x31, 0x06},\n\t{0x33, 0x03},\n\t{0x01, 0x03},\n\t{0x19, 0x10},\n\t{0x42, 0x55},\n\t{0x43, 0x00},\n\t{0x47, 0x07},\n\t{0x48, 0x08},\n\t{0xb2, 0x7f},\n\t{0xb3, 0x7b},\n\t{0xbd, 0x08},\n\t{0xd2, 0x57},\n\t{0xd3, 0x10},\n\t{0xd4, 0x08},\n\t{0xd5, 0x08},\n\t{0xd6, 0x06},\n\t{0xb1, 0x00},\n\t{0xb4, 0x00},\n\t{0xb7, 0x0a},\n\t{0xbc, 0x44},\n\t{0xbf, 0x48},\n\t{0xc1, 0x10},\n\t{0xc3, 0x24},\n\t{0xc8, 0x03},\n\t{0xc9, 0xf8},\n\t{0xe1, 0x33},\n\t{0xe2, 0xbb},\n\t{0x51, 0x0c},\n\t{0x52, 0x0a},\n\t{0x57, 0x8c},\n\t{0x59, 0x09},\n\t{0x5a, 0x08},\n\t{0x5e, 0x10},\n\t{0x60, 0x02},\n\t{0x6d, 0x5c},\n\t{0x76, 0x16},\n\t{0x7c, 0x1a},\n\t{0x90, 0x28},\n\t{0x91, 0x16},\n\t{0x92, 0x1c},\n\t{0x93, 0x24},\n\t{0x95, 0x48},\n\t{0x9c, 0x06},\n\t{0xca, 0x0c},\n\t{0xce, 0x0d},\n\t{0xfd, 0x01},\n\t{0xc0, 0x00},\n\t{0xdd, 0x18},\n\t{0xde, 0x19},\n\t{0xdf, 0x32},\n\t{0xe0, 0x70},\n\t{0xfd, 0x01},\n\t{0xc2, 0x05},\n\t{0xd7, 0x88},\n\t{0xd8, 0x77},\n\t{0xd9, 0x00},\n\t{0xfd, 0x07},\n\t{0x00, 0xf8},\n\t{0x01, 0x2b},\n\t{0x05, 0x40},\n\t{0x08, 0x03},\n\t{0x09, 0x08},\n\t{0x28, 0x6f},\n\t{0x2a, 0x20},\n\t{0x2b, 0x05},\n\t{0x2c, 0x01},\n\t{0x50, 0x02},\n\t{0x51, 0x03},\n\t{0x5e, 0x00},\n\t{0x52, 0x00},\n\t{0x53, 0x7c},\n\t{0x54, 0x00},\n\t{0x55, 0x7c},\n\t{0x56, 0x00},\n\t{0x57, 0x7c},\n\t{0x58, 0x00},\n\t{0x59, 0x7c},\n\t{0xfd, 0x02},\n\t{0x9a, 0x30},\n\t{0xa8, 0x02},\n\t{0xfd, 0x02},\n\t{0xa9, 0x04},\n\t{0xaa, 0xd0},\n\t{0xab, 0x06},\n\t{0xac, 0x68},\n\t{0xa1, 0x09},\n\t{0xa2, 0x04},\n\t{0xa3, 0xc8},\n\t{0xa5, 0x04},\n\t{0xa6, 0x06},\n\t{0xa7, 0x60},\n\t{0xfd, 0x05},\n\t{0x06, 0x80},\n\t{0x18, 0x06},\n\t{0x19, 0x68},\n\t{0xfd, 0x00},\n\t{0x24, 0x01},\n\t{0xc0, 0x16},\n\t{0xc1, 0x08},\n\t{0xc2, 0x30},\n\t{0x8e, 0x06},\n\t{0x8f, 0x60},\n\t{0x90, 0x04},\n\t{0x91, 0xc8},\n\t{0x93, 0x0e},\n\t{0x94, 0x77},\n\t{0x95, 0x77},\n\t{0x96, 0x10},\n\t{0x98, 0x88},\n\t{0x9c, 0x1a},\n\t{0xfd, 0x05},\n\t{0x04, 0x40},\n\t{0x07, 0x99},\n\t{0x0d, 0x03},\n\t{0x0f, 0x03},\n\t{0x10, 0x00},\n\t{0x11, 0x00},\n\t{0x12, 0x0c},\n\t{0x13, 0xcf},\n\t{0x14, 0x00},\n\t{0x15, 0x00},\n\t{0xfd, 0x00},\n\t{0x20, 0x0f},\n\t{0xe7, 0x03},\n\t{0xe7, 0x00},\n};\n\nstatic const char * const ov08d10_test_pattern_menu[] = {\n\t\"Disabled\",\n\t\"Standard Color Bar\",\n};\n\nstruct ov08d10 {\n\tstruct v4l2_subdev sd;\n\tstruct media_pad pad;\n\tstruct v4l2_ctrl_handler ctrl_handler;\n\n\tstruct clk\t\t*xvclk;\n\n\t \n\tstruct v4l2_ctrl *link_freq;\n\tstruct v4l2_ctrl *pixel_rate;\n\tstruct v4l2_ctrl *vblank;\n\tstruct v4l2_ctrl *hblank;\n\tstruct v4l2_ctrl *vflip;\n\tstruct v4l2_ctrl *hflip;\n\tstruct v4l2_ctrl *exposure;\n\n\t \n\tconst struct ov08d10_mode *cur_mode;\n\n\t \n\tstruct mutex mutex;\n\n\t \n\tbool streaming;\n\n\t \n\tu8 nlanes;\n\n\tconst struct ov08d10_lane_cfg *priv_lane;\n\tu8 modes_size;\n};\n\nstruct ov08d10_lane_cfg {\n\tconst s64 link_freq_menu[2];\n\tconst struct ov08d10_link_freq_config link_freq_configs[2];\n\tconst struct ov08d10_mode sp_modes[3];\n};\n\nstatic const struct ov08d10_lane_cfg lane_cfg_2 = {\n\t{\n\t\t720000000,\n\t\t360000000,\n\t},\n\t{{\n\t\t.reg_list = {\n\t\t\t.num_of_regs =\n\t\t\t\tARRAY_SIZE(mipi_data_rate_720mbps),\n\t\t\t.regs = mipi_data_rate_720mbps,\n\t\t}\n\t},\n\t{\n\t\t.reg_list = {\n\t\t\t.num_of_regs =\n\t\t\t\tARRAY_SIZE(mipi_data_rate_360mbps),\n\t\t\t.regs = mipi_data_rate_360mbps,\n\t\t}\n\t}},\n\t{{\n\t\t.width = 3280,\n\t\t.height = 2460,\n\t\t.hts = 1840,\n\t\t.vts_def = 2504,\n\t\t.vts_min = 2504,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(lane_2_mode_3280x2460),\n\t\t\t.regs = lane_2_mode_3280x2460,\n\t\t},\n\t\t.link_freq_index = 0,\n\t\t.data_lanes = 2,\n\t},\n\t{\n\t\t.width = 3264,\n\t\t.height = 2448,\n\t\t.hts = 1840,\n\t\t.vts_def = 2504,\n\t\t.vts_min = 2504,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(lane_2_mode_3264x2448),\n\t\t\t.regs = lane_2_mode_3264x2448,\n\t\t},\n\t\t.link_freq_index = 0,\n\t\t.data_lanes = 2,\n\t},\n\t{\n\t\t.width = 1632,\n\t\t.height = 1224,\n\t\t.hts = 1912,\n\t\t.vts_def = 3736,\n\t\t.vts_min = 3736,\n\t\t.reg_list = {\n\t\t\t.num_of_regs = ARRAY_SIZE(lane_2_mode_1632x1224),\n\t\t\t.regs = lane_2_mode_1632x1224,\n\t\t},\n\t\t.link_freq_index = 1,\n\t\t.data_lanes = 2,\n\t}}\n};\n\nstatic u32 ov08d10_get_format_code(struct ov08d10 *ov08d10)\n{\n\tstatic const u32 codes[2][2] = {\n\t\t{ MEDIA_BUS_FMT_SGRBG10_1X10, MEDIA_BUS_FMT_SRGGB10_1X10},\n\t\t{ MEDIA_BUS_FMT_SBGGR10_1X10, MEDIA_BUS_FMT_SGBRG10_1X10},\n\t};\n\n\treturn codes[ov08d10->vflip->val][ov08d10->hflip->val];\n}\n\nstatic unsigned int ov08d10_modes_num(const struct ov08d10 *ov08d10)\n{\n\tunsigned int i, count = 0;\n\n\tfor (i = 0; i < ARRAY_SIZE(ov08d10->priv_lane->sp_modes); i++) {\n\t\tif (ov08d10->priv_lane->sp_modes[i].width == 0)\n\t\t\tbreak;\n\t\tcount++;\n\t}\n\n\treturn count;\n}\n\nstatic u64 to_rate(const s64 *link_freq_menu,\n\t\t   u32 f_index, u8 nlanes)\n{\n\tu64 pixel_rate = link_freq_menu[f_index] * 2 * nlanes;\n\n\tdo_div(pixel_rate, OV08D10_RGB_DEPTH);\n\n\treturn pixel_rate;\n}\n\nstatic u64 to_pixels_per_line(const s64 *link_freq_menu, u32 hts,\n\t\t\t      u32 f_index, u8 nlanes)\n{\n\tu64 ppl = hts * to_rate(link_freq_menu, f_index, nlanes);\n\n\tdo_div(ppl, OV08D10_SCLK);\n\n\treturn ppl;\n}\n\nstatic int ov08d10_write_reg_list(struct ov08d10 *ov08d10,\n\t\t\t\t  const struct ov08d10_reg_list *r_list)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tunsigned int i;\n\tint ret;\n\n\tfor (i = 0; i < r_list->num_of_regs; i++) {\n\t\tret = i2c_smbus_write_byte_data(client, r_list->regs[i].address,\n\t\t\t\t\t\tr_list->regs[i].val);\n\t\tif (ret) {\n\t\t\tdev_err_ratelimited(&client->dev,\n\t\t\t\t\t    \"failed to write reg 0x%2.2x. error = %d\",\n\t\t\t\t\t    r_list->regs[i].address, ret);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int ov08d10_update_analog_gain(struct ov08d10 *ov08d10, u32 a_gain)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tu8 val;\n\tint ret;\n\n\tval = ((a_gain >> 3) & 0xFF);\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_ANALOG_GAIN, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn i2c_smbus_write_byte_data(client,\n\t\t\t\t\t OV08D10_REG_GLOBAL_EFFECTIVE, 0x01);\n}\n\nstatic int ov08d10_update_digital_gain(struct ov08d10 *ov08d10, u32 d_gain)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tu8 val;\n\tint ret;\n\n\td_gain = (d_gain >> 1);\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = ((d_gain >> 8) & 0x3F);\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_MWB_DGAIN_C, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = d_gain & 0xFF;\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_MWB_DGAIN_F, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn i2c_smbus_write_byte_data(client,\n\t\t\t\t\t OV08D10_REG_GLOBAL_EFFECTIVE, 0x01);\n}\n\nstatic int ov08d10_set_exposure(struct ov08d10 *ov08d10, u32 exposure)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tu8 val;\n\tu8 hts_h, hts_l;\n\tu32 hts, cur_vts, exp_cal;\n\tint ret;\n\n\tcur_vts = ov08d10->cur_mode->vts_def;\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\thts_h = i2c_smbus_read_byte_data(client, 0x37);\n\thts_l = i2c_smbus_read_byte_data(client, 0x38);\n\thts = ((hts_h << 8) | (hts_l));\n\texp_cal = 66 * OV08D10_ROWCLK / hts;\n\texposure = exposure * exp_cal / (cur_vts - OV08D10_EXPOSURE_MAX_MARGIN);\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tval = ((exposure >> 16) & 0xFF);\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_EXPOSURE_H, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = ((exposure >> 8) & 0xFF);\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_EXPOSURE_M, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = exposure & 0xFF;\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_EXPOSURE_L, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn i2c_smbus_write_byte_data(client,\n\t\t\t\t\t OV08D10_REG_GLOBAL_EFFECTIVE, 0x01);\n}\n\nstatic int ov08d10_set_vblank(struct ov08d10 *ov08d10, u32 vblank)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tu8 val;\n\tint ret;\n\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = ((vblank >> 8) & 0xFF);\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_VTS_H, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = vblank & 0xFF;\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_VTS_L, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn i2c_smbus_write_byte_data(client,\n\t\t\t\t\t OV08D10_REG_GLOBAL_EFFECTIVE, 0x01);\n}\n\nstatic int ov08d10_test_pattern(struct ov08d10 *ov08d10, u32 pattern)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tu8 val;\n\tint ret;\n\n\tif (pattern)\n\t\tval = OV08D10_TEST_PATTERN_ENABLE;\n\telse\n\t\tval = OV08D10_TEST_PATTERN_DISABLE;\n\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = i2c_smbus_write_byte_data(client,\n\t\t\t\t\tOV08D10_REG_TEST_PATTERN, val);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn i2c_smbus_write_byte_data(client,\n\t\t\t\t\t OV08D10_REG_GLOBAL_EFFECTIVE, 0x01);\n}\n\nstatic int ov08d10_set_ctrl_flip(struct ov08d10 *ov08d10, u32 ctrl_val)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tu8 val;\n\tint ret;\n\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = i2c_smbus_read_byte_data(client, OV08D10_REG_FLIP_OPT);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = ret | (ctrl_val & OV08D10_REG_FLIP_MASK);\n\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_FLIP_OPT, val);\n\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn i2c_smbus_write_byte_data(client,\n\t\t\t\t\t OV08D10_REG_GLOBAL_EFFECTIVE, 0x01);\n}\n\nstatic int ov08d10_set_ctrl(struct v4l2_ctrl *ctrl)\n{\n\tstruct ov08d10 *ov08d10 = container_of(ctrl->handler,\n\t\t\t\t\t     struct ov08d10, ctrl_handler);\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\ts64 exposure_max;\n\tint ret;\n\n\t \n\tif (ctrl->id == V4L2_CID_VBLANK) {\n\t\t \n\t\texposure_max = ov08d10->cur_mode->height + ctrl->val -\n\t\t\t       OV08D10_EXPOSURE_MAX_MARGIN;\n\t\t__v4l2_ctrl_modify_range(ov08d10->exposure,\n\t\t\t\t\t ov08d10->exposure->minimum,\n\t\t\t\t\t exposure_max, ov08d10->exposure->step,\n\t\t\t\t\t exposure_max);\n\t}\n\n\t \n\tif (!pm_runtime_get_if_in_use(&client->dev))\n\t\treturn 0;\n\n\tswitch (ctrl->id) {\n\tcase V4L2_CID_ANALOGUE_GAIN:\n\t\tret = ov08d10_update_analog_gain(ov08d10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_DIGITAL_GAIN:\n\t\tret = ov08d10_update_digital_gain(ov08d10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_EXPOSURE:\n\t\tret = ov08d10_set_exposure(ov08d10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_VBLANK:\n\t\tret = ov08d10_set_vblank(ov08d10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_TEST_PATTERN:\n\t\tret = ov08d10_test_pattern(ov08d10, ctrl->val);\n\t\tbreak;\n\n\tcase V4L2_CID_HFLIP:\n\tcase V4L2_CID_VFLIP:\n\t\tret = ov08d10_set_ctrl_flip(ov08d10,\n\t\t\t\t\t    ov08d10->hflip->val |\n\t\t\t\t\t    ov08d10->vflip->val << 1);\n\t\tbreak;\n\n\tdefault:\n\t\tret = -EINVAL;\n\t\tbreak;\n\t}\n\n\tpm_runtime_put(&client->dev);\n\n\treturn ret;\n}\n\nstatic const struct v4l2_ctrl_ops ov08d10_ctrl_ops = {\n\t.s_ctrl = ov08d10_set_ctrl,\n};\n\nstatic int ov08d10_init_controls(struct ov08d10 *ov08d10)\n{\n\tstruct v4l2_ctrl_handler *ctrl_hdlr;\n\tu8 link_freq_size;\n\ts64 exposure_max;\n\ts64 vblank_def;\n\ts64 vblank_min;\n\ts64 h_blank;\n\ts64 pixel_rate_max;\n\tconst struct ov08d10_mode *mode;\n\tint ret;\n\n\tctrl_hdlr = &ov08d10->ctrl_handler;\n\tret = v4l2_ctrl_handler_init(ctrl_hdlr, 8);\n\tif (ret)\n\t\treturn ret;\n\n\tctrl_hdlr->lock = &ov08d10->mutex;\n\tlink_freq_size = ARRAY_SIZE(ov08d10->priv_lane->link_freq_menu);\n\tov08d10->link_freq =\n\t\tv4l2_ctrl_new_int_menu(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t       V4L2_CID_LINK_FREQ,\n\t\t\t\t       link_freq_size - 1,\n\t\t\t\t       0,\n\t\t\t\t       ov08d10->priv_lane->link_freq_menu);\n\tif (ov08d10->link_freq)\n\t\tov08d10->link_freq->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tpixel_rate_max = to_rate(ov08d10->priv_lane->link_freq_menu, 0,\n\t\t\t\t ov08d10->cur_mode->data_lanes);\n\tov08d10->pixel_rate =\n\t\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t  V4L2_CID_PIXEL_RATE, 0, pixel_rate_max, 1,\n\t\t\t\t  pixel_rate_max);\n\n\tmode = ov08d10->cur_mode;\n\tvblank_def = mode->vts_def - mode->height;\n\tvblank_min = mode->vts_min - mode->height;\n\tov08d10->vblank =\n\t\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t  V4L2_CID_VBLANK, vblank_min,\n\t\t\t\t  OV08D10_VTS_MAX - mode->height, 1,\n\t\t\t\t  vblank_def);\n\n\th_blank = to_pixels_per_line(ov08d10->priv_lane->link_freq_menu,\n\t\t\t\t     mode->hts, mode->link_freq_index,\n\t\t\t\t     mode->data_lanes) -\n\t\t\t\t     mode->width;\n\tov08d10->hblank = v4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t\t    V4L2_CID_HBLANK, h_blank, h_blank,\n\t\t\t\t\t    1, h_blank);\n\tif (ov08d10->hblank)\n\t\tov08d10->hblank->flags |= V4L2_CTRL_FLAG_READ_ONLY;\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops, V4L2_CID_ANALOGUE_GAIN,\n\t\t\t  OV08D10_ANAL_GAIN_MIN, OV08D10_ANAL_GAIN_MAX,\n\t\t\t  OV08D10_ANAL_GAIN_STEP, OV08D10_ANAL_GAIN_MIN);\n\n\tv4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops, V4L2_CID_DIGITAL_GAIN,\n\t\t\t  OV08D10_DGTL_GAIN_MIN, OV08D10_DGTL_GAIN_MAX,\n\t\t\t  OV08D10_DGTL_GAIN_STEP, OV08D10_DGTL_GAIN_DEFAULT);\n\n\texposure_max = mode->vts_def - OV08D10_EXPOSURE_MAX_MARGIN;\n\tov08d10->exposure = v4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t\t      V4L2_CID_EXPOSURE,\n\t\t\t\t\t      OV08D10_EXPOSURE_MIN,\n\t\t\t\t\t      exposure_max,\n\t\t\t\t\t      OV08D10_EXPOSURE_STEP,\n\t\t\t\t\t      exposure_max);\n\n\tv4l2_ctrl_new_std_menu_items(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t     V4L2_CID_TEST_PATTERN,\n\t\t\t\t     ARRAY_SIZE(ov08d10_test_pattern_menu) - 1,\n\t\t\t\t     0, 0, ov08d10_test_pattern_menu);\n\n\tov08d10->hflip = v4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_HFLIP, 0, 1, 1, 0);\n\tif (ov08d10->hflip)\n\t\tov08d10->hflip->flags |= V4L2_CTRL_FLAG_MODIFY_LAYOUT;\n\tov08d10->vflip = v4l2_ctrl_new_std(ctrl_hdlr, &ov08d10_ctrl_ops,\n\t\t\t\t\t   V4L2_CID_VFLIP, 0, 1, 1, 0);\n\tif (ov08d10->vflip)\n\t\tov08d10->vflip->flags |= V4L2_CTRL_FLAG_MODIFY_LAYOUT;\n\n\tif (ctrl_hdlr->error)\n\t\treturn ctrl_hdlr->error;\n\n\tov08d10->sd.ctrl_handler = ctrl_hdlr;\n\n\treturn 0;\n}\n\nstatic void ov08d10_update_pad_format(struct ov08d10 *ov08d10,\n\t\t\t\t      const struct ov08d10_mode *mode,\n\t\t\t\t      struct v4l2_mbus_framefmt *fmt)\n{\n\tfmt->width = mode->width;\n\tfmt->height = mode->height;\n\tfmt->code = ov08d10_get_format_code(ov08d10);\n\tfmt->field = V4L2_FIELD_NONE;\n}\n\nstatic int ov08d10_start_streaming(struct ov08d10 *ov08d10)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tconst struct ov08d10_reg_list *reg_list;\n\tint link_freq_index, ret;\n\n\tlink_freq_index = ov08d10->cur_mode->link_freq_index;\n\treg_list =\n\t    &ov08d10->priv_lane->link_freq_configs[link_freq_index].reg_list;\n\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x00);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to reset sensor\");\n\t\treturn ret;\n\t}\n\tret = i2c_smbus_write_byte_data(client, 0x20, 0x0e);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to reset sensor\");\n\t\treturn ret;\n\t}\n\tusleep_range(3000, 4000);\n\tret = i2c_smbus_write_byte_data(client, 0x20, 0x0b);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to reset sensor\");\n\t\treturn ret;\n\t}\n\n\t \n\tret = ov08d10_write_reg_list(ov08d10, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set plls\");\n\t\treturn ret;\n\t}\n\n\treg_list = &ov08d10->cur_mode->reg_list;\n\tret = ov08d10_write_reg_list(ov08d10, reg_list);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to set mode\");\n\t\treturn ret;\n\t}\n\n\tret = __v4l2_ctrl_handler_setup(ov08d10->sd.ctrl_handler);\n\tif (ret)\n\t\treturn ret;\n\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x00);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_MODE_SELECT,\n\t\t\t\t\tOV08D10_MODE_STREAMING);\n\tif (ret < 0)\n\t\treturn ret;\n\n\treturn i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n}\n\nstatic void ov08d10_stop_streaming(struct ov08d10 *ov08d10)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tint ret;\n\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x00);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to stop streaming\");\n\t\treturn;\n\t}\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_MODE_SELECT,\n\t\t\t\t\tOV08D10_MODE_STANDBY);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to stop streaming\");\n\t\treturn;\n\t}\n\n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x01);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to stop streaming\");\n\t\treturn;\n\t}\n}\n\nstatic int ov08d10_set_stream(struct v4l2_subdev *sd, int enable)\n{\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\tstruct i2c_client *client = v4l2_get_subdevdata(sd);\n\tint ret = 0;\n\n\tif (ov08d10->streaming == enable)\n\t\treturn 0;\n\n\tmutex_lock(&ov08d10->mutex);\n\tif (enable) {\n\t\tret = pm_runtime_resume_and_get(&client->dev);\n\t\tif (ret < 0) {\n\t\t\tmutex_unlock(&ov08d10->mutex);\n\t\t\treturn ret;\n\t\t}\n\n\t\tret = ov08d10_start_streaming(ov08d10);\n\t\tif (ret) {\n\t\t\tenable = 0;\n\t\t\tov08d10_stop_streaming(ov08d10);\n\t\t\tpm_runtime_put(&client->dev);\n\t\t}\n\t} else {\n\t\tov08d10_stop_streaming(ov08d10);\n\t\tpm_runtime_put(&client->dev);\n\t}\n\n\tov08d10->streaming = enable;\n\n\t \n\t__v4l2_ctrl_grab(ov08d10->vflip, enable);\n\t__v4l2_ctrl_grab(ov08d10->hflip, enable);\n\n\tmutex_unlock(&ov08d10->mutex);\n\n\treturn ret;\n}\n\nstatic int __maybe_unused ov08d10_suspend(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\n\tmutex_lock(&ov08d10->mutex);\n\tif (ov08d10->streaming)\n\t\tov08d10_stop_streaming(ov08d10);\n\n\tmutex_unlock(&ov08d10->mutex);\n\n\treturn 0;\n}\n\nstatic int __maybe_unused ov08d10_resume(struct device *dev)\n{\n\tstruct i2c_client *client = to_i2c_client(dev);\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\tint ret;\n\n\tmutex_lock(&ov08d10->mutex);\n\n\tif (ov08d10->streaming) {\n\t\tret = ov08d10_start_streaming(ov08d10);\n\t\tif (ret) {\n\t\t\tov08d10->streaming = false;\n\t\t\tov08d10_stop_streaming(ov08d10);\n\t\t\tmutex_unlock(&ov08d10->mutex);\n\t\t\treturn ret;\n\t\t}\n\t}\n\n\tmutex_unlock(&ov08d10->mutex);\n\n\treturn 0;\n}\n\nstatic int ov08d10_set_format(struct v4l2_subdev *sd,\n\t\t\t      struct v4l2_subdev_state *sd_state,\n\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\tconst struct ov08d10_mode *mode;\n\ts32 vblank_def, h_blank;\n\ts64 pixel_rate;\n\n\tmode = v4l2_find_nearest_size(ov08d10->priv_lane->sp_modes,\n\t\t\t\t      ov08d10->modes_size,\n\t\t\t\t      width, height, fmt->format.width,\n\t\t\t\t      fmt->format.height);\n\n\tmutex_lock(&ov08d10->mutex);\n\tov08d10_update_pad_format(ov08d10, mode, &fmt->format);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY) {\n\t\t*v4l2_subdev_get_try_format(sd, sd_state, fmt->pad) =\n\t\t\t\t\t\t\t\tfmt->format;\n\t} else {\n\t\tov08d10->cur_mode = mode;\n\t\t__v4l2_ctrl_s_ctrl(ov08d10->link_freq, mode->link_freq_index);\n\t\tpixel_rate = to_rate(ov08d10->priv_lane->link_freq_menu,\n\t\t\t\t     mode->link_freq_index,\n\t\t\t\t     ov08d10->cur_mode->data_lanes);\n\t\t__v4l2_ctrl_s_ctrl_int64(ov08d10->pixel_rate, pixel_rate);\n\n\t\t \n\t\tvblank_def = mode->vts_def - mode->height;\n\t\t__v4l2_ctrl_modify_range(ov08d10->vblank,\n\t\t\t\t\t mode->vts_min - mode->height,\n\t\t\t\t\t OV08D10_VTS_MAX - mode->height, 1,\n\t\t\t\t\t vblank_def);\n\t\t__v4l2_ctrl_s_ctrl(ov08d10->vblank, vblank_def);\n\t\th_blank = to_pixels_per_line(ov08d10->priv_lane->link_freq_menu,\n\t\t\t\t\t     mode->hts,\n\t\t\t\t\t     mode->link_freq_index,\n\t\t\t\t\t     ov08d10->cur_mode->data_lanes)\n\t\t\t\t\t     - mode->width;\n\t\t__v4l2_ctrl_modify_range(ov08d10->hblank, h_blank, h_blank, 1,\n\t\t\t\t\t h_blank);\n\t}\n\n\tmutex_unlock(&ov08d10->mutex);\n\n\treturn 0;\n}\n\nstatic int ov08d10_get_format(struct v4l2_subdev *sd,\n\t\t\t      struct v4l2_subdev_state *sd_state,\n\t\t\t      struct v4l2_subdev_format *fmt)\n{\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\n\tmutex_lock(&ov08d10->mutex);\n\tif (fmt->which == V4L2_SUBDEV_FORMAT_TRY)\n\t\tfmt->format = *v4l2_subdev_get_try_format(&ov08d10->sd,\n\t\t\t\t\t\t\t  sd_state,\n\t\t\t\t\t\t\t  fmt->pad);\n\telse\n\t\tov08d10_update_pad_format(ov08d10, ov08d10->cur_mode,\n\t\t\t\t\t  &fmt->format);\n\n\tmutex_unlock(&ov08d10->mutex);\n\n\treturn 0;\n}\n\nstatic int ov08d10_enum_mbus_code(struct v4l2_subdev *sd,\n\t\t\t\t  struct v4l2_subdev_state *sd_state,\n\t\t\t\t  struct v4l2_subdev_mbus_code_enum *code)\n{\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\n\tif (code->index > 0)\n\t\treturn -EINVAL;\n\n\tmutex_lock(&ov08d10->mutex);\n\tcode->code = ov08d10_get_format_code(ov08d10);\n\tmutex_unlock(&ov08d10->mutex);\n\n\treturn 0;\n}\n\nstatic int ov08d10_enum_frame_size(struct v4l2_subdev *sd,\n\t\t\t\t   struct v4l2_subdev_state *sd_state,\n\t\t\t\t   struct v4l2_subdev_frame_size_enum *fse)\n{\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\n\tif (fse->index >= ov08d10->modes_size)\n\t\treturn -EINVAL;\n\n\tmutex_lock(&ov08d10->mutex);\n\tif (fse->code != ov08d10_get_format_code(ov08d10)) {\n\t\tmutex_unlock(&ov08d10->mutex);\n\t\treturn -EINVAL;\n\t}\n\tmutex_unlock(&ov08d10->mutex);\n\n\tfse->min_width = ov08d10->priv_lane->sp_modes[fse->index].width;\n\tfse->max_width = fse->min_width;\n\tfse->min_height = ov08d10->priv_lane->sp_modes[fse->index].height;\n\tfse->max_height = fse->min_height;\n\n\treturn 0;\n}\n\nstatic int ov08d10_open(struct v4l2_subdev *sd, struct v4l2_subdev_fh *fh)\n{\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\n\tmutex_lock(&ov08d10->mutex);\n\tov08d10_update_pad_format(ov08d10, &ov08d10->priv_lane->sp_modes[0],\n\t\t\t\t  v4l2_subdev_get_try_format(sd, fh->state, 0));\n\tmutex_unlock(&ov08d10->mutex);\n\n\treturn 0;\n}\n\nstatic const struct v4l2_subdev_video_ops ov08d10_video_ops = {\n\t.s_stream = ov08d10_set_stream,\n};\n\nstatic const struct v4l2_subdev_pad_ops ov08d10_pad_ops = {\n\t.set_fmt = ov08d10_set_format,\n\t.get_fmt = ov08d10_get_format,\n\t.enum_mbus_code = ov08d10_enum_mbus_code,\n\t.enum_frame_size = ov08d10_enum_frame_size,\n};\n\nstatic const struct v4l2_subdev_ops ov08d10_subdev_ops = {\n\t.video = &ov08d10_video_ops,\n\t.pad = &ov08d10_pad_ops,\n};\n\nstatic const struct v4l2_subdev_internal_ops ov08d10_internal_ops = {\n\t.open = ov08d10_open,\n};\n\nstatic int ov08d10_identify_module(struct ov08d10 *ov08d10)\n{\n\tstruct i2c_client *client = v4l2_get_subdevdata(&ov08d10->sd);\n\tu32 val;\n\tu16 chip_id;\n\tint ret;\n\n\t \n\tret = i2c_smbus_write_byte_data(client, OV08D10_REG_PAGE, 0x00);\n\tif (ret < 0)\n\t\treturn ret;\n\n\t \n\tret = i2c_smbus_read_byte_data(client, OV08D10_REG_CHIP_ID_0);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tval = ret << 8;\n\n\tret = i2c_smbus_read_byte_data(client, OV08D10_REG_CHIP_ID_1);\n\tif (ret < 0)\n\t\treturn ret;\n\n\tchip_id = val | ret;\n\n\tif ((chip_id & OV08D10_ID_MASK) != OV08D10_CHIP_ID) {\n\t\tdev_err(&client->dev, \"unexpected sensor id(0x%04x)\\n\",\n\t\t\tchip_id);\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic int ov08d10_get_hwcfg(struct ov08d10 *ov08d10, struct device *dev)\n{\n\tstruct fwnode_handle *ep;\n\tstruct fwnode_handle *fwnode = dev_fwnode(dev);\n\tstruct v4l2_fwnode_endpoint bus_cfg = {\n\t\t.bus_type = V4L2_MBUS_CSI2_DPHY\n\t};\n\tu32 xvclk_rate;\n\tunsigned int i, j;\n\tint ret;\n\n\tif (!fwnode)\n\t\treturn -ENXIO;\n\n\tret = fwnode_property_read_u32(fwnode, \"clock-frequency\", &xvclk_rate);\n\tif (ret)\n\t\treturn ret;\n\n\tif (xvclk_rate != OV08D10_XVCLK_19_2)\n\t\tdev_warn(dev, \"external clock rate %u is unsupported\",\n\t\t\t xvclk_rate);\n\n\tep = fwnode_graph_get_next_endpoint(fwnode, NULL);\n\tif (!ep)\n\t\treturn -ENXIO;\n\n\tret = v4l2_fwnode_endpoint_alloc_parse(ep, &bus_cfg);\n\tfwnode_handle_put(ep);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tif (bus_cfg.bus.mipi_csi2.num_data_lanes != 2) {\n\t\tdev_err(dev, \"number of CSI2 data lanes %d is not supported\",\n\t\t\tbus_cfg.bus.mipi_csi2.num_data_lanes);\n\t\tret = -EINVAL;\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tdev_dbg(dev, \"Using %u data lanes\\n\", ov08d10->cur_mode->data_lanes);\n\n\tov08d10->priv_lane = &lane_cfg_2;\n\tov08d10->modes_size = ov08d10_modes_num(ov08d10);\n\n\tif (!bus_cfg.nr_of_link_frequencies) {\n\t\tdev_err(dev, \"no link frequencies defined\");\n\t\tret = -EINVAL;\n\t\tgoto check_hwcfg_error;\n\t}\n\n\tfor (i = 0; i < ARRAY_SIZE(ov08d10->priv_lane->link_freq_menu); i++) {\n\t\tfor (j = 0; j < bus_cfg.nr_of_link_frequencies; j++) {\n\t\t\tif (ov08d10->priv_lane->link_freq_menu[i] ==\n\t\t\t    bus_cfg.link_frequencies[j])\n\t\t\t\tbreak;\n\t\t}\n\n\t\tif (j == bus_cfg.nr_of_link_frequencies) {\n\t\t\tdev_err(dev, \"no link frequency %lld supported\",\n\t\t\t\tov08d10->priv_lane->link_freq_menu[i]);\n\t\t\tret = -EINVAL;\n\t\t\tgoto check_hwcfg_error;\n\t\t}\n\t}\n\ncheck_hwcfg_error:\n\tv4l2_fwnode_endpoint_free(&bus_cfg);\n\n\treturn ret;\n}\n\nstatic void ov08d10_remove(struct i2c_client *client)\n{\n\tstruct v4l2_subdev *sd = i2c_get_clientdata(client);\n\tstruct ov08d10 *ov08d10 = to_ov08d10(sd);\n\n\tv4l2_async_unregister_subdev(sd);\n\tmedia_entity_cleanup(&sd->entity);\n\tv4l2_ctrl_handler_free(sd->ctrl_handler);\n\tpm_runtime_disable(&client->dev);\n\tmutex_destroy(&ov08d10->mutex);\n}\n\nstatic int ov08d10_probe(struct i2c_client *client)\n{\n\tstruct ov08d10 *ov08d10;\n\tint ret;\n\n\tov08d10 = devm_kzalloc(&client->dev, sizeof(*ov08d10), GFP_KERNEL);\n\tif (!ov08d10)\n\t\treturn -ENOMEM;\n\n\tret = ov08d10_get_hwcfg(ov08d10, &client->dev);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to get HW configuration: %d\",\n\t\t\tret);\n\t\treturn ret;\n\t}\n\n\tv4l2_i2c_subdev_init(&ov08d10->sd, client, &ov08d10_subdev_ops);\n\n\tret = ov08d10_identify_module(ov08d10);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to find sensor: %d\", ret);\n\t\treturn ret;\n\t}\n\n\tmutex_init(&ov08d10->mutex);\n\tov08d10->cur_mode = &ov08d10->priv_lane->sp_modes[0];\n\tret = ov08d10_init_controls(ov08d10);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init controls: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tov08d10->sd.internal_ops = &ov08d10_internal_ops;\n\tov08d10->sd.flags |= V4L2_SUBDEV_FL_HAS_DEVNODE;\n\tov08d10->sd.entity.function = MEDIA_ENT_F_CAM_SENSOR;\n\tov08d10->pad.flags = MEDIA_PAD_FL_SOURCE;\n\tret = media_entity_pads_init(&ov08d10->sd.entity, 1, &ov08d10->pad);\n\tif (ret) {\n\t\tdev_err(&client->dev, \"failed to init entity pads: %d\", ret);\n\t\tgoto probe_error_v4l2_ctrl_handler_free;\n\t}\n\n\tret = v4l2_async_register_subdev_sensor(&ov08d10->sd);\n\tif (ret < 0) {\n\t\tdev_err(&client->dev, \"failed to register V4L2 subdev: %d\",\n\t\t\tret);\n\t\tgoto probe_error_media_entity_cleanup;\n\t}\n\n\t \n\tpm_runtime_set_active(&client->dev);\n\tpm_runtime_enable(&client->dev);\n\tpm_runtime_idle(&client->dev);\n\n\treturn 0;\n\nprobe_error_media_entity_cleanup:\n\tmedia_entity_cleanup(&ov08d10->sd.entity);\n\nprobe_error_v4l2_ctrl_handler_free:\n\tv4l2_ctrl_handler_free(ov08d10->sd.ctrl_handler);\n\tmutex_destroy(&ov08d10->mutex);\n\n\treturn ret;\n}\n\nstatic const struct dev_pm_ops ov08d10_pm_ops = {\n\tSET_SYSTEM_SLEEP_PM_OPS(ov08d10_suspend, ov08d10_resume)\n};\n\n#ifdef CONFIG_ACPI\nstatic const struct acpi_device_id ov08d10_acpi_ids[] = {\n\t{ \"OVTI08D1\" },\n\t{   }\n};\n\nMODULE_DEVICE_TABLE(acpi, ov08d10_acpi_ids);\n#endif\n\nstatic struct i2c_driver ov08d10_i2c_driver = {\n\t.driver = {\n\t\t.name = \"ov08d10\",\n\t\t.pm = &ov08d10_pm_ops,\n\t\t.acpi_match_table = ACPI_PTR(ov08d10_acpi_ids),\n\t},\n\t.probe = ov08d10_probe,\n\t.remove = ov08d10_remove,\n};\n\nmodule_i2c_driver(ov08d10_i2c_driver);\n\nMODULE_AUTHOR(\"Su, Jimmy <jimmy.su@intel.com>\");\nMODULE_DESCRIPTION(\"OmniVision ov08d10 sensor driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}