|ship_proto
CLOCK_27 => CLOCK_27.IN1
CLOCK_50 => system_clk.IN5
EXT_CLOCK => ~NO_FANOUT~
KEY[0] => rst_n.IN5
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN2
SW[17] => SW[17].IN1
HEX0[0] <= seg7:h0.port1
HEX0[1] <= seg7:h0.port1
HEX0[2] <= seg7:h0.port1
HEX0[3] <= seg7:h0.port1
HEX0[4] <= seg7:h0.port1
HEX0[5] <= seg7:h0.port1
HEX0[6] <= seg7:h0.port1
HEX1[0] <= seg7:h1.port1
HEX1[1] <= seg7:h1.port1
HEX1[2] <= seg7:h1.port1
HEX1[3] <= seg7:h1.port1
HEX1[4] <= seg7:h1.port1
HEX1[5] <= seg7:h1.port1
HEX1[6] <= seg7:h1.port1
HEX2[0] <= seg7:h2.port1
HEX2[1] <= seg7:h2.port1
HEX2[2] <= seg7:h2.port1
HEX2[3] <= seg7:h2.port1
HEX2[4] <= seg7:h2.port1
HEX2[5] <= seg7:h2.port1
HEX2[6] <= seg7:h2.port1
HEX3[0] <= seg7:h3.port1
HEX3[1] <= seg7:h3.port1
HEX3[2] <= seg7:h3.port1
HEX3[3] <= seg7:h3.port1
HEX3[4] <= seg7:h3.port1
HEX3[5] <= seg7:h3.port1
HEX3[6] <= seg7:h3.port1
HEX4[0] <= seg7:h4.port1
HEX4[1] <= seg7:h4.port1
HEX4[2] <= seg7:h4.port1
HEX4[3] <= seg7:h4.port1
HEX4[4] <= seg7:h4.port1
HEX4[5] <= seg7:h4.port1
HEX4[6] <= seg7:h4.port1
HEX5[0] <= seg7:h5.port1
HEX5[1] <= seg7:h5.port1
HEX5[2] <= seg7:h5.port1
HEX5[3] <= seg7:h5.port1
HEX5[4] <= seg7:h5.port1
HEX5[5] <= seg7:h5.port1
HEX5[6] <= seg7:h5.port1
HEX6[0] <= seg7:h6.port1
HEX6[1] <= seg7:h6.port1
HEX6[2] <= seg7:h6.port1
HEX6[3] <= seg7:h6.port1
HEX6[4] <= seg7:h6.port1
HEX6[5] <= seg7:h6.port1
HEX6[6] <= seg7:h6.port1
HEX7[0] <= seg7:h7.port1
HEX7[1] <= seg7:h7.port1
HEX7[2] <= seg7:h7.port1
HEX7[3] <= seg7:h7.port1
HEX7[4] <= seg7:h7.port1
HEX7[5] <= seg7:h7.port1
HEX7[6] <= seg7:h7.port1
LEDG[0] <= <GND>
LEDG[1] <= <GND>
LEDG[2] <= <GND>
LEDG[3] <= <GND>
LEDG[4] <= data_tx_rx:packet_mover.no_packets_to_read
LEDG[5] <= data_tx_rx:packet_mover.bad_packet
LEDG[6] <= pulse_timer:two_sec.port2
LEDG[7] <= data_tx_rx:packet_mover.link_status
LEDG[8] <= <GND>
LEDR[0] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>
LEDR[10] <= <GND>
LEDR[11] <= <GND>
LEDR[12] <= <GND>
LEDR[13] <= <GND>
LEDR[14] <= <GND>
LEDR[15] <= <GND>
LEDR[16] <= <GND>
LEDR[17] <= <GND>
UART_TXD <= <GND>
UART_RXD => ~NO_FANOUT~
IRDA_TXD <= <GND>
IRDA_RXD => ~NO_FANOUT~
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= <GND>
DRAM_ADDR[1] <= <GND>
DRAM_ADDR[2] <= <GND>
DRAM_ADDR[3] <= <GND>
DRAM_ADDR[4] <= <GND>
DRAM_ADDR[5] <= <GND>
DRAM_ADDR[6] <= <GND>
DRAM_ADDR[7] <= <GND>
DRAM_ADDR[8] <= <GND>
DRAM_ADDR[9] <= <GND>
DRAM_ADDR[10] <= <GND>
DRAM_ADDR[11] <= <GND>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= <GND>
DRAM_CAS_N <= <GND>
DRAM_RAS_N <= <GND>
DRAM_CS_N <= <GND>
DRAM_BA_0 <= <GND>
DRAM_BA_1 <= <GND>
DRAM_CLK <= <GND>
DRAM_CKE <= <GND>
FL_DQ[0] <> FL_DQ[0]
FL_DQ[1] <> FL_DQ[1]
FL_DQ[2] <> FL_DQ[2]
FL_DQ[3] <> FL_DQ[3]
FL_DQ[4] <> FL_DQ[4]
FL_DQ[5] <> FL_DQ[5]
FL_DQ[6] <> FL_DQ[6]
FL_DQ[7] <> FL_DQ[7]
FL_ADDR[0] <= <GND>
FL_ADDR[1] <= <GND>
FL_ADDR[2] <= <GND>
FL_ADDR[3] <= <GND>
FL_ADDR[4] <= <GND>
FL_ADDR[5] <= <GND>
FL_ADDR[6] <= <GND>
FL_ADDR[7] <= <GND>
FL_ADDR[8] <= <GND>
FL_ADDR[9] <= <GND>
FL_ADDR[10] <= <GND>
FL_ADDR[11] <= <GND>
FL_ADDR[12] <= <GND>
FL_ADDR[13] <= <GND>
FL_ADDR[14] <= <GND>
FL_ADDR[15] <= <GND>
FL_ADDR[16] <= <GND>
FL_ADDR[17] <= <GND>
FL_ADDR[18] <= <GND>
FL_ADDR[19] <= <GND>
FL_ADDR[20] <= <GND>
FL_ADDR[21] <= <GND>
FL_WE_N <= <GND>
FL_RST_N <= <GND>
FL_OE_N <= <GND>
FL_CE_N <= <GND>
SRAM_DQ[0] <> SRAM_DQ[0]
SRAM_DQ[1] <> SRAM_DQ[1]
SRAM_DQ[2] <> SRAM_DQ[2]
SRAM_DQ[3] <> SRAM_DQ[3]
SRAM_DQ[4] <> SRAM_DQ[4]
SRAM_DQ[5] <> SRAM_DQ[5]
SRAM_DQ[6] <> SRAM_DQ[6]
SRAM_DQ[7] <> SRAM_DQ[7]
SRAM_DQ[8] <> SRAM_DQ[8]
SRAM_DQ[9] <> SRAM_DQ[9]
SRAM_DQ[10] <> SRAM_DQ[10]
SRAM_DQ[11] <> SRAM_DQ[11]
SRAM_DQ[12] <> SRAM_DQ[12]
SRAM_DQ[13] <> SRAM_DQ[13]
SRAM_DQ[14] <> SRAM_DQ[14]
SRAM_DQ[15] <> SRAM_DQ[15]
SRAM_ADDR[0] <= <GND>
SRAM_ADDR[1] <= <GND>
SRAM_ADDR[2] <= <GND>
SRAM_ADDR[3] <= <GND>
SRAM_ADDR[4] <= <GND>
SRAM_ADDR[5] <= <GND>
SRAM_ADDR[6] <= <GND>
SRAM_ADDR[7] <= <GND>
SRAM_ADDR[8] <= <GND>
SRAM_ADDR[9] <= <GND>
SRAM_ADDR[10] <= <GND>
SRAM_ADDR[11] <= <GND>
SRAM_ADDR[12] <= <GND>
SRAM_ADDR[13] <= <GND>
SRAM_ADDR[14] <= <GND>
SRAM_ADDR[15] <= <GND>
SRAM_ADDR[16] <= <GND>
SRAM_ADDR[17] <= <GND>
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_WE_N <= <GND>
SRAM_CE_N <= <GND>
SRAM_OE_N <= <GND>
OTG_DATA[0] <> OTG_DATA[0]
OTG_DATA[1] <> OTG_DATA[1]
OTG_DATA[2] <> OTG_DATA[2]
OTG_DATA[3] <> OTG_DATA[3]
OTG_DATA[4] <> OTG_DATA[4]
OTG_DATA[5] <> OTG_DATA[5]
OTG_DATA[6] <> OTG_DATA[6]
OTG_DATA[7] <> OTG_DATA[7]
OTG_DATA[8] <> OTG_DATA[8]
OTG_DATA[9] <> OTG_DATA[9]
OTG_DATA[10] <> OTG_DATA[10]
OTG_DATA[11] <> OTG_DATA[11]
OTG_DATA[12] <> OTG_DATA[12]
OTG_DATA[13] <> OTG_DATA[13]
OTG_DATA[14] <> OTG_DATA[14]
OTG_DATA[15] <> OTG_DATA[15]
OTG_ADDR[0] <= <GND>
OTG_ADDR[1] <= <GND>
OTG_CS_N <= <GND>
OTG_RD_N <= <GND>
OTG_WR_N <= <GND>
OTG_RST_N <= <GND>
OTG_FSPEED <= <GND>
OTG_LSPEED <= <GND>
OTG_INT0 => ~NO_FANOUT~
OTG_INT1 => ~NO_FANOUT~
OTG_DREQ0 => ~NO_FANOUT~
OTG_DREQ1 => ~NO_FANOUT~
OTG_DACK0_N <= <GND>
OTG_DACK1_N <= <GND>
LCD_ON <= <VCC>
LCD_BLON <= <VCC>
LCD_RW <= <GND>
LCD_EN <= <GND>
LCD_RS <= <GND>
LCD_DATA[0] <> LCD_DATA[0]
LCD_DATA[1] <> LCD_DATA[1]
LCD_DATA[2] <> LCD_DATA[2]
LCD_DATA[3] <> LCD_DATA[3]
LCD_DATA[4] <> LCD_DATA[4]
LCD_DATA[5] <> LCD_DATA[5]
LCD_DATA[6] <> LCD_DATA[6]
LCD_DATA[7] <> LCD_DATA[7]
SD_DAT <> SD_DAT
SD_DAT3 <> <UNC>
SD_CMD <> <UNC>
SD_CLK <= <GND>
TDI => ~NO_FANOUT~
TCK => ~NO_FANOUT~
TCS => ~NO_FANOUT~
TDO <= <GND>
I2C_SDAT <> I2C_SDAT
I2C_SCLK <= <GND>
PS2_DAT => ~NO_FANOUT~
PS2_CLK => ~NO_FANOUT~
VGA_CLK <= <GND>
VGA_HS <= <GND>
VGA_VS <= <GND>
VGA_BLANK <= <GND>
VGA_SYNC <= <GND>
VGA_R[0] <= <GND>
VGA_R[1] <= <GND>
VGA_R[2] <= <GND>
VGA_R[3] <= <GND>
VGA_R[4] <= <GND>
VGA_R[5] <= <GND>
VGA_R[6] <= <GND>
VGA_R[7] <= <GND>
VGA_R[8] <= <GND>
VGA_R[9] <= <GND>
VGA_G[0] <= <GND>
VGA_G[1] <= <GND>
VGA_G[2] <= <GND>
VGA_G[3] <= <GND>
VGA_G[4] <= <GND>
VGA_G[5] <= <GND>
VGA_G[6] <= <GND>
VGA_G[7] <= <GND>
VGA_G[8] <= <GND>
VGA_G[9] <= <GND>
VGA_B[0] <= <GND>
VGA_B[1] <= <GND>
VGA_B[2] <= <GND>
VGA_B[3] <= <GND>
VGA_B[4] <= <GND>
VGA_B[5] <= <GND>
VGA_B[6] <= <GND>
VGA_B[7] <= <GND>
VGA_B[8] <= <GND>
VGA_B[9] <= <GND>
ENET_DATA[0] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[1] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[2] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[3] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[4] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[5] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[6] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[7] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[8] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[9] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[10] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[11] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[12] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[13] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[14] <> data_tx_rx:packet_mover.ENET_DATA
ENET_DATA[15] <> data_tx_rx:packet_mover.ENET_DATA
ENET_CMD <= data_tx_rx:packet_mover.ENET_CMD
ENET_CS_N <= data_tx_rx:packet_mover.ENET_CS_N
ENET_WR_N <= data_tx_rx:packet_mover.ENET_WR_N
ENET_RD_N <= data_tx_rx:packet_mover.ENET_RD_N
ENET_RST_N <= data_tx_rx:packet_mover.ENET_RST_N
ENET_INT => ENET_INT.IN1
ENET_CLK <= ENET_CLK.DB_MAX_OUTPUT_PORT_TYPE
AUD_ADCLRCK <> AUD_ADCLRCK
AUD_ADCDAT => ~NO_FANOUT~
AUD_DACLRCK <> AUD_DACLRCK
AUD_DACDAT <= <GND>
AUD_BCLK <> AUD_BCLK
AUD_XCK <= <GND>
TD_DATA[0] => ~NO_FANOUT~
TD_DATA[1] => ~NO_FANOUT~
TD_DATA[2] => ~NO_FANOUT~
TD_DATA[3] => ~NO_FANOUT~
TD_DATA[4] => ~NO_FANOUT~
TD_DATA[5] => ~NO_FANOUT~
TD_DATA[6] => ~NO_FANOUT~
TD_DATA[7] => ~NO_FANOUT~
TD_HS => ~NO_FANOUT~
TD_VS => ~NO_FANOUT~
TD_RESET <= <GND>
GPIO_0i[0] => GPIO_0i[0].IN1
GPIO_0i[1] => GPIO_0i[1].IN1
GPIO_0i[2] => GPIO_0i[2].IN1
GPIO_0i[3] => GPIO_0i[3].IN1
GPIO_0i[4] => GPIO_0i[4].IN1
GPIO_0i[5] => GPIO_0i[5].IN1
GPIO_0i[6] => GPIO_0i[6].IN1
GPIO_0i[7] => GPIO_0i[7].IN1
GPIO_0i[8] => ~NO_FANOUT~
GPIO_0i[9] => ~NO_FANOUT~
GPIO_0i[10] => ~NO_FANOUT~
GPIO_0i[11] => ~NO_FANOUT~
GPIO_0i[12] => ~NO_FANOUT~
GPIO_0i[13] => ~NO_FANOUT~
GPIO_0i[14] => ~NO_FANOUT~
GPIO_0i[15] => ~NO_FANOUT~
GPIO_0i[16] => ~NO_FANOUT~
GPIO_0i[17] => ~NO_FANOUT~
GPIO_0o[0] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[1] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[2] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[3] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[4] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[5] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[6] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[7] <= crystal_read:read_crystals.GPIO_0o
GPIO_0o[8] <= <GND>
GPIO_0o[9] <= <GND>
GPIO_0o[10] <= <GND>
GPIO_0o[11] <= <GND>
GPIO_0o[12] <= <GND>
GPIO_0o[13] <= <GND>
GPIO_0o[14] <= <GND>
GPIO_0o[15] <= <GND>
GPIO_0o[16] <= <GND>
GPIO_0o[17] <= <GND>
GPIO_1[0] <> GPIO_1[0]
GPIO_1[1] <> GPIO_1[1]
GPIO_1[2] <> GPIO_1[2]
GPIO_1[3] <> GPIO_1[3]
GPIO_1[4] <> GPIO_1[4]
GPIO_1[5] <> GPIO_1[5]
GPIO_1[6] <> GPIO_1[6]
GPIO_1[7] <> GPIO_1[7]
GPIO_1[8] <> GPIO_1[8]
GPIO_1[9] <> GPIO_1[9]
GPIO_1[10] <> GPIO_1[10]
GPIO_1[11] <> GPIO_1[11]
GPIO_1[12] <> GPIO_1[12]
GPIO_1[13] <> GPIO_1[13]
GPIO_1[14] <> GPIO_1[14]
GPIO_1[15] <> GPIO_1[15]
GPIO_1[16] <> GPIO_1[16]
GPIO_1[17] <> GPIO_1[17]
GPIO_1[18] <> GPIO_1[18]
GPIO_1[19] <> GPIO_1[19]
GPIO_1[20] <> GPIO_1[20]
GPIO_1[21] <> GPIO_1[21]
GPIO_1[22] <> GPIO_1[22]
GPIO_1[23] <> GPIO_1[23]
GPIO_1[24] <> GPIO_1[24]
GPIO_1[25] <> GPIO_1[25]
GPIO_1[26] <> GPIO_1[26]
GPIO_1[27] <> GPIO_1[27]
GPIO_1[28] <> GPIO_1[28]
GPIO_1[29] <> GPIO_1[29]
GPIO_1[30] <> GPIO_1[30]
GPIO_1[31] <> GPIO_1[31]
GPIO_1[32] <> GPIO_1[32]
GPIO_1[33] <> GPIO_1[33]
GPIO_1[34] <> GPIO_1[34]
GPIO_1[35] <> GPIO_1[35]


|ship_proto|ethernet_clk:e25
areset => areset.IN1
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|ship_proto|ethernet_clk:e25|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|ship_proto|debounce_DE2_SW:debSW
clk => clk.IN18
rst_n => rst_n.IN18
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
SW[10] => SW[10].IN1
SW[11] => SW[11].IN1
SW[12] => SW[12].IN1
SW[13] => SW[13].IN1
SW[14] => SW[14].IN1
SW[15] => SW[15].IN1
SW[16] => SW[16].IN1
SW[17] => SW[17].IN1
SWO[0] <= debouncer:sw0.port3
SWO[1] <= debouncer:sw1.port3
SWO[2] <= debouncer:sw2.port3
SWO[3] <= debouncer:sw3.port3
SWO[4] <= debouncer:sw4.port3
SWO[5] <= debouncer:sw5.port3
SWO[6] <= debouncer:sw6.port3
SWO[7] <= debouncer:sw7.port3
SWO[8] <= debouncer:sw8.port3
SWO[9] <= debouncer:sw9.port3
SWO[10] <= debouncer:sw10.port3
SWO[11] <= debouncer:sw11.port3
SWO[12] <= debouncer:sw12.port3
SWO[13] <= debouncer:sw13.port3
SWO[14] <= debouncer:sw14.port3
SWO[15] <= debouncer:sw15.port3
SWO[16] <= debouncer:sw16.port3
SWO[17] <= debouncer:sw17.port3


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw0
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw1
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw2
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw3
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw4
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw5
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw6
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw7
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw8
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw9
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw10
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw11
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw12
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw13
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw14
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw15
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw16
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|debounce_DE2_SW:debSW|debouncer:sw17
clk => clean~reg0.CLK
clk => b_counter[0].CLK
clk => b_counter[1].CLK
clk => b_counter[2].CLK
clk => b_counter[3].CLK
clk => b_counter[4].CLK
clk => b_counter[5].CLK
clk => b_counter[6].CLK
clk => b_counter[7].CLK
clk => b_counter[8].CLK
clk => b_counter[9].CLK
clk => b_counter[10].CLK
clk => b_counter[11].CLK
clk => b_counter[12].CLK
clk => b_counter[13].CLK
clk => b_counter[14].CLK
clk => b_counter[15].CLK
clk => b_counter[16].CLK
clk => b_counter[17].CLK
clk => b_counter[18].CLK
clk => b_counter[19].CLK
clk => b_state~3.DATAIN
rst_n => clean~reg0.ACLR
rst_n => b_counter[0].ACLR
rst_n => b_counter[1].ACLR
rst_n => b_counter[2].ACLR
rst_n => b_counter[3].ACLR
rst_n => b_counter[4].ACLR
rst_n => b_counter[5].ACLR
rst_n => b_counter[6].ACLR
rst_n => b_counter[7].ACLR
rst_n => b_counter[8].ACLR
rst_n => b_counter[9].ACLR
rst_n => b_counter[10].ACLR
rst_n => b_counter[11].ACLR
rst_n => b_counter[12].ACLR
rst_n => b_counter[13].ACLR
rst_n => b_counter[14].ACLR
rst_n => b_counter[15].ACLR
rst_n => b_counter[16].ACLR
rst_n => b_counter[17].ACLR
rst_n => b_counter[18].ACLR
rst_n => b_counter[19].ACLR
rst_n => b_state~5.DATAIN
noisy => Selector0.IN3
noisy => Selector3.IN3
noisy => Selector1.IN1
noisy => Selector2.IN1
clean <= clean~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|pulse_timer:quart_sec
clk => pulse_1_clk_on~reg0.CLK
clk => pulse_clk~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => pulse_timer[31].CLK
clk => pulse_timer[32].CLK
clk => pulse_state~2.DATAIN
rst_n => pulse_1_clk_on~reg0.ACLR
rst_n => pulse_clk~reg0.PRESET
rst_n => pulse_timer[0].ACLR
rst_n => pulse_timer[1].ACLR
rst_n => pulse_timer[2].ACLR
rst_n => pulse_timer[3].ACLR
rst_n => pulse_timer[4].ACLR
rst_n => pulse_timer[5].ACLR
rst_n => pulse_timer[6].ACLR
rst_n => pulse_timer[7].ACLR
rst_n => pulse_timer[8].ACLR
rst_n => pulse_timer[9].ACLR
rst_n => pulse_timer[10].ACLR
rst_n => pulse_timer[11].ACLR
rst_n => pulse_timer[12].ACLR
rst_n => pulse_timer[13].ACLR
rst_n => pulse_timer[14].ACLR
rst_n => pulse_timer[15].ACLR
rst_n => pulse_timer[16].ACLR
rst_n => pulse_timer[17].ACLR
rst_n => pulse_timer[18].ACLR
rst_n => pulse_timer[19].ACLR
rst_n => pulse_timer[20].ACLR
rst_n => pulse_timer[21].ACLR
rst_n => pulse_timer[22].ACLR
rst_n => pulse_timer[23].ACLR
rst_n => pulse_timer[24].ACLR
rst_n => pulse_timer[25].ACLR
rst_n => pulse_timer[26].ACLR
rst_n => pulse_timer[27].ACLR
rst_n => pulse_timer[28].ACLR
rst_n => pulse_timer[29].ACLR
rst_n => pulse_timer[30].ACLR
rst_n => pulse_timer[31].ACLR
rst_n => pulse_timer[32].ACLR
rst_n => pulse_state~4.DATAIN
pulse_clk <= pulse_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_1_clk_on <= pulse_1_clk_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_time[0] => LessThan0.IN33
pulse_time[1] => LessThan0.IN32
pulse_time[2] => LessThan0.IN31
pulse_time[3] => LessThan0.IN30
pulse_time[4] => LessThan0.IN29
pulse_time[5] => LessThan0.IN28
pulse_time[6] => LessThan0.IN27
pulse_time[7] => LessThan0.IN26
pulse_time[8] => LessThan0.IN25
pulse_time[9] => LessThan0.IN24
pulse_time[10] => LessThan0.IN23
pulse_time[11] => LessThan0.IN22
pulse_time[12] => LessThan0.IN21
pulse_time[13] => LessThan0.IN20
pulse_time[14] => LessThan0.IN19
pulse_time[15] => LessThan0.IN18
pulse_time[16] => LessThan0.IN17
pulse_time[17] => LessThan0.IN16
pulse_time[18] => LessThan0.IN15
pulse_time[19] => LessThan0.IN14
pulse_time[20] => LessThan0.IN13
pulse_time[21] => LessThan0.IN12
pulse_time[22] => LessThan0.IN11
pulse_time[23] => LessThan0.IN10
pulse_time[24] => LessThan0.IN9
pulse_time[25] => LessThan0.IN8
pulse_time[26] => LessThan0.IN7
pulse_time[27] => LessThan0.IN6
pulse_time[28] => LessThan0.IN5
pulse_time[29] => LessThan0.IN4
pulse_time[30] => LessThan0.IN3
pulse_time[31] => LessThan0.IN2


|ship_proto|pulse_timer:two_sec
clk => pulse_1_clk_on~reg0.CLK
clk => pulse_clk~reg0.CLK
clk => pulse_timer[0].CLK
clk => pulse_timer[1].CLK
clk => pulse_timer[2].CLK
clk => pulse_timer[3].CLK
clk => pulse_timer[4].CLK
clk => pulse_timer[5].CLK
clk => pulse_timer[6].CLK
clk => pulse_timer[7].CLK
clk => pulse_timer[8].CLK
clk => pulse_timer[9].CLK
clk => pulse_timer[10].CLK
clk => pulse_timer[11].CLK
clk => pulse_timer[12].CLK
clk => pulse_timer[13].CLK
clk => pulse_timer[14].CLK
clk => pulse_timer[15].CLK
clk => pulse_timer[16].CLK
clk => pulse_timer[17].CLK
clk => pulse_timer[18].CLK
clk => pulse_timer[19].CLK
clk => pulse_timer[20].CLK
clk => pulse_timer[21].CLK
clk => pulse_timer[22].CLK
clk => pulse_timer[23].CLK
clk => pulse_timer[24].CLK
clk => pulse_timer[25].CLK
clk => pulse_timer[26].CLK
clk => pulse_timer[27].CLK
clk => pulse_timer[28].CLK
clk => pulse_timer[29].CLK
clk => pulse_timer[30].CLK
clk => pulse_timer[31].CLK
clk => pulse_timer[32].CLK
clk => pulse_state~2.DATAIN
rst_n => pulse_1_clk_on~reg0.ACLR
rst_n => pulse_clk~reg0.PRESET
rst_n => pulse_timer[0].ACLR
rst_n => pulse_timer[1].ACLR
rst_n => pulse_timer[2].ACLR
rst_n => pulse_timer[3].ACLR
rst_n => pulse_timer[4].ACLR
rst_n => pulse_timer[5].ACLR
rst_n => pulse_timer[6].ACLR
rst_n => pulse_timer[7].ACLR
rst_n => pulse_timer[8].ACLR
rst_n => pulse_timer[9].ACLR
rst_n => pulse_timer[10].ACLR
rst_n => pulse_timer[11].ACLR
rst_n => pulse_timer[12].ACLR
rst_n => pulse_timer[13].ACLR
rst_n => pulse_timer[14].ACLR
rst_n => pulse_timer[15].ACLR
rst_n => pulse_timer[16].ACLR
rst_n => pulse_timer[17].ACLR
rst_n => pulse_timer[18].ACLR
rst_n => pulse_timer[19].ACLR
rst_n => pulse_timer[20].ACLR
rst_n => pulse_timer[21].ACLR
rst_n => pulse_timer[22].ACLR
rst_n => pulse_timer[23].ACLR
rst_n => pulse_timer[24].ACLR
rst_n => pulse_timer[25].ACLR
rst_n => pulse_timer[26].ACLR
rst_n => pulse_timer[27].ACLR
rst_n => pulse_timer[28].ACLR
rst_n => pulse_timer[29].ACLR
rst_n => pulse_timer[30].ACLR
rst_n => pulse_timer[31].ACLR
rst_n => pulse_timer[32].ACLR
rst_n => pulse_state~4.DATAIN
pulse_clk <= pulse_clk~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_1_clk_on <= pulse_1_clk_on~reg0.DB_MAX_OUTPUT_PORT_TYPE
pulse_time[0] => LessThan0.IN33
pulse_time[1] => LessThan0.IN32
pulse_time[2] => LessThan0.IN31
pulse_time[3] => LessThan0.IN30
pulse_time[4] => LessThan0.IN29
pulse_time[5] => LessThan0.IN28
pulse_time[6] => LessThan0.IN27
pulse_time[7] => LessThan0.IN26
pulse_time[8] => LessThan0.IN25
pulse_time[9] => LessThan0.IN24
pulse_time[10] => LessThan0.IN23
pulse_time[11] => LessThan0.IN22
pulse_time[12] => LessThan0.IN21
pulse_time[13] => LessThan0.IN20
pulse_time[14] => LessThan0.IN19
pulse_time[15] => LessThan0.IN18
pulse_time[16] => LessThan0.IN17
pulse_time[17] => LessThan0.IN16
pulse_time[18] => LessThan0.IN15
pulse_time[19] => LessThan0.IN14
pulse_time[20] => LessThan0.IN13
pulse_time[21] => LessThan0.IN12
pulse_time[22] => LessThan0.IN11
pulse_time[23] => LessThan0.IN10
pulse_time[24] => LessThan0.IN9
pulse_time[25] => LessThan0.IN8
pulse_time[26] => LessThan0.IN7
pulse_time[27] => LessThan0.IN6
pulse_time[28] => LessThan0.IN5
pulse_time[29] => LessThan0.IN4
pulse_time[30] => LessThan0.IN3
pulse_time[31] => LessThan0.IN2


|ship_proto|seg7:h4
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|seg7:h5
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|seg7:h6
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|seg7:h7
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|seg7:h0
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|seg7:h1
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|seg7:h2
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|seg7:h3
in[0] => Decoder0.IN3
in[1] => Decoder0.IN2
in[2] => Decoder0.IN1
in[3] => Decoder0.IN0
out[0] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|crystal_read:read_crystals
system_clk => next_crystals[0].CLK
system_clk => next_crystals[1].CLK
system_clk => next_crystals[2].CLK
system_clk => next_crystals[3].CLK
system_clk => GPIO_0o[0]~reg0.CLK
system_clk => GPIO_0o[1]~reg0.CLK
system_clk => GPIO_0o[2]~reg0.CLK
system_clk => GPIO_0o[3]~reg0.CLK
system_clk => GPIO_0o[4]~reg0.CLK
system_clk => GPIO_0o[5]~reg0.CLK
system_clk => GPIO_0o[6]~reg0.CLK
system_clk => GPIO_0o[7]~reg0.CLK
system_clk => timer[0].CLK
system_clk => timer[1].CLK
system_clk => timer[2].CLK
system_clk => timer[3].CLK
system_clk => timer[4].CLK
system_clk => timer[5].CLK
system_clk => timer[6].CLK
system_clk => timer[7].CLK
system_clk => timer[8].CLK
system_clk => timer[9].CLK
system_clk => timer[10].CLK
system_clk => timer[11].CLK
system_clk => timer[12].CLK
system_clk => timer[13].CLK
system_clk => timer[14].CLK
system_clk => timer[15].CLK
system_clk => timer[16].CLK
system_clk => timer[17].CLK
system_clk => timer[18].CLK
system_clk => timer[19].CLK
system_clk => power_crystal_8_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_8_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_8_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_8_hooked_up_to[3]~reg0.CLK
system_clk => power_crystal_7_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_7_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_7_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_7_hooked_up_to[3]~reg0.CLK
system_clk => power_crystal_6_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_6_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_6_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_6_hooked_up_to[3]~reg0.CLK
system_clk => power_crystal_5_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_5_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_5_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_5_hooked_up_to[3]~reg0.CLK
system_clk => power_crystal_4_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_4_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_4_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_4_hooked_up_to[3]~reg0.CLK
system_clk => power_crystal_3_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_3_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_3_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_3_hooked_up_to[3]~reg0.CLK
system_clk => power_crystal_2_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_2_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_2_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_2_hooked_up_to[3]~reg0.CLK
system_clk => power_crystal_A_hooked_up_to[0]~reg0.CLK
system_clk => power_crystal_A_hooked_up_to[1]~reg0.CLK
system_clk => power_crystal_A_hooked_up_to[2]~reg0.CLK
system_clk => power_crystal_A_hooked_up_to[3]~reg0.CLK
system_clk => crystal_state~1.DATAIN
rst_n => timer[0].ACLR
rst_n => timer[1].ACLR
rst_n => timer[2].ACLR
rst_n => timer[3].ACLR
rst_n => timer[4].ACLR
rst_n => timer[5].ACLR
rst_n => timer[6].ACLR
rst_n => timer[7].ACLR
rst_n => timer[8].ACLR
rst_n => timer[9].ACLR
rst_n => timer[10].ACLR
rst_n => timer[11].ACLR
rst_n => timer[12].ACLR
rst_n => timer[13].ACLR
rst_n => timer[14].ACLR
rst_n => timer[15].ACLR
rst_n => timer[16].ACLR
rst_n => timer[17].ACLR
rst_n => timer[18].ACLR
rst_n => timer[19].ACLR
rst_n => power_crystal_8_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_8_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_8_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_8_hooked_up_to[3]~reg0.ACLR
rst_n => power_crystal_7_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_7_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_7_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_7_hooked_up_to[3]~reg0.ACLR
rst_n => power_crystal_6_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_6_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_6_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_6_hooked_up_to[3]~reg0.ACLR
rst_n => power_crystal_5_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_5_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_5_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_5_hooked_up_to[3]~reg0.ACLR
rst_n => power_crystal_4_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_4_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_4_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_4_hooked_up_to[3]~reg0.ACLR
rst_n => power_crystal_3_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_3_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_3_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_3_hooked_up_to[3]~reg0.ACLR
rst_n => power_crystal_2_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_2_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_2_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_2_hooked_up_to[3]~reg0.ACLR
rst_n => power_crystal_A_hooked_up_to[0]~reg0.ACLR
rst_n => power_crystal_A_hooked_up_to[1]~reg0.ACLR
rst_n => power_crystal_A_hooked_up_to[2]~reg0.ACLR
rst_n => power_crystal_A_hooked_up_to[3]~reg0.ACLR
rst_n => crystal_state~3.DATAIN
rst_n => next_crystals[0].ENA
rst_n => GPIO_0o[7]~reg0.ENA
rst_n => GPIO_0o[6]~reg0.ENA
rst_n => GPIO_0o[5]~reg0.ENA
rst_n => GPIO_0o[4]~reg0.ENA
rst_n => GPIO_0o[3]~reg0.ENA
rst_n => GPIO_0o[2]~reg0.ENA
rst_n => GPIO_0o[1]~reg0.ENA
rst_n => GPIO_0o[0]~reg0.ENA
rst_n => next_crystals[3].ENA
rst_n => next_crystals[2].ENA
rst_n => next_crystals[1].ENA
get_crystal_array => Selector22.IN2
get_crystal_array => Selector21.IN2
get_crystal_array => Selector23.IN1
GPIO_0i[0] => Decoder0.IN7
GPIO_0i[1] => Decoder0.IN6
GPIO_0i[2] => Decoder0.IN5
GPIO_0i[3] => Decoder0.IN4
GPIO_0i[4] => Decoder0.IN3
GPIO_0i[5] => Decoder0.IN2
GPIO_0i[6] => Decoder0.IN1
GPIO_0i[7] => Decoder0.IN0
GPIO_0o[0] <= GPIO_0o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0o[1] <= GPIO_0o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0o[2] <= GPIO_0o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0o[3] <= GPIO_0o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0o[4] <= GPIO_0o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0o[5] <= GPIO_0o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0o[6] <= GPIO_0o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GPIO_0o[7] <= GPIO_0o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_A_hooked_up_to[0] <= power_crystal_A_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_A_hooked_up_to[1] <= power_crystal_A_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_A_hooked_up_to[2] <= power_crystal_A_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_A_hooked_up_to[3] <= power_crystal_A_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_2_hooked_up_to[0] <= power_crystal_2_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_2_hooked_up_to[1] <= power_crystal_2_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_2_hooked_up_to[2] <= power_crystal_2_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_2_hooked_up_to[3] <= power_crystal_2_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_3_hooked_up_to[0] <= power_crystal_3_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_3_hooked_up_to[1] <= power_crystal_3_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_3_hooked_up_to[2] <= power_crystal_3_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_3_hooked_up_to[3] <= power_crystal_3_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_4_hooked_up_to[0] <= power_crystal_4_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_4_hooked_up_to[1] <= power_crystal_4_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_4_hooked_up_to[2] <= power_crystal_4_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_4_hooked_up_to[3] <= power_crystal_4_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_5_hooked_up_to[0] <= power_crystal_5_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_5_hooked_up_to[1] <= power_crystal_5_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_5_hooked_up_to[2] <= power_crystal_5_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_5_hooked_up_to[3] <= power_crystal_5_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_6_hooked_up_to[0] <= power_crystal_6_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_6_hooked_up_to[1] <= power_crystal_6_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_6_hooked_up_to[2] <= power_crystal_6_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_6_hooked_up_to[3] <= power_crystal_6_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_7_hooked_up_to[0] <= power_crystal_7_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_7_hooked_up_to[1] <= power_crystal_7_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_7_hooked_up_to[2] <= power_crystal_7_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_7_hooked_up_to[3] <= power_crystal_7_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_8_hooked_up_to[0] <= power_crystal_8_hooked_up_to[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_8_hooked_up_to[1] <= power_crystal_8_hooked_up_to[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_8_hooked_up_to[2] <= power_crystal_8_hooked_up_to[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_8_hooked_up_to[3] <= power_crystal_8_hooked_up_to[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover
system_clk => system_clk.IN7
rst_n => rst_n.IN3
ENET_DATA[0] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[1] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[2] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[3] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[4] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[5] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[6] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[7] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[8] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[9] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[10] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[11] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[12] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[13] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[14] <> dm9000a_controller:ethernet.enet_data
ENET_DATA[15] <> dm9000a_controller:ethernet.enet_data
ENET_CMD <= dm9000a_controller:ethernet.enet_cmd
ENET_CS_N <= dm9000a_controller:ethernet.enet_cs_n
ENET_WR_N <= dm9000a_controller:ethernet.enet_wr_n
ENET_RD_N <= dm9000a_controller:ethernet.enet_rd_n
ENET_RST_N <= dm9000a_controller:ethernet.enet_rst_n
ENET_INT => ENET_INT.IN1
ENET_CLK => ENET_CLK.IN1
power_A_B[0] <= power_A_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_B[1] <= power_A_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_B[2] <= power_A_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_B[3] <= power_A_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_C[0] <= power_A_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_C[1] <= power_A_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_C[2] <= power_A_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_C[3] <= power_A_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_D[0] <= power_A_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_D[1] <= power_A_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_D[2] <= power_A_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_D[3] <= power_A_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_E[0] <= power_A_E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_E[1] <= power_A_E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_E[2] <= power_A_E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_E[3] <= power_A_E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_F[0] <= power_A_F[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_F[1] <= power_A_F[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_F[2] <= power_A_F[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_F[3] <= power_A_F[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_G[0] <= power_A_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_G[1] <= power_A_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_G[2] <= power_A_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_G[3] <= power_A_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_H[0] <= power_A_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_H[1] <= power_A_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_H[2] <= power_A_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_A_H[3] <= power_A_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_C[0] <= power_B_C[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_C[1] <= power_B_C[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_C[2] <= power_B_C[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_C[3] <= power_B_C[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_D[0] <= power_B_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_D[1] <= power_B_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_D[2] <= power_B_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_D[3] <= power_B_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_E[0] <= power_B_E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_E[1] <= power_B_E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_E[2] <= power_B_E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_E[3] <= power_B_E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_F[0] <= power_B_F[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_F[1] <= power_B_F[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_F[2] <= power_B_F[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_F[3] <= power_B_F[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_G[0] <= power_B_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_G[1] <= power_B_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_G[2] <= power_B_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_G[3] <= power_B_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_H[0] <= power_B_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_H[1] <= power_B_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_H[2] <= power_B_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_B_H[3] <= power_B_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_D[0] <= power_C_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_D[1] <= power_C_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_D[2] <= power_C_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_D[3] <= power_C_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_E[0] <= power_C_E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_E[1] <= power_C_E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_E[2] <= power_C_E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_E[3] <= power_C_E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_F[0] <= power_C_F[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_F[1] <= power_C_F[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_F[2] <= power_C_F[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_F[3] <= power_C_F[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_G[0] <= power_C_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_G[1] <= power_C_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_G[2] <= power_C_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_G[3] <= power_C_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_H[0] <= power_C_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_H[1] <= power_C_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_H[2] <= power_C_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_C_H[3] <= power_C_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_E[0] <= power_D_E[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_E[1] <= power_D_E[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_E[2] <= power_D_E[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_E[3] <= power_D_E[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_F[0] <= power_D_F[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_F[1] <= power_D_F[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_F[2] <= power_D_F[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_F[3] <= power_D_F[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_G[0] <= power_D_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_G[1] <= power_D_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_G[2] <= power_D_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_G[3] <= power_D_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_H[0] <= power_D_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_H[1] <= power_D_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_H[2] <= power_D_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_D_H[3] <= power_D_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_F[0] <= power_E_F[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_F[1] <= power_E_F[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_F[2] <= power_E_F[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_F[3] <= power_E_F[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_G[0] <= power_E_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_G[1] <= power_E_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_G[2] <= power_E_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_G[3] <= power_E_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_H[0] <= power_E_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_H[1] <= power_E_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_H[2] <= power_E_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_E_H[3] <= power_E_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_G[0] <= power_F_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_G[1] <= power_F_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_G[2] <= power_F_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_G[3] <= power_F_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_H[0] <= power_F_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_H[1] <= power_F_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_H[2] <= power_F_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_F_H[3] <= power_F_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_G_H[0] <= power_G_H[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_G_H[1] <= power_G_H[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_G_H[2] <= power_G_H[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_G_H[3] <= power_G_H[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_detected_something[0] <= sensor_detected_something[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_detected_something[1] <= sensor_detected_something[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_detected_something[2] <= sensor_detected_something[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sensor_detected_something[3] <= sensor_detected_something[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[0] <= x_coord[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[1] <= x_coord[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[2] <= x_coord[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[3] <= x_coord[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[4] <= x_coord[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[5] <= x_coord[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[6] <= x_coord[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[7] <= x_coord[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[8] <= x_coord[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[9] <= x_coord[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[10] <= x_coord[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[11] <= x_coord[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[12] <= x_coord[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[13] <= x_coord[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[14] <= x_coord[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x_coord[15] <= x_coord[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[0] <= y_coord[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[1] <= y_coord[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[2] <= y_coord[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[3] <= y_coord[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[4] <= y_coord[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[5] <= y_coord[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[6] <= y_coord[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[7] <= y_coord[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[8] <= y_coord[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[9] <= y_coord[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[10] <= y_coord[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[11] <= y_coord[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[12] <= y_coord[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[13] <= y_coord[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[14] <= y_coord[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y_coord[15] <= y_coord[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[0] <= rx_checksum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[1] <= rx_checksum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[2] <= rx_checksum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[3] <= rx_checksum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[4] <= rx_checksum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[5] <= rx_checksum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[6] <= rx_checksum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[7] <= rx_checksum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[8] <= rx_checksum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[9] <= rx_checksum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[10] <= rx_checksum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[11] <= rx_checksum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[12] <= rx_checksum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[13] <= rx_checksum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[14] <= rx_checksum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_checksum[15] <= rx_checksum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
power_crystal_A_hooked_up_to[0] => Selector20.IN2
power_crystal_A_hooked_up_to[1] => Selector19.IN2
power_crystal_A_hooked_up_to[2] => Selector18.IN2
power_crystal_2_hooked_up_to[0] => Selector23.IN2
power_crystal_2_hooked_up_to[1] => Selector22.IN2
power_crystal_2_hooked_up_to[2] => Selector21.IN2
power_crystal_3_hooked_up_to[0] => Selector26.IN2
power_crystal_3_hooked_up_to[1] => Selector25.IN2
power_crystal_3_hooked_up_to[2] => Selector24.IN2
power_crystal_4_hooked_up_to[0] => Selector29.IN3
power_crystal_4_hooked_up_to[1] => Selector28.IN3
power_crystal_4_hooked_up_to[2] => Selector27.IN2
power_crystal_5_hooked_up_to[0] => Selector20.IN3
power_crystal_5_hooked_up_to[1] => Selector19.IN3
power_crystal_5_hooked_up_to[2] => Selector18.IN3
power_crystal_6_hooked_up_to[0] => Selector23.IN3
power_crystal_6_hooked_up_to[1] => Selector22.IN3
power_crystal_6_hooked_up_to[2] => Selector21.IN3
power_crystal_7_hooked_up_to[0] => Selector26.IN3
power_crystal_7_hooked_up_to[1] => Selector25.IN3
power_crystal_7_hooked_up_to[2] => Selector24.IN3
power_crystal_8_hooked_up_to[0] => Selector29.IN4
power_crystal_8_hooked_up_to[1] => Selector28.IN4
power_crystal_8_hooked_up_to[2] => Selector27.IN3
engines_on => Selector30.IN3
engines_left_right[0] => Selector31.IN3
engines_left_right[1] => Selector30.IN4
sensor_movement_state[0] => Selector27.IN4
sensor_movement_state[1] => Selector26.IN4
sensor_movement_per_sample[0] => Selector25.IN4
sensor_movement_per_sample[1] => Selector24.IN4
sensor_movement_per_sample[2] => Selector23.IN4
sensor_movement_per_sample[3] => Selector22.IN4
sensor_movement_per_sample[4] => Selector21.IN4
sensor_movement_per_sample[5] => Selector20.IN4
sensor_movement_per_sample[6] => Selector19.IN4
sensor_movement_per_sample[7] => Selector18.IN4
cannon_fire => Selector18.IN5
cannon_power[0] => Selector28.IN5
cannon_power[1] => Selector27.IN5
cannon_power[2] => Selector26.IN5
cannon_power[3] => Selector25.IN5
cannon_power[4] => Selector24.IN5
cannon_power[5] => Selector23.IN5
cannon_power[6] => Selector22.IN5
cannon_power[7] => Selector21.IN5
cannon_power[8] => Selector20.IN5
cannon_power[9] => Selector19.IN5
tx_checksum[0] => Selector33.IN3
tx_checksum[1] => Selector32.IN3
tx_checksum[2] => Selector31.IN4
tx_checksum[3] => Selector30.IN5
tx_checksum[4] => Selector29.IN5
tx_checksum[5] => Selector28.IN6
tx_checksum[6] => Selector27.IN6
tx_checksum[7] => Selector26.IN6
tx_checksum[8] => Selector25.IN6
tx_checksum[9] => Selector24.IN6
tx_checksum[10] => Selector23.IN6
tx_checksum[11] => Selector22.IN6
tx_checksum[12] => Selector21.IN6
tx_checksum[13] => Selector20.IN6
tx_checksum[14] => Selector19.IN6
tx_checksum[15] => Selector18.IN6
no_packets_to_read <= dm9000a_controller:ethernet.rx_fifo_empty
link_status <= dm9000a_controller:ethernet.link_status
player_number => player_number.IN2
bad_packet <= dm9000a_controller:ethernet.rx_bad_packet


|ship_proto|data_tx_rx:packet_mover|packet_buffer:p2_packets_rx
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|ship_proto|data_tx_rx:packet_mover|packet_buffer:p2_packets_rx|altsyncram:altsyncram_component
wren_a => altsyncram_l4a1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l4a1:auto_generated.data_a[0]
data_a[1] => altsyncram_l4a1:auto_generated.data_a[1]
data_a[2] => altsyncram_l4a1:auto_generated.data_a[2]
data_a[3] => altsyncram_l4a1:auto_generated.data_a[3]
data_a[4] => altsyncram_l4a1:auto_generated.data_a[4]
data_a[5] => altsyncram_l4a1:auto_generated.data_a[5]
data_a[6] => altsyncram_l4a1:auto_generated.data_a[6]
data_a[7] => altsyncram_l4a1:auto_generated.data_a[7]
data_a[8] => altsyncram_l4a1:auto_generated.data_a[8]
data_a[9] => altsyncram_l4a1:auto_generated.data_a[9]
data_a[10] => altsyncram_l4a1:auto_generated.data_a[10]
data_a[11] => altsyncram_l4a1:auto_generated.data_a[11]
data_a[12] => altsyncram_l4a1:auto_generated.data_a[12]
data_a[13] => altsyncram_l4a1:auto_generated.data_a[13]
data_a[14] => altsyncram_l4a1:auto_generated.data_a[14]
data_a[15] => altsyncram_l4a1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l4a1:auto_generated.address_a[0]
address_a[1] => altsyncram_l4a1:auto_generated.address_a[1]
address_a[2] => altsyncram_l4a1:auto_generated.address_a[2]
address_a[3] => altsyncram_l4a1:auto_generated.address_a[3]
address_a[4] => altsyncram_l4a1:auto_generated.address_a[4]
address_a[5] => altsyncram_l4a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l4a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l4a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l4a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l4a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l4a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l4a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l4a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l4a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l4a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l4a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l4a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l4a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l4a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l4a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l4a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l4a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l4a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ship_proto|data_tx_rx:packet_mover|packet_buffer:p2_packets_rx|altsyncram:altsyncram_component|altsyncram_l4a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|ship_proto|data_tx_rx:packet_mover|packet_buffer:p2_packets_tx
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|ship_proto|data_tx_rx:packet_mover|packet_buffer:p2_packets_tx|altsyncram:altsyncram_component
wren_a => altsyncram_l4a1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_l4a1:auto_generated.data_a[0]
data_a[1] => altsyncram_l4a1:auto_generated.data_a[1]
data_a[2] => altsyncram_l4a1:auto_generated.data_a[2]
data_a[3] => altsyncram_l4a1:auto_generated.data_a[3]
data_a[4] => altsyncram_l4a1:auto_generated.data_a[4]
data_a[5] => altsyncram_l4a1:auto_generated.data_a[5]
data_a[6] => altsyncram_l4a1:auto_generated.data_a[6]
data_a[7] => altsyncram_l4a1:auto_generated.data_a[7]
data_a[8] => altsyncram_l4a1:auto_generated.data_a[8]
data_a[9] => altsyncram_l4a1:auto_generated.data_a[9]
data_a[10] => altsyncram_l4a1:auto_generated.data_a[10]
data_a[11] => altsyncram_l4a1:auto_generated.data_a[11]
data_a[12] => altsyncram_l4a1:auto_generated.data_a[12]
data_a[13] => altsyncram_l4a1:auto_generated.data_a[13]
data_a[14] => altsyncram_l4a1:auto_generated.data_a[14]
data_a[15] => altsyncram_l4a1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l4a1:auto_generated.address_a[0]
address_a[1] => altsyncram_l4a1:auto_generated.address_a[1]
address_a[2] => altsyncram_l4a1:auto_generated.address_a[2]
address_a[3] => altsyncram_l4a1:auto_generated.address_a[3]
address_a[4] => altsyncram_l4a1:auto_generated.address_a[4]
address_a[5] => altsyncram_l4a1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l4a1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l4a1:auto_generated.q_a[0]
q_a[1] <= altsyncram_l4a1:auto_generated.q_a[1]
q_a[2] <= altsyncram_l4a1:auto_generated.q_a[2]
q_a[3] <= altsyncram_l4a1:auto_generated.q_a[3]
q_a[4] <= altsyncram_l4a1:auto_generated.q_a[4]
q_a[5] <= altsyncram_l4a1:auto_generated.q_a[5]
q_a[6] <= altsyncram_l4a1:auto_generated.q_a[6]
q_a[7] <= altsyncram_l4a1:auto_generated.q_a[7]
q_a[8] <= altsyncram_l4a1:auto_generated.q_a[8]
q_a[9] <= altsyncram_l4a1:auto_generated.q_a[9]
q_a[10] <= altsyncram_l4a1:auto_generated.q_a[10]
q_a[11] <= altsyncram_l4a1:auto_generated.q_a[11]
q_a[12] <= altsyncram_l4a1:auto_generated.q_a[12]
q_a[13] <= altsyncram_l4a1:auto_generated.q_a[13]
q_a[14] <= altsyncram_l4a1:auto_generated.q_a[14]
q_a[15] <= altsyncram_l4a1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ship_proto|data_tx_rx:packet_mover|packet_buffer:p2_packets_tx|altsyncram:altsyncram_component|altsyncram_l4a1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet
clk => ~NO_FANOUT~
reset_n => tx_in_progress.OUTPUTSELECT
reset_n => enet_rst_n.DATAIN
reset_n => _.IN1
reset_n => _.IN1
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => state.OUTPUTSELECT
reset_n => rx_fifo_wr_req.OUTPUTSELECT
reset_n => rx_bad_packet.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => tx_length.OUTPUTSELECT
reset_n => enet_cmd.OUTPUTSELECT
reset_n => enet_wr_n.OUTPUTSELECT
reset_n => enet_rd_n.OUTPUTSELECT
reset_n => tx_fifo_rd_req.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => rx_fifo_wr_data.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_state.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_spin_count.OUTPUTSELECT
reset_n => cmd_post_spin_state.OUTPUTSELECT
reset_n => cmd_post_spin_state.OUTPUTSELECT
reset_n => cmd_post_spin_state.OUTPUTSELECT
reset_n => link_status.OUTPUTSELECT
reset_n => address_position.OUTPUTSELECT
reset_n => address_position.OUTPUTSELECT
reset_n => address_position.OUTPUTSELECT
reset_n => interrupt_flags.OUTPUTSELECT
reset_n => interrupt_flags.OUTPUTSELECT
reset_n => interrupt_flags.OUTPUTSELECT
reset_n => spin_next.OUTPUTSELECT
reset_n => issue_read.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_register.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => issue_data.OUTPUTSELECT
reset_n => rx_odd_length.ENA
reset_n => rx_length[0].ENA
reset_n => rx_length[1].ENA
reset_n => rx_length[2].ENA
reset_n => rx_length[3].ENA
reset_n => rx_length[4].ENA
reset_n => rx_length[5].ENA
reset_n => rx_length[6].ENA
reset_n => rx_length[7].ENA
reset_n => rx_length[8].ENA
reset_n => rx_length[9].ENA
reset_n => rx_length[10].ENA
reset_n => rx_length[11].ENA
reset_n => rx_length[12].ENA
reset_n => rx_length[13].ENA
reset_n => rx_length[14].ENA
reset_n => rx_length[15].ENA
reset_n => data_out[0].ENA
reset_n => data_out[1].ENA
reset_n => data_out[2].ENA
reset_n => data_out[3].ENA
reset_n => data_out[4].ENA
reset_n => data_out[5].ENA
reset_n => data_out[6].ENA
reset_n => data_out[7].ENA
reset_n => data_out[8].ENA
reset_n => data_out[9].ENA
reset_n => data_out[10].ENA
reset_n => data_out[11].ENA
reset_n => data_out[12].ENA
reset_n => data_out[13].ENA
reset_n => data_out[14].ENA
reset_n => data_out[15].ENA
enet_clk => enet_clk.IN2
enet_int => cmd_state.DATAB
enet_int => Selector70.IN2
enet_rst_n <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
enet_cs_n <= <GND>
enet_cmd <= enet_cmd~reg0.DB_MAX_OUTPUT_PORT_TYPE
enet_wr_n <= enet_wr_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
enet_rd_n <= enet_rd_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
enet_data[0] <> enet_data[0]
enet_data[1] <> enet_data[1]
enet_data[2] <> enet_data[2]
enet_data[3] <> enet_data[3]
enet_data[4] <> enet_data[4]
enet_data[5] <> enet_data[5]
enet_data[6] <> enet_data[6]
enet_data[7] <> enet_data[7]
enet_data[8] <> enet_data[8]
enet_data[9] <> enet_data[9]
enet_data[10] <> enet_data[10]
enet_data[11] <> enet_data[11]
enet_data[12] <> enet_data[12]
enet_data[13] <> enet_data[13]
enet_data[14] <> enet_data[14]
enet_data[15] <> enet_data[15]
rx_fifo_rd_clk => rx_fifo_rd_clk.IN1
rx_fifo_rd_req => rx_fifo_rd_req.IN1
rx_fifo_rd_data[0] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[1] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[2] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[3] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[4] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[5] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[6] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[7] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[8] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[9] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[10] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[11] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[12] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[13] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[14] <= rx_data_fifo:rx_fifo.q
rx_fifo_rd_data[15] <= rx_data_fifo:rx_fifo.q
rx_fifo_empty <= rx_data_fifo:rx_fifo.rdempty
rx_fifo_full <= rx_data_fifo:rx_fifo.wrfull
tx_fifo_wr_clk => tx_fifo_wr_clk.IN1
tx_fifo_wr_req => tx_fifo_wr_req.IN1
tx_fifo_wr_data[0] => tx_fifo_wr_data[0].IN1
tx_fifo_wr_data[1] => tx_fifo_wr_data[1].IN1
tx_fifo_wr_data[2] => tx_fifo_wr_data[2].IN1
tx_fifo_wr_data[3] => tx_fifo_wr_data[3].IN1
tx_fifo_wr_data[4] => tx_fifo_wr_data[4].IN1
tx_fifo_wr_data[5] => tx_fifo_wr_data[5].IN1
tx_fifo_wr_data[6] => tx_fifo_wr_data[6].IN1
tx_fifo_wr_data[7] => tx_fifo_wr_data[7].IN1
tx_fifo_wr_data[8] => tx_fifo_wr_data[8].IN1
tx_fifo_wr_data[9] => tx_fifo_wr_data[9].IN1
tx_fifo_wr_data[10] => tx_fifo_wr_data[10].IN1
tx_fifo_wr_data[11] => tx_fifo_wr_data[11].IN1
tx_fifo_wr_data[12] => tx_fifo_wr_data[12].IN1
tx_fifo_wr_data[13] => tx_fifo_wr_data[13].IN1
tx_fifo_wr_data[14] => tx_fifo_wr_data[14].IN1
tx_fifo_wr_data[15] => tx_fifo_wr_data[15].IN1
tx_fifo_full <= rx_data_fifo:tx_fifo.wrfull
halt => fifo_halt.IN1
link_status <= link_status~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[0] => Selector16.IN7
from_address[0] => issue_data.DATAB
from_address[1] => Selector15.IN7
from_address[1] => issue_data.DATAB
from_address[2] => Selector14.IN7
from_address[2] => issue_data.DATAB
from_address[3] => Selector13.IN7
from_address[3] => issue_data.DATAB
from_address[4] => Selector12.IN7
from_address[4] => issue_data.DATAB
from_address[5] => Selector11.IN7
from_address[5] => issue_data.DATAB
from_address[6] => Selector10.IN7
from_address[6] => issue_data.DATAB
from_address[7] => Selector9.IN7
from_address[7] => issue_data.DATAB
from_address[8] => Selector24.IN10
from_address[8] => issue_data.DATAB
from_address[9] => Selector23.IN9
from_address[9] => issue_data.DATAB
from_address[10] => Selector22.IN10
from_address[10] => issue_data.DATAB
from_address[11] => Selector21.IN10
from_address[11] => issue_data.DATAB
from_address[12] => Selector20.IN10
from_address[12] => issue_data.DATAB
from_address[13] => Selector19.IN10
from_address[13] => issue_data.DATAB
from_address[14] => Selector18.IN10
from_address[14] => issue_data.DATAB
from_address[15] => Selector17.IN10
from_address[15] => issue_data.DATAB
from_address[16] => Selector16.IN6
from_address[16] => issue_data.DATAB
from_address[17] => Selector15.IN6
from_address[17] => issue_data.DATAB
from_address[18] => Selector14.IN6
from_address[18] => issue_data.DATAB
from_address[19] => Selector13.IN6
from_address[19] => issue_data.DATAB
from_address[20] => Selector12.IN6
from_address[20] => issue_data.DATAB
from_address[21] => Selector11.IN6
from_address[21] => issue_data.DATAB
from_address[22] => Selector10.IN6
from_address[22] => issue_data.DATAB
from_address[23] => Selector9.IN6
from_address[23] => issue_data.DATAB
from_address[24] => Selector24.IN9
from_address[24] => issue_data.DATAB
from_address[25] => Selector23.IN8
from_address[25] => issue_data.DATAB
from_address[26] => Selector22.IN9
from_address[26] => issue_data.DATAB
from_address[27] => Selector21.IN9
from_address[27] => issue_data.DATAB
from_address[28] => Selector20.IN9
from_address[28] => issue_data.DATAB
from_address[29] => Selector19.IN9
from_address[29] => issue_data.DATAB
from_address[30] => Selector18.IN9
from_address[30] => issue_data.DATAB
from_address[31] => Selector17.IN9
from_address[31] => issue_data.DATAB
from_address[32] => Selector16.IN5
from_address[32] => issue_data.DATAB
from_address[33] => Selector15.IN5
from_address[33] => issue_data.DATAB
from_address[34] => Selector14.IN5
from_address[34] => issue_data.DATAB
from_address[35] => Selector13.IN5
from_address[35] => issue_data.DATAB
from_address[36] => Selector12.IN5
from_address[36] => issue_data.DATAB
from_address[37] => Selector11.IN5
from_address[37] => issue_data.DATAB
from_address[38] => Selector10.IN5
from_address[38] => issue_data.DATAB
from_address[39] => Selector9.IN5
from_address[39] => issue_data.DATAB
from_address[40] => Selector24.IN8
from_address[40] => issue_data.DATAA
from_address[41] => Selector23.IN7
from_address[41] => issue_data.DATAA
from_address[42] => Selector22.IN8
from_address[42] => issue_data.DATAA
from_address[43] => Selector21.IN8
from_address[43] => issue_data.DATAA
from_address[44] => Selector20.IN8
from_address[44] => issue_data.DATAA
from_address[45] => Selector19.IN8
from_address[45] => issue_data.DATAA
from_address[46] => Selector18.IN8
from_address[46] => issue_data.DATAA
from_address[47] => Selector17.IN8
from_address[47] => issue_data.DATAA
rx_bad_packet <= rx_bad_packet~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo
sclr => sclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_0jo1:auto_generated.data[0]
data[1] => dcfifo_0jo1:auto_generated.data[1]
data[2] => dcfifo_0jo1:auto_generated.data[2]
data[3] => dcfifo_0jo1:auto_generated.data[3]
data[4] => dcfifo_0jo1:auto_generated.data[4]
data[5] => dcfifo_0jo1:auto_generated.data[5]
data[6] => dcfifo_0jo1:auto_generated.data[6]
data[7] => dcfifo_0jo1:auto_generated.data[7]
data[8] => dcfifo_0jo1:auto_generated.data[8]
data[9] => dcfifo_0jo1:auto_generated.data[9]
data[10] => dcfifo_0jo1:auto_generated.data[10]
data[11] => dcfifo_0jo1:auto_generated.data[11]
data[12] => dcfifo_0jo1:auto_generated.data[12]
data[13] => dcfifo_0jo1:auto_generated.data[13]
data[14] => dcfifo_0jo1:auto_generated.data[14]
data[15] => dcfifo_0jo1:auto_generated.data[15]
q[0] <= dcfifo_0jo1:auto_generated.q[0]
q[1] <= dcfifo_0jo1:auto_generated.q[1]
q[2] <= dcfifo_0jo1:auto_generated.q[2]
q[3] <= dcfifo_0jo1:auto_generated.q[3]
q[4] <= dcfifo_0jo1:auto_generated.q[4]
q[5] <= dcfifo_0jo1:auto_generated.q[5]
q[6] <= dcfifo_0jo1:auto_generated.q[6]
q[7] <= dcfifo_0jo1:auto_generated.q[7]
q[8] <= dcfifo_0jo1:auto_generated.q[8]
q[9] <= dcfifo_0jo1:auto_generated.q[9]
q[10] <= dcfifo_0jo1:auto_generated.q[10]
q[11] <= dcfifo_0jo1:auto_generated.q[11]
q[12] <= dcfifo_0jo1:auto_generated.q[12]
q[13] <= dcfifo_0jo1:auto_generated.q[13]
q[14] <= dcfifo_0jo1:auto_generated.q[14]
q[15] <= dcfifo_0jo1:auto_generated.q[15]
rdclk => dcfifo_0jo1:auto_generated.rdclk
rdreq => dcfifo_0jo1:auto_generated.rdreq
wrclk => dcfifo_0jo1:auto_generated.wrclk
wrreq => dcfifo_0jo1:auto_generated.wrreq
aclr => dcfifo_0jo1:auto_generated.aclr
rdempty <= dcfifo_0jo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_0jo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated
aclr => rdptr_g[9].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_7g01:fifo_ram.data_a[0]
data[1] => altsyncram_7g01:fifo_ram.data_a[1]
data[2] => altsyncram_7g01:fifo_ram.data_a[2]
data[3] => altsyncram_7g01:fifo_ram.data_a[3]
data[4] => altsyncram_7g01:fifo_ram.data_a[4]
data[5] => altsyncram_7g01:fifo_ram.data_a[5]
data[6] => altsyncram_7g01:fifo_ram.data_a[6]
data[7] => altsyncram_7g01:fifo_ram.data_a[7]
data[8] => altsyncram_7g01:fifo_ram.data_a[8]
data[9] => altsyncram_7g01:fifo_ram.data_a[9]
data[10] => altsyncram_7g01:fifo_ram.data_a[10]
data[11] => altsyncram_7g01:fifo_ram.data_a[11]
data[12] => altsyncram_7g01:fifo_ram.data_a[12]
data[13] => altsyncram_7g01:fifo_ram.data_a[13]
data[14] => altsyncram_7g01:fifo_ram.data_a[14]
data[15] => altsyncram_7g01:fifo_ram.data_a[15]
q[0] <= altsyncram_7g01:fifo_ram.q_b[0]
q[1] <= altsyncram_7g01:fifo_ram.q_b[1]
q[2] <= altsyncram_7g01:fifo_ram.q_b[2]
q[3] <= altsyncram_7g01:fifo_ram.q_b[3]
q[4] <= altsyncram_7g01:fifo_ram.q_b[4]
q[5] <= altsyncram_7g01:fifo_ram.q_b[5]
q[6] <= altsyncram_7g01:fifo_ram.q_b[6]
q[7] <= altsyncram_7g01:fifo_ram.q_b[7]
q[8] <= altsyncram_7g01:fifo_ram.q_b[8]
q[9] <= altsyncram_7g01:fifo_ram.q_b[9]
q[10] <= altsyncram_7g01:fifo_ram.q_b[10]
q[11] <= altsyncram_7g01:fifo_ram.q_b[11]
q[12] <= altsyncram_7g01:fifo_ram.q_b[12]
q[13] <= altsyncram_7g01:fifo_ram.q_b[13]
q[14] <= altsyncram_7g01:fifo_ram.q_b[14]
q[15] <= altsyncram_7g01:fifo_ram.q_b[15]
rdclk => a_graycounter_o96:rdptr_g1p.clock
rdclk => altsyncram_7g01:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_rdb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_fgc:wrptr_g1p.clock
wrclk => a_graycounter_egc:wrptr_gp.clock
wrclk => altsyncram_7g01:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_vd8:ws_dgrp.clock
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_o96:rdptr_g1p
aclr => counter7a[9].IN0
aclr => counter7a[8].IN0
aclr => counter7a[7].IN0
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_fgc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|a_graycounter_egc:wrptr_gp
aclr => counter13a[9].IN0
aclr => counter13a[8].IN0
aclr => counter13a[7].IN0
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[9].CLK
clock => counter13a[8].CLK
clock => counter13a[7].CLK
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
clock => sub_parity12a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter13a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter13a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter13a[9].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram
address_a[0] => altsyncram_jcb1:altsyncram14.address_b[0]
address_a[1] => altsyncram_jcb1:altsyncram14.address_b[1]
address_a[2] => altsyncram_jcb1:altsyncram14.address_b[2]
address_a[3] => altsyncram_jcb1:altsyncram14.address_b[3]
address_a[4] => altsyncram_jcb1:altsyncram14.address_b[4]
address_a[5] => altsyncram_jcb1:altsyncram14.address_b[5]
address_a[6] => altsyncram_jcb1:altsyncram14.address_b[6]
address_a[7] => altsyncram_jcb1:altsyncram14.address_b[7]
address_a[8] => altsyncram_jcb1:altsyncram14.address_b[8]
address_b[0] => altsyncram_jcb1:altsyncram14.address_a[0]
address_b[1] => altsyncram_jcb1:altsyncram14.address_a[1]
address_b[2] => altsyncram_jcb1:altsyncram14.address_a[2]
address_b[3] => altsyncram_jcb1:altsyncram14.address_a[3]
address_b[4] => altsyncram_jcb1:altsyncram14.address_a[4]
address_b[5] => altsyncram_jcb1:altsyncram14.address_a[5]
address_b[6] => altsyncram_jcb1:altsyncram14.address_a[6]
address_b[7] => altsyncram_jcb1:altsyncram14.address_a[7]
address_b[8] => altsyncram_jcb1:altsyncram14.address_a[8]
addressstall_b => altsyncram_jcb1:altsyncram14.addressstall_a
clock0 => altsyncram_jcb1:altsyncram14.clock1
clock1 => altsyncram_jcb1:altsyncram14.clock0
data_a[0] => altsyncram_jcb1:altsyncram14.data_b[0]
data_a[1] => altsyncram_jcb1:altsyncram14.data_b[1]
data_a[2] => altsyncram_jcb1:altsyncram14.data_b[2]
data_a[3] => altsyncram_jcb1:altsyncram14.data_b[3]
data_a[4] => altsyncram_jcb1:altsyncram14.data_b[4]
data_a[5] => altsyncram_jcb1:altsyncram14.data_b[5]
data_a[6] => altsyncram_jcb1:altsyncram14.data_b[6]
data_a[7] => altsyncram_jcb1:altsyncram14.data_b[7]
data_a[8] => altsyncram_jcb1:altsyncram14.data_b[8]
data_a[9] => altsyncram_jcb1:altsyncram14.data_b[9]
data_a[10] => altsyncram_jcb1:altsyncram14.data_b[10]
data_a[11] => altsyncram_jcb1:altsyncram14.data_b[11]
data_a[12] => altsyncram_jcb1:altsyncram14.data_b[12]
data_a[13] => altsyncram_jcb1:altsyncram14.data_b[13]
data_a[14] => altsyncram_jcb1:altsyncram14.data_b[14]
data_a[15] => altsyncram_jcb1:altsyncram14.data_b[15]
q_b[0] <= altsyncram_jcb1:altsyncram14.q_a[0]
q_b[1] <= altsyncram_jcb1:altsyncram14.q_a[1]
q_b[2] <= altsyncram_jcb1:altsyncram14.q_a[2]
q_b[3] <= altsyncram_jcb1:altsyncram14.q_a[3]
q_b[4] <= altsyncram_jcb1:altsyncram14.q_a[4]
q_b[5] <= altsyncram_jcb1:altsyncram14.q_a[5]
q_b[6] <= altsyncram_jcb1:altsyncram14.q_a[6]
q_b[7] <= altsyncram_jcb1:altsyncram14.q_a[7]
q_b[8] <= altsyncram_jcb1:altsyncram14.q_a[8]
q_b[9] <= altsyncram_jcb1:altsyncram14.q_a[9]
q_b[10] <= altsyncram_jcb1:altsyncram14.q_a[10]
q_b[11] <= altsyncram_jcb1:altsyncram14.q_a[11]
q_b[12] <= altsyncram_jcb1:altsyncram14.q_a[12]
q_b[13] <= altsyncram_jcb1:altsyncram14.q_a[13]
q_b[14] <= altsyncram_jcb1:altsyncram14.q_a[14]
q_b[15] <= altsyncram_jcb1:altsyncram14.q_a[15]
wren_a => altsyncram_jcb1:altsyncram14.clocken1
wren_a => altsyncram_jcb1:altsyncram14.wren_b


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|altsyncram_7g01:fifo_ram|altsyncram_jcb1:altsyncram14
address_a[0] => ram_block15a0.PORTAADDR
address_a[0] => ram_block15a1.PORTAADDR
address_a[0] => ram_block15a2.PORTAADDR
address_a[0] => ram_block15a3.PORTAADDR
address_a[0] => ram_block15a4.PORTAADDR
address_a[0] => ram_block15a5.PORTAADDR
address_a[0] => ram_block15a6.PORTAADDR
address_a[0] => ram_block15a7.PORTAADDR
address_a[0] => ram_block15a8.PORTAADDR
address_a[0] => ram_block15a9.PORTAADDR
address_a[0] => ram_block15a10.PORTAADDR
address_a[0] => ram_block15a11.PORTAADDR
address_a[0] => ram_block15a12.PORTAADDR
address_a[0] => ram_block15a13.PORTAADDR
address_a[0] => ram_block15a14.PORTAADDR
address_a[0] => ram_block15a15.PORTAADDR
address_a[1] => ram_block15a0.PORTAADDR1
address_a[1] => ram_block15a1.PORTAADDR1
address_a[1] => ram_block15a2.PORTAADDR1
address_a[1] => ram_block15a3.PORTAADDR1
address_a[1] => ram_block15a4.PORTAADDR1
address_a[1] => ram_block15a5.PORTAADDR1
address_a[1] => ram_block15a6.PORTAADDR1
address_a[1] => ram_block15a7.PORTAADDR1
address_a[1] => ram_block15a8.PORTAADDR1
address_a[1] => ram_block15a9.PORTAADDR1
address_a[1] => ram_block15a10.PORTAADDR1
address_a[1] => ram_block15a11.PORTAADDR1
address_a[1] => ram_block15a12.PORTAADDR1
address_a[1] => ram_block15a13.PORTAADDR1
address_a[1] => ram_block15a14.PORTAADDR1
address_a[1] => ram_block15a15.PORTAADDR1
address_a[2] => ram_block15a0.PORTAADDR2
address_a[2] => ram_block15a1.PORTAADDR2
address_a[2] => ram_block15a2.PORTAADDR2
address_a[2] => ram_block15a3.PORTAADDR2
address_a[2] => ram_block15a4.PORTAADDR2
address_a[2] => ram_block15a5.PORTAADDR2
address_a[2] => ram_block15a6.PORTAADDR2
address_a[2] => ram_block15a7.PORTAADDR2
address_a[2] => ram_block15a8.PORTAADDR2
address_a[2] => ram_block15a9.PORTAADDR2
address_a[2] => ram_block15a10.PORTAADDR2
address_a[2] => ram_block15a11.PORTAADDR2
address_a[2] => ram_block15a12.PORTAADDR2
address_a[2] => ram_block15a13.PORTAADDR2
address_a[2] => ram_block15a14.PORTAADDR2
address_a[2] => ram_block15a15.PORTAADDR2
address_a[3] => ram_block15a0.PORTAADDR3
address_a[3] => ram_block15a1.PORTAADDR3
address_a[3] => ram_block15a2.PORTAADDR3
address_a[3] => ram_block15a3.PORTAADDR3
address_a[3] => ram_block15a4.PORTAADDR3
address_a[3] => ram_block15a5.PORTAADDR3
address_a[3] => ram_block15a6.PORTAADDR3
address_a[3] => ram_block15a7.PORTAADDR3
address_a[3] => ram_block15a8.PORTAADDR3
address_a[3] => ram_block15a9.PORTAADDR3
address_a[3] => ram_block15a10.PORTAADDR3
address_a[3] => ram_block15a11.PORTAADDR3
address_a[3] => ram_block15a12.PORTAADDR3
address_a[3] => ram_block15a13.PORTAADDR3
address_a[3] => ram_block15a14.PORTAADDR3
address_a[3] => ram_block15a15.PORTAADDR3
address_a[4] => ram_block15a0.PORTAADDR4
address_a[4] => ram_block15a1.PORTAADDR4
address_a[4] => ram_block15a2.PORTAADDR4
address_a[4] => ram_block15a3.PORTAADDR4
address_a[4] => ram_block15a4.PORTAADDR4
address_a[4] => ram_block15a5.PORTAADDR4
address_a[4] => ram_block15a6.PORTAADDR4
address_a[4] => ram_block15a7.PORTAADDR4
address_a[4] => ram_block15a8.PORTAADDR4
address_a[4] => ram_block15a9.PORTAADDR4
address_a[4] => ram_block15a10.PORTAADDR4
address_a[4] => ram_block15a11.PORTAADDR4
address_a[4] => ram_block15a12.PORTAADDR4
address_a[4] => ram_block15a13.PORTAADDR4
address_a[4] => ram_block15a14.PORTAADDR4
address_a[4] => ram_block15a15.PORTAADDR4
address_a[5] => ram_block15a0.PORTAADDR5
address_a[5] => ram_block15a1.PORTAADDR5
address_a[5] => ram_block15a2.PORTAADDR5
address_a[5] => ram_block15a3.PORTAADDR5
address_a[5] => ram_block15a4.PORTAADDR5
address_a[5] => ram_block15a5.PORTAADDR5
address_a[5] => ram_block15a6.PORTAADDR5
address_a[5] => ram_block15a7.PORTAADDR5
address_a[5] => ram_block15a8.PORTAADDR5
address_a[5] => ram_block15a9.PORTAADDR5
address_a[5] => ram_block15a10.PORTAADDR5
address_a[5] => ram_block15a11.PORTAADDR5
address_a[5] => ram_block15a12.PORTAADDR5
address_a[5] => ram_block15a13.PORTAADDR5
address_a[5] => ram_block15a14.PORTAADDR5
address_a[5] => ram_block15a15.PORTAADDR5
address_a[6] => ram_block15a0.PORTAADDR6
address_a[6] => ram_block15a1.PORTAADDR6
address_a[6] => ram_block15a2.PORTAADDR6
address_a[6] => ram_block15a3.PORTAADDR6
address_a[6] => ram_block15a4.PORTAADDR6
address_a[6] => ram_block15a5.PORTAADDR6
address_a[6] => ram_block15a6.PORTAADDR6
address_a[6] => ram_block15a7.PORTAADDR6
address_a[6] => ram_block15a8.PORTAADDR6
address_a[6] => ram_block15a9.PORTAADDR6
address_a[6] => ram_block15a10.PORTAADDR6
address_a[6] => ram_block15a11.PORTAADDR6
address_a[6] => ram_block15a12.PORTAADDR6
address_a[6] => ram_block15a13.PORTAADDR6
address_a[6] => ram_block15a14.PORTAADDR6
address_a[6] => ram_block15a15.PORTAADDR6
address_a[7] => ram_block15a0.PORTAADDR7
address_a[7] => ram_block15a1.PORTAADDR7
address_a[7] => ram_block15a2.PORTAADDR7
address_a[7] => ram_block15a3.PORTAADDR7
address_a[7] => ram_block15a4.PORTAADDR7
address_a[7] => ram_block15a5.PORTAADDR7
address_a[7] => ram_block15a6.PORTAADDR7
address_a[7] => ram_block15a7.PORTAADDR7
address_a[7] => ram_block15a8.PORTAADDR7
address_a[7] => ram_block15a9.PORTAADDR7
address_a[7] => ram_block15a10.PORTAADDR7
address_a[7] => ram_block15a11.PORTAADDR7
address_a[7] => ram_block15a12.PORTAADDR7
address_a[7] => ram_block15a13.PORTAADDR7
address_a[7] => ram_block15a14.PORTAADDR7
address_a[7] => ram_block15a15.PORTAADDR7
address_a[8] => ram_block15a0.PORTAADDR8
address_a[8] => ram_block15a1.PORTAADDR8
address_a[8] => ram_block15a2.PORTAADDR8
address_a[8] => ram_block15a3.PORTAADDR8
address_a[8] => ram_block15a4.PORTAADDR8
address_a[8] => ram_block15a5.PORTAADDR8
address_a[8] => ram_block15a6.PORTAADDR8
address_a[8] => ram_block15a7.PORTAADDR8
address_a[8] => ram_block15a8.PORTAADDR8
address_a[8] => ram_block15a9.PORTAADDR8
address_a[8] => ram_block15a10.PORTAADDR8
address_a[8] => ram_block15a11.PORTAADDR8
address_a[8] => ram_block15a12.PORTAADDR8
address_a[8] => ram_block15a13.PORTAADDR8
address_a[8] => ram_block15a14.PORTAADDR8
address_a[8] => ram_block15a15.PORTAADDR8
address_b[0] => ram_block15a0.PORTBADDR
address_b[0] => ram_block15a1.PORTBADDR
address_b[0] => ram_block15a2.PORTBADDR
address_b[0] => ram_block15a3.PORTBADDR
address_b[0] => ram_block15a4.PORTBADDR
address_b[0] => ram_block15a5.PORTBADDR
address_b[0] => ram_block15a6.PORTBADDR
address_b[0] => ram_block15a7.PORTBADDR
address_b[0] => ram_block15a8.PORTBADDR
address_b[0] => ram_block15a9.PORTBADDR
address_b[0] => ram_block15a10.PORTBADDR
address_b[0] => ram_block15a11.PORTBADDR
address_b[0] => ram_block15a12.PORTBADDR
address_b[0] => ram_block15a13.PORTBADDR
address_b[0] => ram_block15a14.PORTBADDR
address_b[0] => ram_block15a15.PORTBADDR
address_b[1] => ram_block15a0.PORTBADDR1
address_b[1] => ram_block15a1.PORTBADDR1
address_b[1] => ram_block15a2.PORTBADDR1
address_b[1] => ram_block15a3.PORTBADDR1
address_b[1] => ram_block15a4.PORTBADDR1
address_b[1] => ram_block15a5.PORTBADDR1
address_b[1] => ram_block15a6.PORTBADDR1
address_b[1] => ram_block15a7.PORTBADDR1
address_b[1] => ram_block15a8.PORTBADDR1
address_b[1] => ram_block15a9.PORTBADDR1
address_b[1] => ram_block15a10.PORTBADDR1
address_b[1] => ram_block15a11.PORTBADDR1
address_b[1] => ram_block15a12.PORTBADDR1
address_b[1] => ram_block15a13.PORTBADDR1
address_b[1] => ram_block15a14.PORTBADDR1
address_b[1] => ram_block15a15.PORTBADDR1
address_b[2] => ram_block15a0.PORTBADDR2
address_b[2] => ram_block15a1.PORTBADDR2
address_b[2] => ram_block15a2.PORTBADDR2
address_b[2] => ram_block15a3.PORTBADDR2
address_b[2] => ram_block15a4.PORTBADDR2
address_b[2] => ram_block15a5.PORTBADDR2
address_b[2] => ram_block15a6.PORTBADDR2
address_b[2] => ram_block15a7.PORTBADDR2
address_b[2] => ram_block15a8.PORTBADDR2
address_b[2] => ram_block15a9.PORTBADDR2
address_b[2] => ram_block15a10.PORTBADDR2
address_b[2] => ram_block15a11.PORTBADDR2
address_b[2] => ram_block15a12.PORTBADDR2
address_b[2] => ram_block15a13.PORTBADDR2
address_b[2] => ram_block15a14.PORTBADDR2
address_b[2] => ram_block15a15.PORTBADDR2
address_b[3] => ram_block15a0.PORTBADDR3
address_b[3] => ram_block15a1.PORTBADDR3
address_b[3] => ram_block15a2.PORTBADDR3
address_b[3] => ram_block15a3.PORTBADDR3
address_b[3] => ram_block15a4.PORTBADDR3
address_b[3] => ram_block15a5.PORTBADDR3
address_b[3] => ram_block15a6.PORTBADDR3
address_b[3] => ram_block15a7.PORTBADDR3
address_b[3] => ram_block15a8.PORTBADDR3
address_b[3] => ram_block15a9.PORTBADDR3
address_b[3] => ram_block15a10.PORTBADDR3
address_b[3] => ram_block15a11.PORTBADDR3
address_b[3] => ram_block15a12.PORTBADDR3
address_b[3] => ram_block15a13.PORTBADDR3
address_b[3] => ram_block15a14.PORTBADDR3
address_b[3] => ram_block15a15.PORTBADDR3
address_b[4] => ram_block15a0.PORTBADDR4
address_b[4] => ram_block15a1.PORTBADDR4
address_b[4] => ram_block15a2.PORTBADDR4
address_b[4] => ram_block15a3.PORTBADDR4
address_b[4] => ram_block15a4.PORTBADDR4
address_b[4] => ram_block15a5.PORTBADDR4
address_b[4] => ram_block15a6.PORTBADDR4
address_b[4] => ram_block15a7.PORTBADDR4
address_b[4] => ram_block15a8.PORTBADDR4
address_b[4] => ram_block15a9.PORTBADDR4
address_b[4] => ram_block15a10.PORTBADDR4
address_b[4] => ram_block15a11.PORTBADDR4
address_b[4] => ram_block15a12.PORTBADDR4
address_b[4] => ram_block15a13.PORTBADDR4
address_b[4] => ram_block15a14.PORTBADDR4
address_b[4] => ram_block15a15.PORTBADDR4
address_b[5] => ram_block15a0.PORTBADDR5
address_b[5] => ram_block15a1.PORTBADDR5
address_b[5] => ram_block15a2.PORTBADDR5
address_b[5] => ram_block15a3.PORTBADDR5
address_b[5] => ram_block15a4.PORTBADDR5
address_b[5] => ram_block15a5.PORTBADDR5
address_b[5] => ram_block15a6.PORTBADDR5
address_b[5] => ram_block15a7.PORTBADDR5
address_b[5] => ram_block15a8.PORTBADDR5
address_b[5] => ram_block15a9.PORTBADDR5
address_b[5] => ram_block15a10.PORTBADDR5
address_b[5] => ram_block15a11.PORTBADDR5
address_b[5] => ram_block15a12.PORTBADDR5
address_b[5] => ram_block15a13.PORTBADDR5
address_b[5] => ram_block15a14.PORTBADDR5
address_b[5] => ram_block15a15.PORTBADDR5
address_b[6] => ram_block15a0.PORTBADDR6
address_b[6] => ram_block15a1.PORTBADDR6
address_b[6] => ram_block15a2.PORTBADDR6
address_b[6] => ram_block15a3.PORTBADDR6
address_b[6] => ram_block15a4.PORTBADDR6
address_b[6] => ram_block15a5.PORTBADDR6
address_b[6] => ram_block15a6.PORTBADDR6
address_b[6] => ram_block15a7.PORTBADDR6
address_b[6] => ram_block15a8.PORTBADDR6
address_b[6] => ram_block15a9.PORTBADDR6
address_b[6] => ram_block15a10.PORTBADDR6
address_b[6] => ram_block15a11.PORTBADDR6
address_b[6] => ram_block15a12.PORTBADDR6
address_b[6] => ram_block15a13.PORTBADDR6
address_b[6] => ram_block15a14.PORTBADDR6
address_b[6] => ram_block15a15.PORTBADDR6
address_b[7] => ram_block15a0.PORTBADDR7
address_b[7] => ram_block15a1.PORTBADDR7
address_b[7] => ram_block15a2.PORTBADDR7
address_b[7] => ram_block15a3.PORTBADDR7
address_b[7] => ram_block15a4.PORTBADDR7
address_b[7] => ram_block15a5.PORTBADDR7
address_b[7] => ram_block15a6.PORTBADDR7
address_b[7] => ram_block15a7.PORTBADDR7
address_b[7] => ram_block15a8.PORTBADDR7
address_b[7] => ram_block15a9.PORTBADDR7
address_b[7] => ram_block15a10.PORTBADDR7
address_b[7] => ram_block15a11.PORTBADDR7
address_b[7] => ram_block15a12.PORTBADDR7
address_b[7] => ram_block15a13.PORTBADDR7
address_b[7] => ram_block15a14.PORTBADDR7
address_b[7] => ram_block15a15.PORTBADDR7
address_b[8] => ram_block15a0.PORTBADDR8
address_b[8] => ram_block15a1.PORTBADDR8
address_b[8] => ram_block15a2.PORTBADDR8
address_b[8] => ram_block15a3.PORTBADDR8
address_b[8] => ram_block15a4.PORTBADDR8
address_b[8] => ram_block15a5.PORTBADDR8
address_b[8] => ram_block15a6.PORTBADDR8
address_b[8] => ram_block15a7.PORTBADDR8
address_b[8] => ram_block15a8.PORTBADDR8
address_b[8] => ram_block15a9.PORTBADDR8
address_b[8] => ram_block15a10.PORTBADDR8
address_b[8] => ram_block15a11.PORTBADDR8
address_b[8] => ram_block15a12.PORTBADDR8
address_b[8] => ram_block15a13.PORTBADDR8
address_b[8] => ram_block15a14.PORTBADDR8
address_b[8] => ram_block15a15.PORTBADDR8
addressstall_a => ram_block15a0.PORTAADDRSTALL
addressstall_a => ram_block15a1.PORTAADDRSTALL
addressstall_a => ram_block15a2.PORTAADDRSTALL
addressstall_a => ram_block15a3.PORTAADDRSTALL
addressstall_a => ram_block15a4.PORTAADDRSTALL
addressstall_a => ram_block15a5.PORTAADDRSTALL
addressstall_a => ram_block15a6.PORTAADDRSTALL
addressstall_a => ram_block15a7.PORTAADDRSTALL
addressstall_a => ram_block15a8.PORTAADDRSTALL
addressstall_a => ram_block15a9.PORTAADDRSTALL
addressstall_a => ram_block15a10.PORTAADDRSTALL
addressstall_a => ram_block15a11.PORTAADDRSTALL
addressstall_a => ram_block15a12.PORTAADDRSTALL
addressstall_a => ram_block15a13.PORTAADDRSTALL
addressstall_a => ram_block15a14.PORTAADDRSTALL
addressstall_a => ram_block15a15.PORTAADDRSTALL
clock0 => ram_block15a0.CLK0
clock0 => ram_block15a1.CLK0
clock0 => ram_block15a2.CLK0
clock0 => ram_block15a3.CLK0
clock0 => ram_block15a4.CLK0
clock0 => ram_block15a5.CLK0
clock0 => ram_block15a6.CLK0
clock0 => ram_block15a7.CLK0
clock0 => ram_block15a8.CLK0
clock0 => ram_block15a9.CLK0
clock0 => ram_block15a10.CLK0
clock0 => ram_block15a11.CLK0
clock0 => ram_block15a12.CLK0
clock0 => ram_block15a13.CLK0
clock0 => ram_block15a14.CLK0
clock0 => ram_block15a15.CLK0
clock1 => ram_block15a0.CLK1
clock1 => ram_block15a1.CLK1
clock1 => ram_block15a2.CLK1
clock1 => ram_block15a3.CLK1
clock1 => ram_block15a4.CLK1
clock1 => ram_block15a5.CLK1
clock1 => ram_block15a6.CLK1
clock1 => ram_block15a7.CLK1
clock1 => ram_block15a8.CLK1
clock1 => ram_block15a9.CLK1
clock1 => ram_block15a10.CLK1
clock1 => ram_block15a11.CLK1
clock1 => ram_block15a12.CLK1
clock1 => ram_block15a13.CLK1
clock1 => ram_block15a14.CLK1
clock1 => ram_block15a15.CLK1
clocken1 => ram_block15a0.ENA1
clocken1 => ram_block15a1.ENA1
clocken1 => ram_block15a2.ENA1
clocken1 => ram_block15a3.ENA1
clocken1 => ram_block15a4.ENA1
clocken1 => ram_block15a5.ENA1
clocken1 => ram_block15a6.ENA1
clocken1 => ram_block15a7.ENA1
clocken1 => ram_block15a8.ENA1
clocken1 => ram_block15a9.ENA1
clocken1 => ram_block15a10.ENA1
clocken1 => ram_block15a11.ENA1
clocken1 => ram_block15a12.ENA1
clocken1 => ram_block15a13.ENA1
clocken1 => ram_block15a14.ENA1
clocken1 => ram_block15a15.ENA1
data_a[0] => ram_block15a0.PORTADATAIN
data_a[1] => ram_block15a1.PORTADATAIN
data_a[2] => ram_block15a2.PORTADATAIN
data_a[3] => ram_block15a3.PORTADATAIN
data_a[4] => ram_block15a4.PORTADATAIN
data_a[5] => ram_block15a5.PORTADATAIN
data_a[6] => ram_block15a6.PORTADATAIN
data_a[7] => ram_block15a7.PORTADATAIN
data_a[8] => ram_block15a8.PORTADATAIN
data_a[9] => ram_block15a9.PORTADATAIN
data_a[10] => ram_block15a10.PORTADATAIN
data_a[11] => ram_block15a11.PORTADATAIN
data_a[12] => ram_block15a12.PORTADATAIN
data_a[13] => ram_block15a13.PORTADATAIN
data_a[14] => ram_block15a14.PORTADATAIN
data_a[15] => ram_block15a15.PORTADATAIN
data_b[0] => ram_block15a0.PORTBDATAIN
data_b[1] => ram_block15a1.PORTBDATAIN
data_b[2] => ram_block15a2.PORTBDATAIN
data_b[3] => ram_block15a3.PORTBDATAIN
data_b[4] => ram_block15a4.PORTBDATAIN
data_b[5] => ram_block15a5.PORTBDATAIN
data_b[6] => ram_block15a6.PORTBDATAIN
data_b[7] => ram_block15a7.PORTBDATAIN
data_b[8] => ram_block15a8.PORTBDATAIN
data_b[9] => ram_block15a9.PORTBDATAIN
data_b[10] => ram_block15a10.PORTBDATAIN
data_b[11] => ram_block15a11.PORTBDATAIN
data_b[12] => ram_block15a12.PORTBDATAIN
data_b[13] => ram_block15a13.PORTBDATAIN
data_b[14] => ram_block15a14.PORTBDATAIN
data_b[15] => ram_block15a15.PORTBDATAIN
q_a[0] <= ram_block15a0.PORTADATAOUT
q_a[1] <= ram_block15a1.PORTADATAOUT
q_a[2] <= ram_block15a2.PORTADATAOUT
q_a[3] <= ram_block15a3.PORTADATAOUT
q_a[4] <= ram_block15a4.PORTADATAOUT
q_a[5] <= ram_block15a5.PORTADATAOUT
q_a[6] <= ram_block15a6.PORTADATAOUT
q_a[7] <= ram_block15a7.PORTADATAOUT
q_a[8] <= ram_block15a8.PORTADATAOUT
q_a[9] <= ram_block15a9.PORTADATAOUT
q_a[10] <= ram_block15a10.PORTADATAOUT
q_a[11] <= ram_block15a11.PORTADATAOUT
q_a[12] <= ram_block15a12.PORTADATAOUT
q_a[13] <= ram_block15a13.PORTADATAOUT
q_a[14] <= ram_block15a14.PORTADATAOUT
q_a[15] <= ram_block15a15.PORTADATAOUT
q_b[0] <= ram_block15a0.PORTBDATAOUT
q_b[1] <= ram_block15a1.PORTBDATAOUT
q_b[2] <= ram_block15a2.PORTBDATAOUT
q_b[3] <= ram_block15a3.PORTBDATAOUT
q_b[4] <= ram_block15a4.PORTBDATAOUT
q_b[5] <= ram_block15a5.PORTBDATAOUT
q_b[6] <= ram_block15a6.PORTBDATAOUT
q_b[7] <= ram_block15a7.PORTBDATAOUT
q_b[8] <= ram_block15a8.PORTBDATAOUT
q_b[9] <= ram_block15a9.PORTBDATAOUT
q_b[10] <= ram_block15a10.PORTBDATAOUT
q_b[11] <= ram_block15a11.PORTBDATAOUT
q_b[12] <= ram_block15a12.PORTBDATAOUT
q_b[13] <= ram_block15a13.PORTBDATAOUT
q_b[14] <= ram_block15a14.PORTBDATAOUT
q_b[15] <= ram_block15a15.PORTBDATAOUT
wren_a => ram_block15a0.PORTAWE
wren_a => ram_block15a1.PORTAWE
wren_a => ram_block15a2.PORTAWE
wren_a => ram_block15a3.PORTAWE
wren_a => ram_block15a4.PORTAWE
wren_a => ram_block15a5.PORTAWE
wren_a => ram_block15a6.PORTAWE
wren_a => ram_block15a7.PORTAWE
wren_a => ram_block15a8.PORTAWE
wren_a => ram_block15a9.PORTAWE
wren_a => ram_block15a10.PORTAWE
wren_a => ram_block15a11.PORTAWE
wren_a => ram_block15a12.PORTAWE
wren_a => ram_block15a13.PORTAWE
wren_a => ram_block15a14.PORTAWE
wren_a => ram_block15a15.PORTAWE
wren_b => ram_block15a0.PORTBRE
wren_b => ram_block15a1.PORTBRE
wren_b => ram_block15a2.PORTBRE
wren_b => ram_block15a3.PORTBRE
wren_b => ram_block15a4.PORTBRE
wren_b => ram_block15a5.PORTBRE
wren_b => ram_block15a6.PORTBRE
wren_b => ram_block15a7.PORTBRE
wren_b => ram_block15a8.PORTBRE
wren_b => ram_block15a9.PORTBRE
wren_b => ram_block15a10.PORTBRE
wren_b => ram_block15a11.PORTBRE
wren_b => ram_block15a12.PORTBRE
wren_b => ram_block15a13.PORTBRE
wren_b => ram_block15a14.PORTBRE
wren_b => ram_block15a15.PORTBRE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe15a[0].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[0].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp
clock => dffpipe_pe9:dffpipe16.clock
clrn => dffpipe_pe9:dffpipe16.clrn
d[0] => dffpipe_pe9:dffpipe16.d[0]
d[1] => dffpipe_pe9:dffpipe16.d[1]
d[2] => dffpipe_pe9:dffpipe16.d[2]
d[3] => dffpipe_pe9:dffpipe16.d[3]
d[4] => dffpipe_pe9:dffpipe16.d[4]
d[5] => dffpipe_pe9:dffpipe16.d[5]
d[6] => dffpipe_pe9:dffpipe16.d[6]
d[7] => dffpipe_pe9:dffpipe16.d[7]
d[8] => dffpipe_pe9:dffpipe16.d[8]
d[9] => dffpipe_pe9:dffpipe16.d[9]
q[0] <= dffpipe_pe9:dffpipe16.q[0]
q[1] <= dffpipe_pe9:dffpipe16.q[1]
q[2] <= dffpipe_pe9:dffpipe16.q[2]
q[3] <= dffpipe_pe9:dffpipe16.q[3]
q[4] <= dffpipe_pe9:dffpipe16.q[4]
q[5] <= dffpipe_pe9:dffpipe16.q[5]
q[6] <= dffpipe_pe9:dffpipe16.q[6]
q[7] <= dffpipe_pe9:dffpipe16.q[7]
q[8] <= dffpipe_pe9:dffpipe16.q[8]
q[9] <= dffpipe_pe9:dffpipe16.q[9]


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe16
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|dffpipe_9d9:wraclr
clock => dffe20a[0].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[0].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp
clock => dffpipe_qe9:dffpipe19.clock
clrn => dffpipe_qe9:dffpipe19.clrn
d[0] => dffpipe_qe9:dffpipe19.d[0]
d[1] => dffpipe_qe9:dffpipe19.d[1]
d[2] => dffpipe_qe9:dffpipe19.d[2]
d[3] => dffpipe_qe9:dffpipe19.d[3]
d[4] => dffpipe_qe9:dffpipe19.d[4]
d[5] => dffpipe_qe9:dffpipe19.d[5]
d[6] => dffpipe_qe9:dffpipe19.d[6]
d[7] => dffpipe_qe9:dffpipe19.d[7]
d[8] => dffpipe_qe9:dffpipe19.d[8]
d[9] => dffpipe_qe9:dffpipe19.d[9]
q[0] <= dffpipe_qe9:dffpipe19.q[0]
q[1] <= dffpipe_qe9:dffpipe19.q[1]
q[2] <= dffpipe_qe9:dffpipe19.q[2]
q[3] <= dffpipe_qe9:dffpipe19.q[3]
q[4] <= dffpipe_qe9:dffpipe19.q[4]
q[5] <= dffpipe_qe9:dffpipe19.q[5]
q[6] <= dffpipe_qe9:dffpipe19.q[6]
q[7] <= dffpipe_qe9:dffpipe19.q[7]
q[8] <= dffpipe_qe9:dffpipe19.q[8]
q[9] <= dffpipe_qe9:dffpipe19.q[9]


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe19
clock => dffe20a[9].CLK
clock => dffe20a[8].CLK
clock => dffe20a[7].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[9].CLK
clock => dffe21a[8].CLK
clock => dffe21a[7].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[9].ACLR
clrn => dffe20a[8].ACLR
clrn => dffe20a[7].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[9].ACLR
clrn => dffe21a[8].ACLR
clrn => dffe21a[7].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
d[7] => dffe20a[7].IN0
d[8] => dffe20a[8].IN0
d[9] => dffe20a[9].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe21a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe21a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe21a[9].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:rx_fifo|dcfifo:dcfifo_component|dcfifo_0jo1:auto_generated|cmpr_536:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo
sclr => sclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_ueo1:auto_generated.data[0]
data[1] => dcfifo_ueo1:auto_generated.data[1]
data[2] => dcfifo_ueo1:auto_generated.data[2]
data[3] => dcfifo_ueo1:auto_generated.data[3]
data[4] => dcfifo_ueo1:auto_generated.data[4]
data[5] => dcfifo_ueo1:auto_generated.data[5]
data[6] => dcfifo_ueo1:auto_generated.data[6]
data[7] => dcfifo_ueo1:auto_generated.data[7]
data[8] => dcfifo_ueo1:auto_generated.data[8]
data[9] => dcfifo_ueo1:auto_generated.data[9]
data[10] => dcfifo_ueo1:auto_generated.data[10]
data[11] => dcfifo_ueo1:auto_generated.data[11]
data[12] => dcfifo_ueo1:auto_generated.data[12]
data[13] => dcfifo_ueo1:auto_generated.data[13]
data[14] => dcfifo_ueo1:auto_generated.data[14]
data[15] => dcfifo_ueo1:auto_generated.data[15]
q[0] <= dcfifo_ueo1:auto_generated.q[0]
q[1] <= dcfifo_ueo1:auto_generated.q[1]
q[2] <= dcfifo_ueo1:auto_generated.q[2]
q[3] <= dcfifo_ueo1:auto_generated.q[3]
q[4] <= dcfifo_ueo1:auto_generated.q[4]
q[5] <= dcfifo_ueo1:auto_generated.q[5]
q[6] <= dcfifo_ueo1:auto_generated.q[6]
q[7] <= dcfifo_ueo1:auto_generated.q[7]
q[8] <= dcfifo_ueo1:auto_generated.q[8]
q[9] <= dcfifo_ueo1:auto_generated.q[9]
q[10] <= dcfifo_ueo1:auto_generated.q[10]
q[11] <= dcfifo_ueo1:auto_generated.q[11]
q[12] <= dcfifo_ueo1:auto_generated.q[12]
q[13] <= dcfifo_ueo1:auto_generated.q[13]
q[14] <= dcfifo_ueo1:auto_generated.q[14]
q[15] <= dcfifo_ueo1:auto_generated.q[15]
rdclk => dcfifo_ueo1:auto_generated.rdclk
rdreq => dcfifo_ueo1:auto_generated.rdreq
wrclk => dcfifo_ueo1:auto_generated.wrclk
wrreq => dcfifo_ueo1:auto_generated.wrreq
aclr => dcfifo_ueo1:auto_generated.aclr
rdempty <= dcfifo_ueo1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ueo1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
rdusedw[5] <= <UNC>
rdusedw[6] <= <UNC>
rdusedw[7] <= <UNC>
rdusedw[8] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated
aclr => rdptr_g[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_1g01:fifo_ram.data_a[0]
data[1] => altsyncram_1g01:fifo_ram.data_a[1]
data[2] => altsyncram_1g01:fifo_ram.data_a[2]
data[3] => altsyncram_1g01:fifo_ram.data_a[3]
data[4] => altsyncram_1g01:fifo_ram.data_a[4]
data[5] => altsyncram_1g01:fifo_ram.data_a[5]
data[6] => altsyncram_1g01:fifo_ram.data_a[6]
data[7] => altsyncram_1g01:fifo_ram.data_a[7]
data[8] => altsyncram_1g01:fifo_ram.data_a[8]
data[9] => altsyncram_1g01:fifo_ram.data_a[9]
data[10] => altsyncram_1g01:fifo_ram.data_a[10]
data[11] => altsyncram_1g01:fifo_ram.data_a[11]
data[12] => altsyncram_1g01:fifo_ram.data_a[12]
data[13] => altsyncram_1g01:fifo_ram.data_a[13]
data[14] => altsyncram_1g01:fifo_ram.data_a[14]
data[15] => altsyncram_1g01:fifo_ram.data_a[15]
q[0] <= altsyncram_1g01:fifo_ram.q_b[0]
q[1] <= altsyncram_1g01:fifo_ram.q_b[1]
q[2] <= altsyncram_1g01:fifo_ram.q_b[2]
q[3] <= altsyncram_1g01:fifo_ram.q_b[3]
q[4] <= altsyncram_1g01:fifo_ram.q_b[4]
q[5] <= altsyncram_1g01:fifo_ram.q_b[5]
q[6] <= altsyncram_1g01:fifo_ram.q_b[6]
q[7] <= altsyncram_1g01:fifo_ram.q_b[7]
q[8] <= altsyncram_1g01:fifo_ram.q_b[8]
q[9] <= altsyncram_1g01:fifo_ram.q_b[9]
q[10] <= altsyncram_1g01:fifo_ram.q_b[10]
q[11] <= altsyncram_1g01:fifo_ram.q_b[11]
q[12] <= altsyncram_1g01:fifo_ram.q_b[12]
q[13] <= altsyncram_1g01:fifo_ram.q_b[13]
q[14] <= altsyncram_1g01:fifo_ram.q_b[14]
q[15] <= altsyncram_1g01:fifo_ram.q_b[15]
rdclk => a_graycounter_e86:rdptr_g1p.clock
rdclk => altsyncram_1g01:fifo_ram.clock1
rdclk => dffpipe_ahe:rdaclr.clock
rdclk => alt_synch_pipe_hcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_8fc:wrptr_g1p.clock
wrclk => a_graycounter_9fc:wrptr_gp.clock
wrclk => altsyncram_1g01:fifo_ram.clock0
wrclk => dffpipe_9d9:wraclr.clock
wrclk => alt_synch_pipe_lc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrfull <= wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_e86:rdptr_g1p
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_8fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|a_graycounter_9fc:wrptr_gp
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|altsyncram_1g01:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[0] => ram_block14a8.PORTAADDR
address_a[0] => ram_block14a9.PORTAADDR
address_a[0] => ram_block14a10.PORTAADDR
address_a[0] => ram_block14a11.PORTAADDR
address_a[0] => ram_block14a12.PORTAADDR
address_a[0] => ram_block14a13.PORTAADDR
address_a[0] => ram_block14a14.PORTAADDR
address_a[0] => ram_block14a15.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[1] => ram_block14a8.PORTAADDR1
address_a[1] => ram_block14a9.PORTAADDR1
address_a[1] => ram_block14a10.PORTAADDR1
address_a[1] => ram_block14a11.PORTAADDR1
address_a[1] => ram_block14a12.PORTAADDR1
address_a[1] => ram_block14a13.PORTAADDR1
address_a[1] => ram_block14a14.PORTAADDR1
address_a[1] => ram_block14a15.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[2] => ram_block14a8.PORTAADDR2
address_a[2] => ram_block14a9.PORTAADDR2
address_a[2] => ram_block14a10.PORTAADDR2
address_a[2] => ram_block14a11.PORTAADDR2
address_a[2] => ram_block14a12.PORTAADDR2
address_a[2] => ram_block14a13.PORTAADDR2
address_a[2] => ram_block14a14.PORTAADDR2
address_a[2] => ram_block14a15.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[3] => ram_block14a8.PORTAADDR3
address_a[3] => ram_block14a9.PORTAADDR3
address_a[3] => ram_block14a10.PORTAADDR3
address_a[3] => ram_block14a11.PORTAADDR3
address_a[3] => ram_block14a12.PORTAADDR3
address_a[3] => ram_block14a13.PORTAADDR3
address_a[3] => ram_block14a14.PORTAADDR3
address_a[3] => ram_block14a15.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[4] => ram_block14a8.PORTAADDR4
address_a[4] => ram_block14a9.PORTAADDR4
address_a[4] => ram_block14a10.PORTAADDR4
address_a[4] => ram_block14a11.PORTAADDR4
address_a[4] => ram_block14a12.PORTAADDR4
address_a[4] => ram_block14a13.PORTAADDR4
address_a[4] => ram_block14a14.PORTAADDR4
address_a[4] => ram_block14a15.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_a[5] => ram_block14a8.PORTAADDR5
address_a[5] => ram_block14a9.PORTAADDR5
address_a[5] => ram_block14a10.PORTAADDR5
address_a[5] => ram_block14a11.PORTAADDR5
address_a[5] => ram_block14a12.PORTAADDR5
address_a[5] => ram_block14a13.PORTAADDR5
address_a[5] => ram_block14a14.PORTAADDR5
address_a[5] => ram_block14a15.PORTAADDR5
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[0] => ram_block14a8.PORTBADDR
address_b[0] => ram_block14a9.PORTBADDR
address_b[0] => ram_block14a10.PORTBADDR
address_b[0] => ram_block14a11.PORTBADDR
address_b[0] => ram_block14a12.PORTBADDR
address_b[0] => ram_block14a13.PORTBADDR
address_b[0] => ram_block14a14.PORTBADDR
address_b[0] => ram_block14a15.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[1] => ram_block14a8.PORTBADDR1
address_b[1] => ram_block14a9.PORTBADDR1
address_b[1] => ram_block14a10.PORTBADDR1
address_b[1] => ram_block14a11.PORTBADDR1
address_b[1] => ram_block14a12.PORTBADDR1
address_b[1] => ram_block14a13.PORTBADDR1
address_b[1] => ram_block14a14.PORTBADDR1
address_b[1] => ram_block14a15.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[2] => ram_block14a8.PORTBADDR2
address_b[2] => ram_block14a9.PORTBADDR2
address_b[2] => ram_block14a10.PORTBADDR2
address_b[2] => ram_block14a11.PORTBADDR2
address_b[2] => ram_block14a12.PORTBADDR2
address_b[2] => ram_block14a13.PORTBADDR2
address_b[2] => ram_block14a14.PORTBADDR2
address_b[2] => ram_block14a15.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[3] => ram_block14a8.PORTBADDR3
address_b[3] => ram_block14a9.PORTBADDR3
address_b[3] => ram_block14a10.PORTBADDR3
address_b[3] => ram_block14a11.PORTBADDR3
address_b[3] => ram_block14a12.PORTBADDR3
address_b[3] => ram_block14a13.PORTBADDR3
address_b[3] => ram_block14a14.PORTBADDR3
address_b[3] => ram_block14a15.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[4] => ram_block14a8.PORTBADDR4
address_b[4] => ram_block14a9.PORTBADDR4
address_b[4] => ram_block14a10.PORTBADDR4
address_b[4] => ram_block14a11.PORTBADDR4
address_b[4] => ram_block14a12.PORTBADDR4
address_b[4] => ram_block14a13.PORTBADDR4
address_b[4] => ram_block14a14.PORTBADDR4
address_b[4] => ram_block14a15.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
address_b[5] => ram_block14a8.PORTBADDR5
address_b[5] => ram_block14a9.PORTBADDR5
address_b[5] => ram_block14a10.PORTBADDR5
address_b[5] => ram_block14a11.PORTBADDR5
address_b[5] => ram_block14a12.PORTBADDR5
address_b[5] => ram_block14a13.PORTBADDR5
address_b[5] => ram_block14a14.PORTBADDR5
address_b[5] => ram_block14a15.PORTBADDR5
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
addressstall_b => ram_block14a8.PORTBADDRSTALL
addressstall_b => ram_block14a9.PORTBADDRSTALL
addressstall_b => ram_block14a10.PORTBADDRSTALL
addressstall_b => ram_block14a11.PORTBADDRSTALL
addressstall_b => ram_block14a12.PORTBADDRSTALL
addressstall_b => ram_block14a13.PORTBADDRSTALL
addressstall_b => ram_block14a14.PORTBADDRSTALL
addressstall_b => ram_block14a15.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock0 => ram_block14a8.CLK0
clock0 => ram_block14a9.CLK0
clock0 => ram_block14a10.CLK0
clock0 => ram_block14a11.CLK0
clock0 => ram_block14a12.CLK0
clock0 => ram_block14a13.CLK0
clock0 => ram_block14a14.CLK0
clock0 => ram_block14a15.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
clock1 => ram_block14a8.CLK1
clock1 => ram_block14a9.CLK1
clock1 => ram_block14a10.CLK1
clock1 => ram_block14a11.CLK1
clock1 => ram_block14a12.CLK1
clock1 => ram_block14a13.CLK1
clock1 => ram_block14a14.CLK1
clock1 => ram_block14a15.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
data_a[8] => ram_block14a8.PORTADATAIN
data_a[9] => ram_block14a9.PORTADATAIN
data_a[10] => ram_block14a10.PORTADATAIN
data_a[11] => ram_block14a11.PORTADATAIN
data_a[12] => ram_block14a12.PORTADATAIN
data_a[13] => ram_block14a13.PORTADATAIN
data_a[14] => ram_block14a14.PORTADATAIN
data_a[15] => ram_block14a15.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
q_b[8] <= ram_block14a8.PORTBDATAOUT
q_b[9] <= ram_block14a9.PORTBDATAOUT
q_b[10] <= ram_block14a10.PORTBDATAOUT
q_b[11] <= ram_block14a11.PORTBDATAOUT
q_b[12] <= ram_block14a12.PORTBDATAOUT
q_b[13] <= ram_block14a13.PORTBDATAOUT
q_b[14] <= ram_block14a14.PORTBDATAOUT
q_b[15] <= ram_block14a15.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0
wren_a => ram_block14a8.PORTAWE
wren_a => ram_block14a8.ENA0
wren_a => ram_block14a9.PORTAWE
wren_a => ram_block14a9.ENA0
wren_a => ram_block14a10.PORTAWE
wren_a => ram_block14a10.ENA0
wren_a => ram_block14a11.PORTAWE
wren_a => ram_block14a11.ENA0
wren_a => ram_block14a12.PORTAWE
wren_a => ram_block14a12.ENA0
wren_a => ram_block14a13.PORTAWE
wren_a => ram_block14a13.ENA0
wren_a => ram_block14a14.PORTAWE
wren_a => ram_block14a14.ENA0
wren_a => ram_block14a15.PORTAWE
wren_a => ram_block14a15.ENA0


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_ahe:rdaclr
clock => dffe15a[0].CLK
clock => dffe16a[0].CLK
clrn => dffe15a[0].ACLR
clrn => dffe16a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe16a[0].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
clock => dffpipe_kd9:dffpipe15.clock
clrn => dffpipe_kd9:dffpipe15.clrn
d[0] => dffpipe_kd9:dffpipe15.d[0]
d[1] => dffpipe_kd9:dffpipe15.d[1]
d[2] => dffpipe_kd9:dffpipe15.d[2]
d[3] => dffpipe_kd9:dffpipe15.d[3]
d[4] => dffpipe_kd9:dffpipe15.d[4]
d[5] => dffpipe_kd9:dffpipe15.d[5]
d[6] => dffpipe_kd9:dffpipe15.d[6]
q[0] <= dffpipe_kd9:dffpipe15.q[0]
q[1] <= dffpipe_kd9:dffpipe15.q[1]
q[2] <= dffpipe_kd9:dffpipe15.q[2]
q[3] <= dffpipe_kd9:dffpipe15.q[3]
q[4] <= dffpipe_kd9:dffpipe15.q[4]
q[5] <= dffpipe_kd9:dffpipe15.q[5]
q[6] <= dffpipe_kd9:dffpipe15.q[6]


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_kd9:dffpipe15
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clrn => dffe16a[6].ACLR
clrn => dffe16a[5].ACLR
clrn => dffe16a[4].ACLR
clrn => dffe16a[3].ACLR
clrn => dffe16a[2].ACLR
clrn => dffe16a[1].ACLR
clrn => dffe16a[0].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|dffpipe_9d9:wraclr
clock => dffe20a[0].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[0].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
clock => dffpipe_ld9:dffpipe18.clock
clrn => dffpipe_ld9:dffpipe18.clrn
d[0] => dffpipe_ld9:dffpipe18.d[0]
d[1] => dffpipe_ld9:dffpipe18.d[1]
d[2] => dffpipe_ld9:dffpipe18.d[2]
d[3] => dffpipe_ld9:dffpipe18.d[3]
d[4] => dffpipe_ld9:dffpipe18.d[4]
d[5] => dffpipe_ld9:dffpipe18.d[5]
d[6] => dffpipe_ld9:dffpipe18.d[6]
q[0] <= dffpipe_ld9:dffpipe18.q[0]
q[1] <= dffpipe_ld9:dffpipe18.q[1]
q[2] <= dffpipe_ld9:dffpipe18.q[2]
q[3] <= dffpipe_ld9:dffpipe18.q[3]
q[4] <= dffpipe_ld9:dffpipe18.q[4]
q[5] <= dffpipe_ld9:dffpipe18.q[5]
q[6] <= dffpipe_ld9:dffpipe18.q[6]


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_ld9:dffpipe18
clock => dffe19a[6].CLK
clock => dffe19a[5].CLK
clock => dffe19a[4].CLK
clock => dffe19a[3].CLK
clock => dffe19a[2].CLK
clock => dffe19a[1].CLK
clock => dffe19a[0].CLK
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clrn => dffe19a[6].ACLR
clrn => dffe19a[5].ACLR
clrn => dffe19a[4].ACLR
clrn => dffe19a[3].ACLR
clrn => dffe19a[2].ACLR
clrn => dffe19a[1].ACLR
clrn => dffe19a[0].ACLR
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
d[0] => dffe19a[0].IN0
d[1] => dffe19a[1].IN0
d[2] => dffe19a[2].IN0
d[3] => dffe19a[3].IN0
d[4] => dffe19a[4].IN0
d[5] => dffe19a[5].IN0
d[6] => dffe19a[6].IN0
q[0] <= dffe20a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe20a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe20a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe20a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe20a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe20a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe20a[6].DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|cmpr_r16:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|ship_proto|data_tx_rx:packet_mover|dm9000a_controller:ethernet|rx_data_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_ueo1:auto_generated|cmpr_r16:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
dataa[6] => data_wire[3].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1
datab[6] => data_wire[3].IN1


|ship_proto|data_tx_rx:packet_mover|rx_packet:recevie_packet
clk => next_address[0].CLK
clk => next_address[1].CLK
clk => next_address[2].CLK
clk => next_address[3].CLK
clk => next_address[4].CLK
clk => next_address[5].CLK
clk => read_ether[0]~reg0.CLK
clk => read_ether[1]~reg0.CLK
clk => read_ether[2]~reg0.CLK
clk => read_ether[3]~reg0.CLK
clk => read_ether[4]~reg0.CLK
clk => read_ether[5]~reg0.CLK
clk => read_ether[6]~reg0.CLK
clk => read_ether[7]~reg0.CLK
clk => read_ether[8]~reg0.CLK
clk => read_ether[9]~reg0.CLK
clk => read_ether[10]~reg0.CLK
clk => read_ether[11]~reg0.CLK
clk => read_ether[12]~reg0.CLK
clk => read_ether[13]~reg0.CLK
clk => read_ether[14]~reg0.CLK
clk => read_ether[15]~reg0.CLK
clk => from_address[0]~reg0.CLK
clk => from_address[1]~reg0.CLK
clk => from_address[2]~reg0.CLK
clk => from_address[3]~reg0.CLK
clk => from_address[4]~reg0.CLK
clk => from_address[5]~reg0.CLK
clk => from_address[6]~reg0.CLK
clk => from_address[7]~reg0.CLK
clk => from_address[8]~reg0.CLK
clk => from_address[9]~reg0.CLK
clk => from_address[10]~reg0.CLK
clk => from_address[11]~reg0.CLK
clk => from_address[12]~reg0.CLK
clk => from_address[13]~reg0.CLK
clk => from_address[14]~reg0.CLK
clk => from_address[15]~reg0.CLK
clk => from_address[16]~reg0.CLK
clk => from_address[17]~reg0.CLK
clk => from_address[18]~reg0.CLK
clk => from_address[19]~reg0.CLK
clk => from_address[20]~reg0.CLK
clk => from_address[21]~reg0.CLK
clk => from_address[22]~reg0.CLK
clk => from_address[23]~reg0.CLK
clk => from_address[24]~reg0.CLK
clk => from_address[25]~reg0.CLK
clk => from_address[26]~reg0.CLK
clk => from_address[27]~reg0.CLK
clk => from_address[28]~reg0.CLK
clk => from_address[29]~reg0.CLK
clk => from_address[30]~reg0.CLK
clk => from_address[31]~reg0.CLK
clk => from_address[32]~reg0.CLK
clk => from_address[33]~reg0.CLK
clk => from_address[34]~reg0.CLK
clk => from_address[35]~reg0.CLK
clk => from_address[36]~reg0.CLK
clk => from_address[37]~reg0.CLK
clk => from_address[38]~reg0.CLK
clk => from_address[39]~reg0.CLK
clk => from_address[40]~reg0.CLK
clk => from_address[41]~reg0.CLK
clk => from_address[42]~reg0.CLK
clk => from_address[43]~reg0.CLK
clk => from_address[44]~reg0.CLK
clk => from_address[45]~reg0.CLK
clk => from_address[46]~reg0.CLK
clk => from_address[47]~reg0.CLK
clk => to_address[0]~reg0.CLK
clk => to_address[1]~reg0.CLK
clk => to_address[2]~reg0.CLK
clk => to_address[3]~reg0.CLK
clk => to_address[4]~reg0.CLK
clk => to_address[5]~reg0.CLK
clk => to_address[6]~reg0.CLK
clk => to_address[7]~reg0.CLK
clk => to_address[8]~reg0.CLK
clk => to_address[9]~reg0.CLK
clk => to_address[10]~reg0.CLK
clk => to_address[11]~reg0.CLK
clk => to_address[12]~reg0.CLK
clk => to_address[13]~reg0.CLK
clk => to_address[14]~reg0.CLK
clk => to_address[15]~reg0.CLK
clk => to_address[16]~reg0.CLK
clk => to_address[17]~reg0.CLK
clk => to_address[18]~reg0.CLK
clk => to_address[19]~reg0.CLK
clk => to_address[20]~reg0.CLK
clk => to_address[21]~reg0.CLK
clk => to_address[22]~reg0.CLK
clk => to_address[23]~reg0.CLK
clk => to_address[24]~reg0.CLK
clk => to_address[25]~reg0.CLK
clk => to_address[26]~reg0.CLK
clk => to_address[27]~reg0.CLK
clk => to_address[28]~reg0.CLK
clk => to_address[29]~reg0.CLK
clk => to_address[30]~reg0.CLK
clk => to_address[31]~reg0.CLK
clk => to_address[32]~reg0.CLK
clk => to_address[33]~reg0.CLK
clk => to_address[34]~reg0.CLK
clk => to_address[35]~reg0.CLK
clk => to_address[36]~reg0.CLK
clk => to_address[37]~reg0.CLK
clk => to_address[38]~reg0.CLK
clk => to_address[39]~reg0.CLK
clk => to_address[40]~reg0.CLK
clk => to_address[41]~reg0.CLK
clk => to_address[42]~reg0.CLK
clk => to_address[43]~reg0.CLK
clk => to_address[44]~reg0.CLK
clk => to_address[45]~reg0.CLK
clk => to_address[46]~reg0.CLK
clk => to_address[47]~reg0.CLK
clk => found_packet~reg0.CLK
clk => to_me.CLK
clk => delay_spin_count[0].CLK
clk => delay_spin_count[1].CLK
clk => delay_spin_count[2].CLK
clk => delay_spin_count[3].CLK
clk => delay_spin_count[4].CLK
clk => delay_spin_count[5].CLK
clk => delay_spin_count[6].CLK
clk => delay_spin_count[7].CLK
clk => rx_waiting~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => read_counter[0].CLK
clk => read_counter[1].CLK
clk => read_counter[2].CLK
clk => read_counter[3].CLK
clk => read_counter[4].CLK
clk => read_counter[5].CLK
clk => read_counter[6].CLK
clk => read_counter[7].CLK
clk => read_counter[8].CLK
clk => read_counter[9].CLK
clk => read_counter[10].CLK
clk => rx_fifo_rd_req~reg0.CLK
clk => pb_address_rx[0]~reg0.CLK
clk => pb_address_rx[1]~reg0.CLK
clk => pb_address_rx[2]~reg0.CLK
clk => pb_address_rx[3]~reg0.CLK
clk => pb_address_rx[4]~reg0.CLK
clk => pb_address_rx[5]~reg0.CLK
clk => pb_wren_rx~reg0.CLK
clk => pb_data_rx[0]~reg0.CLK
clk => pb_data_rx[1]~reg0.CLK
clk => pb_data_rx[2]~reg0.CLK
clk => pb_data_rx[3]~reg0.CLK
clk => pb_data_rx[4]~reg0.CLK
clk => pb_data_rx[5]~reg0.CLK
clk => pb_data_rx[6]~reg0.CLK
clk => pb_data_rx[7]~reg0.CLK
clk => pb_data_rx[8]~reg0.CLK
clk => pb_data_rx[9]~reg0.CLK
clk => pb_data_rx[10]~reg0.CLK
clk => pb_data_rx[11]~reg0.CLK
clk => pb_data_rx[12]~reg0.CLK
clk => pb_data_rx[13]~reg0.CLK
clk => pb_data_rx[14]~reg0.CLK
clk => pb_data_rx[15]~reg0.CLK
clk => e_state~1.DATAIN
rst_n => found_packet~reg0.ACLR
rst_n => to_me.ACLR
rst_n => delay_spin_count[0].ACLR
rst_n => delay_spin_count[1].ACLR
rst_n => delay_spin_count[2].ACLR
rst_n => delay_spin_count[3].ACLR
rst_n => delay_spin_count[4].ACLR
rst_n => delay_spin_count[5].ACLR
rst_n => delay_spin_count[6].ACLR
rst_n => delay_spin_count[7].ACLR
rst_n => rx_waiting~reg0.PRESET
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => read_counter[0].ACLR
rst_n => read_counter[1].ACLR
rst_n => read_counter[2].ACLR
rst_n => read_counter[3].ACLR
rst_n => read_counter[4].ACLR
rst_n => read_counter[5].ACLR
rst_n => read_counter[6].ACLR
rst_n => read_counter[7].ACLR
rst_n => read_counter[8].ACLR
rst_n => read_counter[9].ACLR
rst_n => read_counter[10].ACLR
rst_n => rx_fifo_rd_req~reg0.ACLR
rst_n => pb_address_rx[0]~reg0.ACLR
rst_n => pb_address_rx[1]~reg0.ACLR
rst_n => pb_address_rx[2]~reg0.ACLR
rst_n => pb_address_rx[3]~reg0.ACLR
rst_n => pb_address_rx[4]~reg0.ACLR
rst_n => pb_address_rx[5]~reg0.ACLR
rst_n => pb_wren_rx~reg0.ACLR
rst_n => pb_data_rx[0]~reg0.ACLR
rst_n => pb_data_rx[1]~reg0.ACLR
rst_n => pb_data_rx[2]~reg0.ACLR
rst_n => pb_data_rx[3]~reg0.ACLR
rst_n => pb_data_rx[4]~reg0.ACLR
rst_n => pb_data_rx[5]~reg0.ACLR
rst_n => pb_data_rx[6]~reg0.ACLR
rst_n => pb_data_rx[7]~reg0.ACLR
rst_n => pb_data_rx[8]~reg0.ACLR
rst_n => pb_data_rx[9]~reg0.ACLR
rst_n => pb_data_rx[10]~reg0.ACLR
rst_n => pb_data_rx[11]~reg0.ACLR
rst_n => pb_data_rx[12]~reg0.ACLR
rst_n => pb_data_rx[13]~reg0.ACLR
rst_n => pb_data_rx[14]~reg0.ACLR
rst_n => pb_data_rx[15]~reg0.ACLR
rst_n => e_state~3.DATAIN
rst_n => next_address[0].ENA
rst_n => to_address[47]~reg0.ENA
rst_n => to_address[46]~reg0.ENA
rst_n => to_address[45]~reg0.ENA
rst_n => to_address[44]~reg0.ENA
rst_n => to_address[43]~reg0.ENA
rst_n => to_address[42]~reg0.ENA
rst_n => to_address[41]~reg0.ENA
rst_n => to_address[40]~reg0.ENA
rst_n => to_address[39]~reg0.ENA
rst_n => to_address[38]~reg0.ENA
rst_n => to_address[37]~reg0.ENA
rst_n => to_address[36]~reg0.ENA
rst_n => to_address[35]~reg0.ENA
rst_n => to_address[34]~reg0.ENA
rst_n => to_address[33]~reg0.ENA
rst_n => to_address[32]~reg0.ENA
rst_n => to_address[31]~reg0.ENA
rst_n => to_address[30]~reg0.ENA
rst_n => to_address[29]~reg0.ENA
rst_n => to_address[28]~reg0.ENA
rst_n => to_address[27]~reg0.ENA
rst_n => to_address[26]~reg0.ENA
rst_n => to_address[25]~reg0.ENA
rst_n => to_address[24]~reg0.ENA
rst_n => to_address[23]~reg0.ENA
rst_n => to_address[22]~reg0.ENA
rst_n => to_address[21]~reg0.ENA
rst_n => to_address[20]~reg0.ENA
rst_n => to_address[19]~reg0.ENA
rst_n => to_address[18]~reg0.ENA
rst_n => to_address[17]~reg0.ENA
rst_n => to_address[16]~reg0.ENA
rst_n => to_address[15]~reg0.ENA
rst_n => to_address[14]~reg0.ENA
rst_n => to_address[13]~reg0.ENA
rst_n => to_address[12]~reg0.ENA
rst_n => to_address[11]~reg0.ENA
rst_n => to_address[10]~reg0.ENA
rst_n => to_address[9]~reg0.ENA
rst_n => to_address[8]~reg0.ENA
rst_n => to_address[7]~reg0.ENA
rst_n => to_address[6]~reg0.ENA
rst_n => to_address[5]~reg0.ENA
rst_n => to_address[4]~reg0.ENA
rst_n => to_address[3]~reg0.ENA
rst_n => to_address[2]~reg0.ENA
rst_n => to_address[1]~reg0.ENA
rst_n => to_address[0]~reg0.ENA
rst_n => from_address[47]~reg0.ENA
rst_n => from_address[46]~reg0.ENA
rst_n => from_address[45]~reg0.ENA
rst_n => from_address[44]~reg0.ENA
rst_n => from_address[43]~reg0.ENA
rst_n => from_address[42]~reg0.ENA
rst_n => from_address[41]~reg0.ENA
rst_n => from_address[40]~reg0.ENA
rst_n => from_address[39]~reg0.ENA
rst_n => from_address[38]~reg0.ENA
rst_n => from_address[37]~reg0.ENA
rst_n => from_address[36]~reg0.ENA
rst_n => from_address[35]~reg0.ENA
rst_n => from_address[34]~reg0.ENA
rst_n => from_address[33]~reg0.ENA
rst_n => from_address[32]~reg0.ENA
rst_n => from_address[31]~reg0.ENA
rst_n => from_address[30]~reg0.ENA
rst_n => from_address[29]~reg0.ENA
rst_n => from_address[28]~reg0.ENA
rst_n => from_address[27]~reg0.ENA
rst_n => from_address[26]~reg0.ENA
rst_n => from_address[25]~reg0.ENA
rst_n => from_address[24]~reg0.ENA
rst_n => from_address[23]~reg0.ENA
rst_n => from_address[22]~reg0.ENA
rst_n => from_address[21]~reg0.ENA
rst_n => from_address[20]~reg0.ENA
rst_n => from_address[19]~reg0.ENA
rst_n => from_address[18]~reg0.ENA
rst_n => from_address[17]~reg0.ENA
rst_n => from_address[16]~reg0.ENA
rst_n => from_address[15]~reg0.ENA
rst_n => from_address[14]~reg0.ENA
rst_n => from_address[13]~reg0.ENA
rst_n => from_address[12]~reg0.ENA
rst_n => from_address[11]~reg0.ENA
rst_n => from_address[10]~reg0.ENA
rst_n => from_address[9]~reg0.ENA
rst_n => from_address[8]~reg0.ENA
rst_n => from_address[7]~reg0.ENA
rst_n => from_address[6]~reg0.ENA
rst_n => from_address[5]~reg0.ENA
rst_n => from_address[4]~reg0.ENA
rst_n => from_address[3]~reg0.ENA
rst_n => from_address[2]~reg0.ENA
rst_n => from_address[1]~reg0.ENA
rst_n => from_address[0]~reg0.ENA
rst_n => read_ether[15]~reg0.ENA
rst_n => read_ether[14]~reg0.ENA
rst_n => read_ether[13]~reg0.ENA
rst_n => read_ether[12]~reg0.ENA
rst_n => read_ether[11]~reg0.ENA
rst_n => read_ether[10]~reg0.ENA
rst_n => read_ether[9]~reg0.ENA
rst_n => read_ether[8]~reg0.ENA
rst_n => read_ether[7]~reg0.ENA
rst_n => read_ether[6]~reg0.ENA
rst_n => read_ether[5]~reg0.ENA
rst_n => read_ether[4]~reg0.ENA
rst_n => read_ether[3]~reg0.ENA
rst_n => read_ether[2]~reg0.ENA
rst_n => read_ether[1]~reg0.ENA
rst_n => read_ether[0]~reg0.ENA
rst_n => next_address[5].ENA
rst_n => next_address[4].ENA
rst_n => next_address[3].ENA
rst_n => next_address[2].ENA
rst_n => next_address[1].ENA
process_packet => Selector2.IN2
process_packet => Selector1.IN2
process_packet => Selector4.IN1
rx_waiting <= rx_waiting~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[0] <= pb_data_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[1] <= pb_data_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[2] <= pb_data_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[3] <= pb_data_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[4] <= pb_data_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[5] <= pb_data_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[6] <= pb_data_rx[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[7] <= pb_data_rx[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[8] <= pb_data_rx[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[9] <= pb_data_rx[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[10] <= pb_data_rx[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[11] <= pb_data_rx[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[12] <= pb_data_rx[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[13] <= pb_data_rx[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[14] <= pb_data_rx[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_data_rx[15] <= pb_data_rx[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_wren_rx <= pb_wren_rx~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[0] <= pb_address_rx[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[1] <= pb_address_rx[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[2] <= pb_address_rx[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[3] <= pb_address_rx[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[4] <= pb_address_rx[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address_rx[5] <= pb_address_rx[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_fifo_rd_req <= rx_fifo_rd_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
rx_fifo_rd_data[0] => to_address.DATAB
rx_fifo_rd_data[0] => to_address.DATAB
rx_fifo_rd_data[0] => to_address.DATAB
rx_fifo_rd_data[0] => from_address.DATAB
rx_fifo_rd_data[0] => from_address.DATAB
rx_fifo_rd_data[0] => from_address.DATAB
rx_fifo_rd_data[0] => read_ether.DATAB
rx_fifo_rd_data[0] => Selector21.IN5
rx_fifo_rd_data[0] => read_counter[0].DATAIN
rx_fifo_rd_data[1] => to_address.DATAB
rx_fifo_rd_data[1] => to_address.DATAB
rx_fifo_rd_data[1] => to_address.DATAB
rx_fifo_rd_data[1] => from_address.DATAB
rx_fifo_rd_data[1] => from_address.DATAB
rx_fifo_rd_data[1] => from_address.DATAB
rx_fifo_rd_data[1] => read_ether.DATAB
rx_fifo_rd_data[1] => Selector20.IN5
rx_fifo_rd_data[1] => read_counter[1].DATAIN
rx_fifo_rd_data[2] => to_address.DATAB
rx_fifo_rd_data[2] => to_address.DATAB
rx_fifo_rd_data[2] => to_address.DATAB
rx_fifo_rd_data[2] => from_address.DATAB
rx_fifo_rd_data[2] => from_address.DATAB
rx_fifo_rd_data[2] => from_address.DATAB
rx_fifo_rd_data[2] => read_ether.DATAB
rx_fifo_rd_data[2] => Selector19.IN5
rx_fifo_rd_data[2] => read_counter[2].DATAIN
rx_fifo_rd_data[3] => to_address.DATAB
rx_fifo_rd_data[3] => to_address.DATAB
rx_fifo_rd_data[3] => to_address.DATAB
rx_fifo_rd_data[3] => from_address.DATAB
rx_fifo_rd_data[3] => from_address.DATAB
rx_fifo_rd_data[3] => from_address.DATAB
rx_fifo_rd_data[3] => read_ether.DATAB
rx_fifo_rd_data[3] => Selector18.IN5
rx_fifo_rd_data[3] => read_counter[3].DATAIN
rx_fifo_rd_data[4] => to_address.DATAB
rx_fifo_rd_data[4] => to_address.DATAB
rx_fifo_rd_data[4] => to_address.DATAB
rx_fifo_rd_data[4] => from_address.DATAB
rx_fifo_rd_data[4] => from_address.DATAB
rx_fifo_rd_data[4] => from_address.DATAB
rx_fifo_rd_data[4] => read_ether.DATAB
rx_fifo_rd_data[4] => Selector17.IN5
rx_fifo_rd_data[4] => read_counter[4].DATAIN
rx_fifo_rd_data[5] => to_address.DATAB
rx_fifo_rd_data[5] => to_address.DATAB
rx_fifo_rd_data[5] => to_address.DATAB
rx_fifo_rd_data[5] => from_address.DATAB
rx_fifo_rd_data[5] => from_address.DATAB
rx_fifo_rd_data[5] => from_address.DATAB
rx_fifo_rd_data[5] => read_ether.DATAB
rx_fifo_rd_data[5] => Selector16.IN5
rx_fifo_rd_data[5] => read_counter[5].DATAIN
rx_fifo_rd_data[6] => to_address.DATAB
rx_fifo_rd_data[6] => to_address.DATAB
rx_fifo_rd_data[6] => to_address.DATAB
rx_fifo_rd_data[6] => from_address.DATAB
rx_fifo_rd_data[6] => from_address.DATAB
rx_fifo_rd_data[6] => from_address.DATAB
rx_fifo_rd_data[6] => read_ether.DATAB
rx_fifo_rd_data[6] => Selector15.IN5
rx_fifo_rd_data[6] => read_counter[6].DATAIN
rx_fifo_rd_data[7] => to_address.DATAB
rx_fifo_rd_data[7] => to_address.DATAB
rx_fifo_rd_data[7] => to_address.DATAB
rx_fifo_rd_data[7] => from_address.DATAB
rx_fifo_rd_data[7] => from_address.DATAB
rx_fifo_rd_data[7] => from_address.DATAB
rx_fifo_rd_data[7] => read_ether.DATAB
rx_fifo_rd_data[7] => Selector14.IN5
rx_fifo_rd_data[7] => read_counter[7].DATAIN
rx_fifo_rd_data[8] => to_address.DATAB
rx_fifo_rd_data[8] => to_address.DATAB
rx_fifo_rd_data[8] => to_address.DATAB
rx_fifo_rd_data[8] => from_address.DATAB
rx_fifo_rd_data[8] => from_address.DATAB
rx_fifo_rd_data[8] => from_address.DATAB
rx_fifo_rd_data[8] => read_ether.DATAB
rx_fifo_rd_data[8] => Selector13.IN5
rx_fifo_rd_data[8] => read_counter[8].DATAIN
rx_fifo_rd_data[9] => to_address.DATAB
rx_fifo_rd_data[9] => to_address.DATAB
rx_fifo_rd_data[9] => to_address.DATAB
rx_fifo_rd_data[9] => from_address.DATAB
rx_fifo_rd_data[9] => from_address.DATAB
rx_fifo_rd_data[9] => from_address.DATAB
rx_fifo_rd_data[9] => read_ether.DATAB
rx_fifo_rd_data[9] => Selector12.IN5
rx_fifo_rd_data[9] => read_counter[9].DATAIN
rx_fifo_rd_data[10] => to_address.DATAB
rx_fifo_rd_data[10] => to_address.DATAB
rx_fifo_rd_data[10] => to_address.DATAB
rx_fifo_rd_data[10] => from_address.DATAB
rx_fifo_rd_data[10] => from_address.DATAB
rx_fifo_rd_data[10] => from_address.DATAB
rx_fifo_rd_data[10] => read_ether.DATAB
rx_fifo_rd_data[10] => Selector11.IN5
rx_fifo_rd_data[10] => read_counter[10].DATAIN
rx_fifo_rd_data[11] => to_address.DATAB
rx_fifo_rd_data[11] => to_address.DATAB
rx_fifo_rd_data[11] => to_address.DATAB
rx_fifo_rd_data[11] => from_address.DATAB
rx_fifo_rd_data[11] => from_address.DATAB
rx_fifo_rd_data[11] => from_address.DATAB
rx_fifo_rd_data[11] => read_ether.DATAB
rx_fifo_rd_data[11] => Selector10.IN5
rx_fifo_rd_data[12] => to_address.DATAB
rx_fifo_rd_data[12] => to_address.DATAB
rx_fifo_rd_data[12] => to_address.DATAB
rx_fifo_rd_data[12] => from_address.DATAB
rx_fifo_rd_data[12] => from_address.DATAB
rx_fifo_rd_data[12] => from_address.DATAB
rx_fifo_rd_data[12] => read_ether.DATAB
rx_fifo_rd_data[12] => Selector9.IN5
rx_fifo_rd_data[13] => to_address.DATAB
rx_fifo_rd_data[13] => to_address.DATAB
rx_fifo_rd_data[13] => to_address.DATAB
rx_fifo_rd_data[13] => from_address.DATAB
rx_fifo_rd_data[13] => from_address.DATAB
rx_fifo_rd_data[13] => from_address.DATAB
rx_fifo_rd_data[13] => read_ether.DATAB
rx_fifo_rd_data[13] => Selector8.IN5
rx_fifo_rd_data[14] => to_address.DATAB
rx_fifo_rd_data[14] => to_address.DATAB
rx_fifo_rd_data[14] => to_address.DATAB
rx_fifo_rd_data[14] => from_address.DATAB
rx_fifo_rd_data[14] => from_address.DATAB
rx_fifo_rd_data[14] => from_address.DATAB
rx_fifo_rd_data[14] => read_ether.DATAB
rx_fifo_rd_data[14] => Selector7.IN5
rx_fifo_rd_data[15] => to_address.DATAB
rx_fifo_rd_data[15] => to_address.DATAB
rx_fifo_rd_data[15] => to_address.DATAB
rx_fifo_rd_data[15] => from_address.DATAB
rx_fifo_rd_data[15] => from_address.DATAB
rx_fifo_rd_data[15] => from_address.DATAB
rx_fifo_rd_data[15] => read_ether.DATAB
rx_fifo_rd_data[15] => Selector6.IN5
read_ether[0] <= read_ether[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[1] <= read_ether[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[2] <= read_ether[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[3] <= read_ether[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[4] <= read_ether[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[5] <= read_ether[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[6] <= read_ether[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[7] <= read_ether[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[8] <= read_ether[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[9] <= read_ether[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[10] <= read_ether[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[11] <= read_ether[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[12] <= read_ether[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[13] <= read_ether[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[14] <= read_ether[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
read_ether[15] <= read_ether[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[0] <= from_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[1] <= from_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[2] <= from_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[3] <= from_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[4] <= from_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[5] <= from_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[6] <= from_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[7] <= from_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[8] <= from_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[9] <= from_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[10] <= from_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[11] <= from_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[12] <= from_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[13] <= from_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[14] <= from_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[15] <= from_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[16] <= from_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[17] <= from_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[18] <= from_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[19] <= from_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[20] <= from_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[21] <= from_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[22] <= from_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[23] <= from_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[24] <= from_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[25] <= from_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[26] <= from_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[27] <= from_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[28] <= from_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[29] <= from_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[30] <= from_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[31] <= from_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[32] <= from_address[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[33] <= from_address[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[34] <= from_address[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[35] <= from_address[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[36] <= from_address[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[37] <= from_address[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[38] <= from_address[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[39] <= from_address[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[40] <= from_address[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[41] <= from_address[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[42] <= from_address[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[43] <= from_address[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[44] <= from_address[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[45] <= from_address[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[46] <= from_address[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_address[47] <= from_address[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[0] <= to_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[1] <= to_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[2] <= to_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[3] <= to_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[4] <= to_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[5] <= to_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[6] <= to_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[7] <= to_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[8] <= to_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[9] <= to_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[10] <= to_address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[11] <= to_address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[12] <= to_address[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[13] <= to_address[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[14] <= to_address[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[15] <= to_address[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[16] <= to_address[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[17] <= to_address[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[18] <= to_address[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[19] <= to_address[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[20] <= to_address[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[21] <= to_address[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[22] <= to_address[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[23] <= to_address[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[24] <= to_address[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[25] <= to_address[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[26] <= to_address[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[27] <= to_address[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[28] <= to_address[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[29] <= to_address[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[30] <= to_address[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[31] <= to_address[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[32] <= to_address[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[33] <= to_address[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[34] <= to_address[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[35] <= to_address[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[36] <= to_address[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[37] <= to_address[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[38] <= to_address[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[39] <= to_address[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[40] <= to_address[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[41] <= to_address[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[42] <= to_address[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[43] <= to_address[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[44] <= to_address[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[45] <= to_address[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[46] <= to_address[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_address[47] <= to_address[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
local_address[0] => Equal1.IN95
local_address[1] => Equal1.IN94
local_address[2] => Equal1.IN93
local_address[3] => Equal1.IN92
local_address[4] => Equal1.IN91
local_address[5] => Equal1.IN90
local_address[6] => Equal1.IN89
local_address[7] => Equal1.IN88
local_address[8] => Equal1.IN87
local_address[9] => Equal1.IN86
local_address[10] => Equal1.IN85
local_address[11] => Equal1.IN84
local_address[12] => Equal1.IN83
local_address[13] => Equal1.IN82
local_address[14] => Equal1.IN81
local_address[15] => Equal1.IN80
local_address[16] => Equal1.IN79
local_address[17] => Equal1.IN78
local_address[18] => Equal1.IN77
local_address[19] => Equal1.IN76
local_address[20] => Equal1.IN75
local_address[21] => Equal1.IN74
local_address[22] => Equal1.IN73
local_address[23] => Equal1.IN72
local_address[24] => Equal1.IN71
local_address[25] => Equal1.IN70
local_address[26] => Equal1.IN69
local_address[27] => Equal1.IN68
local_address[28] => Equal1.IN67
local_address[29] => Equal1.IN66
local_address[30] => Equal1.IN65
local_address[31] => Equal1.IN64
local_address[32] => Equal1.IN63
local_address[33] => Equal1.IN62
local_address[34] => Equal1.IN61
local_address[35] => Equal1.IN60
local_address[36] => Equal1.IN59
local_address[37] => Equal1.IN58
local_address[38] => Equal1.IN57
local_address[39] => Equal1.IN56
local_address[40] => Equal1.IN55
local_address[41] => Equal1.IN54
local_address[42] => Equal1.IN53
local_address[43] => Equal1.IN52
local_address[44] => Equal1.IN51
local_address[45] => Equal1.IN50
local_address[46] => Equal1.IN49
local_address[47] => Equal1.IN48
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => counter.OUTPUTSELECT
receiving_signal => next_address.OUTPUTSELECT
receiving_signal => next_address.OUTPUTSELECT
receiving_signal => next_address.OUTPUTSELECT
receiving_signal => next_address.OUTPUTSELECT
receiving_signal => next_address.OUTPUTSELECT
receiving_signal => next_address.OUTPUTSELECT
receiving_signal => Selector22.IN1
receiving_signal => rx_fifo_rd_req.DATAA
found_packet <= found_packet~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ship_proto|data_tx_rx:packet_mover|tx_packet:send_packet
clk => tx_fifo_wr_data[0]~reg0.CLK
clk => tx_fifo_wr_data[1]~reg0.CLK
clk => tx_fifo_wr_data[2]~reg0.CLK
clk => tx_fifo_wr_data[3]~reg0.CLK
clk => tx_fifo_wr_data[4]~reg0.CLK
clk => tx_fifo_wr_data[5]~reg0.CLK
clk => tx_fifo_wr_data[6]~reg0.CLK
clk => tx_fifo_wr_data[7]~reg0.CLK
clk => tx_fifo_wr_data[8]~reg0.CLK
clk => tx_fifo_wr_data[9]~reg0.CLK
clk => tx_fifo_wr_data[10]~reg0.CLK
clk => tx_fifo_wr_data[11]~reg0.CLK
clk => tx_fifo_wr_data[12]~reg0.CLK
clk => tx_fifo_wr_data[13]~reg0.CLK
clk => tx_fifo_wr_data[14]~reg0.CLK
clk => tx_fifo_wr_data[15]~reg0.CLK
clk => tx_fifo_wr_req~reg0.CLK
clk => transfer_ready~reg0.CLK
clk => pb_address[0]~reg0.CLK
clk => pb_address[1]~reg0.CLK
clk => pb_address[2]~reg0.CLK
clk => pb_address[3]~reg0.CLK
clk => pb_address[4]~reg0.CLK
clk => pb_address[5]~reg0.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => e_state~1.DATAIN
rst_n => transfer_ready~reg0.PRESET
rst_n => pb_address[0]~reg0.ACLR
rst_n => pb_address[1]~reg0.ACLR
rst_n => pb_address[2]~reg0.ACLR
rst_n => pb_address[3]~reg0.ACLR
rst_n => pb_address[4]~reg0.ACLR
rst_n => pb_address[5]~reg0.ACLR
rst_n => counter[0].ACLR
rst_n => counter[1].ACLR
rst_n => counter[2].ACLR
rst_n => counter[3].ACLR
rst_n => counter[4].ACLR
rst_n => counter[5].ACLR
rst_n => counter[6].ACLR
rst_n => counter[7].ACLR
rst_n => counter[8].ACLR
rst_n => counter[9].ACLR
rst_n => counter[10].ACLR
rst_n => e_state~3.DATAIN
rst_n => tx_fifo_wr_data[0]~reg0.ENA
rst_n => tx_fifo_wr_req~reg0.ENA
rst_n => tx_fifo_wr_data[15]~reg0.ENA
rst_n => tx_fifo_wr_data[14]~reg0.ENA
rst_n => tx_fifo_wr_data[13]~reg0.ENA
rst_n => tx_fifo_wr_data[12]~reg0.ENA
rst_n => tx_fifo_wr_data[11]~reg0.ENA
rst_n => tx_fifo_wr_data[10]~reg0.ENA
rst_n => tx_fifo_wr_data[9]~reg0.ENA
rst_n => tx_fifo_wr_data[8]~reg0.ENA
rst_n => tx_fifo_wr_data[7]~reg0.ENA
rst_n => tx_fifo_wr_data[6]~reg0.ENA
rst_n => tx_fifo_wr_data[5]~reg0.ENA
rst_n => tx_fifo_wr_data[4]~reg0.ENA
rst_n => tx_fifo_wr_data[3]~reg0.ENA
rst_n => tx_fifo_wr_data[2]~reg0.ENA
rst_n => tx_fifo_wr_data[1]~reg0.ENA
send_packet => Selector9.IN2
send_packet => Selector0.IN1
send_packet => Selector8.IN1
transfer_ready <= transfer_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
destination_address[0] => Selector26.IN9
destination_address[1] => Selector25.IN10
destination_address[2] => Selector24.IN9
destination_address[3] => Selector23.IN10
destination_address[4] => Selector22.IN9
destination_address[5] => Selector21.IN9
destination_address[6] => Selector20.IN9
destination_address[7] => Selector19.IN9
destination_address[8] => Selector18.IN9
destination_address[9] => Selector17.IN10
destination_address[10] => Selector16.IN9
destination_address[11] => Selector15.IN9
destination_address[12] => Selector14.IN8
destination_address[13] => Selector13.IN8
destination_address[14] => Selector12.IN8
destination_address[15] => Selector11.IN8
destination_address[16] => Selector26.IN8
destination_address[17] => Selector25.IN9
destination_address[18] => Selector24.IN8
destination_address[19] => Selector23.IN9
destination_address[20] => Selector22.IN8
destination_address[21] => Selector21.IN8
destination_address[22] => Selector20.IN8
destination_address[23] => Selector19.IN8
destination_address[24] => Selector18.IN8
destination_address[25] => Selector17.IN9
destination_address[26] => Selector16.IN8
destination_address[27] => Selector15.IN8
destination_address[28] => Selector14.IN7
destination_address[29] => Selector13.IN7
destination_address[30] => Selector12.IN7
destination_address[31] => Selector11.IN7
destination_address[32] => Selector26.IN7
destination_address[33] => Selector25.IN8
destination_address[34] => Selector24.IN7
destination_address[35] => Selector23.IN8
destination_address[36] => Selector22.IN7
destination_address[37] => Selector21.IN7
destination_address[38] => Selector20.IN7
destination_address[39] => Selector19.IN7
destination_address[40] => Selector18.IN7
destination_address[41] => Selector17.IN8
destination_address[42] => Selector16.IN7
destination_address[43] => Selector15.IN7
destination_address[44] => Selector14.IN6
destination_address[45] => Selector13.IN6
destination_address[46] => Selector12.IN6
destination_address[47] => Selector11.IN6
pb_address_start[0] => Selector33.IN2
pb_address_start[1] => Selector32.IN2
pb_address_start[2] => Selector31.IN2
pb_address_start[3] => Selector30.IN2
pb_address_start[4] => Selector29.IN2
pb_address_start[5] => Selector28.IN2
num_words_16[0] => Equal0.IN10
num_words_16[0] => Selector26.IN4
num_words_16[1] => Add0.IN20
num_words_16[1] => Selector25.IN5
num_words_16[2] => Add0.IN19
num_words_16[2] => Selector24.IN4
num_words_16[3] => Add0.IN18
num_words_16[3] => Selector23.IN5
num_words_16[4] => Add0.IN17
num_words_16[4] => Selector22.IN4
num_words_16[5] => Add0.IN16
num_words_16[5] => Selector21.IN4
num_words_16[6] => Add0.IN15
num_words_16[6] => Selector20.IN4
num_words_16[7] => Add0.IN14
num_words_16[7] => Selector19.IN4
num_words_16[8] => Add0.IN13
num_words_16[8] => Selector18.IN4
num_words_16[9] => Add0.IN12
num_words_16[9] => Selector17.IN5
num_words_16[10] => Add0.IN11
num_words_16[10] => Selector16.IN4
pb_q[0] => Selector26.IN5
pb_q[1] => Selector25.IN6
pb_q[2] => Selector24.IN5
pb_q[3] => Selector23.IN6
pb_q[4] => Selector22.IN5
pb_q[5] => Selector21.IN5
pb_q[6] => Selector20.IN5
pb_q[7] => Selector19.IN5
pb_q[8] => Selector18.IN5
pb_q[9] => Selector17.IN6
pb_q[10] => Selector16.IN5
pb_q[11] => Selector15.IN5
pb_q[12] => Selector14.IN4
pb_q[13] => Selector13.IN4
pb_q[14] => Selector12.IN4
pb_q[15] => Selector11.IN4
pb_address[0] <= pb_address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[1] <= pb_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[2] <= pb_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[3] <= pb_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[4] <= pb_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pb_address[5] <= pb_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_req <= tx_fifo_wr_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[0] <= tx_fifo_wr_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[1] <= tx_fifo_wr_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[2] <= tx_fifo_wr_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[3] <= tx_fifo_wr_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[4] <= tx_fifo_wr_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[5] <= tx_fifo_wr_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[6] <= tx_fifo_wr_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[7] <= tx_fifo_wr_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[8] <= tx_fifo_wr_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[9] <= tx_fifo_wr_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[10] <= tx_fifo_wr_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[11] <= tx_fifo_wr_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[12] <= tx_fifo_wr_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[13] <= tx_fifo_wr_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[14] <= tx_fifo_wr_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_wr_data[15] <= tx_fifo_wr_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_fifo_full => Selector0.IN3
tx_fifo_full => Selector1.IN3
tx_fifo_full => Selector2.IN3
tx_fifo_full => Selector3.IN3
tx_fifo_full => Selector4.IN3
tx_fifo_full => Selector5.IN4
tx_fifo_full => Selector6.IN3
tx_fifo_full => Selector10.IN1
tx_fifo_full => Selector10.IN2
tx_fifo_full => Selector10.IN3
tx_fifo_full => Selector10.IN4
tx_fifo_full => Selector10.IN5
tx_fifo_full => Selector10.IN6
tx_fifo_full => Selector1.IN1
tx_fifo_full => Selector2.IN1
tx_fifo_full => Selector3.IN1
tx_fifo_full => Selector4.IN1
tx_fifo_full => Selector5.IN1
tx_fifo_full => e_state.IN1
tx_fifo_full => e_state.IN1
tx_fifo_full => Selector6.IN1
tx_fifo_full => Selector7.IN1
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT
tx_fifo_full => counter.OUTPUTSELECT


