<profile>

<section name = "Vitis HLS Report for 'dut'" level="0">
<item name = "Date">Sun Nov 10 15:50:02 2024
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">bnn.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.130 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3835, 3835, 38.350 us, 38.350 us, 3836, 3836, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359">dut_Pipeline_VITIS_LOOP_26_1, 130, 130, 1.300 us, 1.300 us, 130, 130, no</column>
<column name="grp_bnn_xcel_fu_367">bnn_xcel, 3702, 3702, 37.020 us, 37.020 us, 3702, 3702, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">9, -, 5839, 45190, 0</column>
<column name="Memory">0, -, 2, 9, 0</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, 10, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_bnn_xcel_fu_367">bnn_xcel, 9, 0, 5741, 44004, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359">dut_Pipeline_VITIS_LOOP_26_1, 0, 0, 98, 1186, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="input_0_U">input_0_RAM_AUTO_1R1W, 0, 2, 9, 0, 256, 1, 1, 256</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="input_0_address0">14, 3, 8, 24</column>
<column name="input_0_ce0">14, 3, 1, 3</column>
<column name="input_0_ce1">9, 2, 1, 2</column>
<column name="input_0_we0">9, 2, 1, 2</column>
<column name="input_0_we1">9, 2, 1, 2</column>
<column name="strm_in_read">9, 2, 1, 2</column>
<column name="strm_out_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="grp_bnn_xcel_fu_367_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dut_Pipeline_VITIS_LOOP_26_1_fu_359_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dut, return value</column>
<column name="strm_in_dout">in, 32, ap_fifo, strm_in, pointer</column>
<column name="strm_in_empty_n">in, 1, ap_fifo, strm_in, pointer</column>
<column name="strm_in_read">out, 1, ap_fifo, strm_in, pointer</column>
<column name="strm_out_din">out, 32, ap_fifo, strm_out, pointer</column>
<column name="strm_out_full_n">in, 1, ap_fifo, strm_out, pointer</column>
<column name="strm_out_write">out, 1, ap_fifo, strm_out, pointer</column>
</table>
</item>
</section>
</profile>
