Coverage Report by file with details

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd --

------------------------------------IF Branch------------------------------------
    95                                        68     Count coming in to IF
    95              1                         14     
    97              1                         54     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    98                                        54     Count coming in to IF
    98              1                         14     
    100             1                         40     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/adder.vhd --

    91              1                         33     
    96              1                         14     
    99              1                         14     
    101             1                         40     
    107             1                         30     
    114             1                         30     
    115             1                         30     
    116             1                         30     
    117             1                         30     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         6         6         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd --

------------------------------------IF Branch------------------------------------
    231                                        8     Count coming in to IF
    231             1                          2     
    233             1                          6     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    234                                        6     Count coming in to IF
    234             1                          2     
    236             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    237                                        4     Count coming in to IF
    239             1                          4     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    241                                        4     Count coming in to IF
    246             1                          4     
Branch totals: 1 hit of 1 branch = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      24        24         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_config_core.vhd --

    141             1                          8     
    142             1                          2     
    143             1                          1     
    144             1                          7     
    146             1                          7     
    147             1                          7     
    148             1                          7     
    149             1                          2     
    151             1                          7     
    200             1                          1     
    205             1                          1     
    209             1                          1     
    210             1                          1     
    211             1                          1     
    212             1                          1     
    213             1                          1     
    214             1                          2     
    215             1                          2     
    216             1                          2     
    217             1                          2     
    218             1                          2     
    232             1                          2     
    235             1                          2     
    247             1                          4     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        55        29        26    52.72%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

------------------------------------IF Branch------------------------------------
    167                                      327     Count coming in to IF
    167             1                          5     
    175             1                        322     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                        5     Count coming in to IF
    168             1                          3     
    171             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    275                                      174     Count coming in to IF
    275             1                          2     
    283             1                        172     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    284                                      172     Count coming in to IF
    284             1                          2     
    291             1                        170     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    312                                      352     Count coming in to CASE
    313             1                         24     
    335             1                    ***0***     
    347             1                    ***0***     
    359             1                        318     
    371             1                          2     
    377             1                          8     
Branch totals: 4 hits of 6 branches = 66.66%

------------------------------------IF Branch------------------------------------
    314                                       24     Count coming in to IF
    314             1                         10     
                                              14     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    316                                       10     Count coming in to IF
    316             1                    ***0***     
    328             1                         10     
                                         ***0***     All False Count
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    317                                  ***0***     Count coming in to IF
    317             1                    ***0***     
    322             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    318                                  ***0***     Count coming in to IF
    318             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    323                                  ***0***     Count coming in to IF
    323             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    329                                       10     Count coming in to IF
    329             1                          2     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                  ***0***     Count coming in to IF
    336             1                    ***0***     
    341             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    338                                  ***0***     Count coming in to IF
    338             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    343                                  ***0***     Count coming in to IF
    343             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    348                                  ***0***     Count coming in to IF
    348             1                    ***0***     
    353             1                    ***0***     
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    350                                  ***0***     Count coming in to IF
    350             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    355                                  ***0***     Count coming in to IF
    355             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 2 branches = 0.00%

------------------------------------IF Branch------------------------------------
    360                                      318     Count coming in to IF
    360             1                         56     
    365             1                        262     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    362                                       56     Count coming in to IF
    362             1                    ***0***     
                                              56     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    367                                      262     Count coming in to IF
    367             1                          4     
                                             258     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                        2     Count coming in to IF
    372             1                          2     
    374             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    391                                      177     Count coming in to IF
    391             1                          2     
    400             1                        175     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    401                                      175     Count coming in to IF
    401             1                          2     
    410             1                        173     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    416                                      173     Count coming in to IF
    416             1                    ***0***     
    421             1                    ***0***     
    426             1                         60     
    431             1                        113     
Branch totals: 2 hits of 4 branches = 50.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       6         4         2    66.66%
    FSM Transitions                 12         4         8    33.33%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 313                idle                   0
 359         send_sample                   3
 347         send_mapped                   2
 335         send_header                   1
 371        out_finished                   6
 276       out_finished2                   8
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                   8          
             send_sample                 158          
            out_finished                   2          
           out_finished2                   6          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 331                   2                   2          idle -> send_sample           
 363                   3                   2          send_sample -> out_finished          
 373                   9                   2          out_finished -> out_finished2          
 276                  11                   2          out_finished2 -> idle          
    Uncovered States :
    ------------------
                   State
                   -----
             send_mapped
             send_header
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 320                   0          idle -> send_header 
 325                   1          idle -> send_mapped 
 276                   4          send_sample -> idle 
 351                   5          send_mapped -> out_finished
 276                   6          send_mapped -> idle 
 339                   7          send_header -> send_mapped
 276                   8          send_header -> idle 
 276                  10          out_finished -> idle


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   6         4         2    66.66%
        FSM Transitions             12         4         8    33.33%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      96        74        22    77.08%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd --

    140             1                          2     
    143             1                          1     
    145             1                         11     
    147             1                          2     
    152             1                          2     
    160             1                        327     
    163             1                        327     
    164             1                        327     
    165             1                        327     
    166             1                        327     
    169             1                          3     
    170             1                          3     
    172             1                          2     
    174             1                          5     
    176             1                        322     
    177             1                        322     
    271             1                          5     
    276             1                          2     
    277             1                          2     
    278             1                          2     
    279             1                          2     
    280             1                          2     
    281             1                          2     
    282             1                          2     
    285             1                          2     
    286             1                          2     
    287             1                          2     
    288             1                          2     
    289             1                          2     
    290             1                          2     
    292             1                        170     
    293             1                        170     
    294             1                        170     
    295             1                        170     
    296             1                        170     
    297             1                        170     
    298             1                        170     
    303             1                        352     
    306             1                        352     
    307             1                        352     
    308             1                        352     
    309             1                        352     
    310             1                        352     
    311             1                        352     
    319             1                    ***0***     
    320             1                    ***0***     
    324             1                    ***0***     
    325             1                    ***0***     
    330             1                          2     
    331             1                          2     
    337             1                    ***0***     
    339             1                    ***0***     
    342             1                    ***0***     
    344             1                    ***0***     
    349             1                    ***0***     
    351             1                    ***0***     
    354             1                    ***0***     
    356             1                    ***0***     
    361             1                         56     
    363             1                    ***0***     
    366             1                        262     
    368             1                          4     
    373             1                          2     
    375             1                    ***0***     
    378             1                          8     
    392             1                          2     
    393             1                          2     
    394             1                          2     
    396             1                          2     
    397             1                          2     
    398             1                          2     
    399             1                          2     
    402             1                          2     
    403             1                          2     
    404             1                          2     
    406             1                          2     
    407             1                          2     
    408             1                          2     
    409             1                          2     
    412             1                        173     
    413             1                        173     
    414             1                        173     
    417             1                    ***0***     
    418             1                    ***0***     
    419             1                    ***0***     
    420             1                    ***0***     
    422             1                    ***0***     
    423             1                    ***0***     
    424             1                    ***0***     
    425             1                    ***0***     
    427             1                         60     
    428             1                         60     
    429             1                         60     
    430             1                         60     
    432             1                        113     
    433             1                        113     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        52        38        14    73.07%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

------------------------------------IF Branch------------------------------------
    284                                       11     Count coming in to IF
    284             1                    ***0***     
    284             2                         11     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    299                                      660     Count coming in to IF
    299             1                        560     
                                             100     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                      560     Count coming in to IF
    300             1                          2     
    303             1                        558     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    313                                      570     Count coming in to IF
    313             1                          2     
    316             1                        568     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    317                                      568     Count coming in to IF
    317             1                    ***0***     
    320             1                        568     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    321                                      568     Count coming in to IF
    321             1                          4     
    324             1                        564     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    371                                      382     Count coming in to IF
    371             1                          7     
    382             1                    ***0***     
    395             1                        371     
                                               4     All False Count
Branch totals: 3 hits of 4 branches = 75.00%

------------------------------------IF Branch------------------------------------
    372                                        7     Count coming in to IF
    372             1                          7     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    383                                  ***0***     Count coming in to IF
    383             1                    ***0***     
Branch totals: 0 hits of 1 branch = 0.00%

------------------------------------IF Branch------------------------------------
    397                                      371     Count coming in to IF
    397             1                        371     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------CASE Branch------------------------------------
    430                                       31     Count coming in to CASE
    431             1                         17     
    436             1                          4     
    462             1                    ***0***     
    471             1                          4     
    510             1                          6     
Branch totals: 4 hits of 5 branches = 80.00%

------------------------------------IF Branch------------------------------------
    433                                       17     Count coming in to IF
    433             1                          3     
                                              14     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    440                                        4     Count coming in to IF
    440             1                          4     
    448             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    441                                        4     Count coming in to IF
    441             1                          2     
    444             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    455                                        4     Count coming in to IF
    455             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    463                                  ***0***     Count coming in to IF
    463             1                    ***0***     
    465             1                    ***0***     
                                         ***0***     All False Count
Branch totals: 0 hits of 3 branches = 0.00%

------------------------------------IF Branch------------------------------------
    474                                        4     Count coming in to IF
    474             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    479                                        4     Count coming in to IF
    479             1                    ***0***     
                                               4     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    484                                        4     Count coming in to IF
                                               4     All False Count
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    505                                        4     Count coming in to IF
    505             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    511                                        6     Count coming in to IF
    511             1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    525                                       11     Count coming in to IF
    525             1                          2     
    531             1                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    532                                        9     Count coming in to IF
    532             1                    ***0***     
    538             1                          9     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    613                                        9     Count coming in to IF
    613             1                          4     
    621             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    615                                       32     Count coming in to IF
    615             1                    ***0***     
    617             1                         32     
Branch totals: 1 hit of 2 branches = 50.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       5         4         1    80.00%
    FSM Transitions                 11         4         7    36.36%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 431                idle                   0
 436        check_errors                   1
 510             stopped                   4
 462     wait_for_config                   2
 471         compressing                   3
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                   5          
            check_errors                   2          
                 stopped                   2          
             compressing                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 434                   0                   2          idle -> check_errors          
 443                   1                   2          check_errors -> compressing          
 513                   5                   1          stopped -> idle               
 506                   9                   2          compressing -> stopped          
    Uncovered States :
    ------------------
                   State
                   -----
         wait_for_config
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 446                   2          check_errors -> wait_for_config
 453                   3          check_errors -> stopped
 527                   4          check_errors -> idle
 464                   6          wait_for_config -> compressing
 466                   7          wait_for_config -> stopped
 527                   8          wait_for_config -> idle
 527                  10          compressing -> idle 


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         4         1    80.00%
        FSM Transitions             11         4         7    36.36%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     122        94        28    77.04%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_top.vhd --

    273             1                          7     
    274             1                          6     
    280             1                        365     
    281             1                          8     
    282             1                          4     
    283             1                          8     
    284             1                         11     
    285             1                          6     
    286             1                          2     
    287             1                          2     
    288             1                          2     
    294             1                        660     
    297             1                        660     
    298             1                        660     
    301             1                          2     
    302             1                          2     
    304             1                        558     
    305             1                        558     
    314             1                          2     
    315             1                          2     
    318             1                    ***0***     
    319             1                    ***0***     
    322             1                          4     
    323             1                          4     
    325             1                        564     
    326             1                        564     
    336             1                          2     
    347             1                          2     
    358             1                        382     
    363             1                        382     
    364             1                        382     
    365             1                        382     
    366             1                        382     
    367             1                        382     
    368             1                        382     
    369             1                        382     
    373             1                          7     
    377             1                          7     
    378             1                          7     
    379             1                          7     
    380             1                          7     
    381             1                          7     
    385             1                    ***0***     
    390             1                    ***0***     
    391             1                    ***0***     
    393             1                    ***0***     
    394             1                    ***0***     
    398             1                        371     
    403             1                        371     
    404             1                        371     
    405             1                        371     
    406             1                        371     
    407             1                        371     
    415             1                         31     
    423             1                         31     
    424             1                         31     
    425             1                         31     
    426             1                         31     
    427             1                         31     
    428             1                         31     
    429             1                         31     
    434             1                          3     
    438             1                          4     
    439             1                          4     
    443             1                          2     
    446             1                          2     
    450             1                    ***0***     
    451             1                    ***0***     
    452             1                    ***0***     
    453             1                    ***0***     
    457             1                    ***0***     
    458             1                    ***0***     
    459             1                    ***0***     
    460             1                    ***0***     
    464             1                    ***0***     
    466             1                    ***0***     
    467             1                    ***0***     
    468             1                    ***0***     
    469             1                    ***0***     
    473             1                          4     
    476             1                    ***0***     
    478             1                          4     
    481             1                    ***0***     
    501             1                          4     
    502             1                          4     
    503             1                          4     
    506             1                          2     
    507             1                          2     
    508             1                          2     
    513             1                          2     
    526             1                          2     
    527             1                          2     
    528             1                          2     
    529             1                          2     
    530             1                          2     
    533             1                    ***0***     
    534             1                    ***0***     
    535             1                    ***0***     
    536             1                    ***0***     
    537             1                    ***0***     
    539             1                          9     
    540             1                          9     
    541             1                          9     
    542             1                          9     
    543             1                          9     
    552             1                          7     
    553             1                        360     
    554             1                          4     
    555             1                          2     
    556             1                          6     
    557             1                          2     
    558             1                          8     
    607             1                          3     
    611             1                          9     
    614             1                          4     
    614             2                         32     
    616             1                    ***0***     
    618             1                         32     
    620             1                         32     
    622             1                          5     
    827             1                          7     
    828             1                        226     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        13         1    92.85%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd --

------------------------------------IF Branch------------------------------------
    254                                      358     Count coming in to IF
    254             1                    ***0***     
    254             2                        358     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------CASE Branch------------------------------------
    263                                        7     Count coming in to CASE
    264             1                          3     
    265             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    268                                        7     Count coming in to CASE
    269             1                          3     
    270             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    273                                        7     Count coming in to CASE
    274             1                          3     
    275             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    574                                      273     Count coming in to IF
    574             1                        110     
    574             2                        163     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    818                                      273     Count coming in to IF
    818             1                          9     
    818             2                        264     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    819                                      273     Count coming in to IF
    819             1                        264     
    819             2                          9     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        28         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd --

    231             1                         54     
    232             1                          6     
    233             1                          2     
    234             1                          2     
    235             1                        562     
    236             1                        178     
    239             1                          1     
    241             1                         23     
    243             1                          2     
    248             1                          2     
    254             1                        358     
    255             1                          2     
    264             1                          7     
    269             1                          7     
    274             1                          7     
    278             1                         11     
    486             1                          2     
    487             1                          2     
    488             1                          2     
    491             1                          6     
    570             1                        226     
    571             1                        226     
    574             1                        273     
    807             1                        226     
    808             1                        226     
    818             1                        273     
    819             1                        273     
    822             1                          1     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        53        48         5    90.56%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd --

------------------------------------IF Branch------------------------------------
    178                                      914     Count coming in to IF
    178             1                          2     
    205             1                        912     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    206                                      912     Count coming in to IF
    206             1                          2     
    233             1                        910     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    278                                      487     Count coming in to CASE
    279             1                         25     
    290             1                        232     
    302             1                        226     
    316             1                          2     
    320             1                          2     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    280                                       25     Count coming in to IF
    280             1                          2     
                                              23     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    282                                        2     Count coming in to IF
    282             1                    ***0***     
    284             1                          2     
    286             1                    ***0***     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    291                                      232     Count coming in to IF
    291             1                        116     
                                             116     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    296                                      232     Count coming in to IF
    296             1                          2     
                                             230     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    303                                      226     Count coming in to IF
    303             1                        112     
    307             1                        114     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    310                                      226     Count coming in to IF
    310             1                    ***0***     
                                             226     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    334                                      575     Count coming in to IF
    334             1                        571     
    340             1                          4     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    335                                      571     Count coming in to IF
    335             1                          4     
    337             1                        567     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    369                                     1306     Count coming in to CASE
    370             1                         22     
    374             1                        614     
    405             1                        670     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    371                                       22     Count coming in to IF
    371             1                          2     
                                              20     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    375                                      614     Count coming in to IF
    375             1                          4     
    378             1                        610     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    382                                      614     Count coming in to IF
    382             1                        112     
                                             502     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    388                                      614     Count coming in to IF
    388             1                        614     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    391                                      614     Count coming in to IF
    391             1                        536     
    393             1                         78     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    406                                      670     Count coming in to IF
    406             1                    ***0***     
                                             670     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    409                                      670     Count coming in to IF
    409             1                        558     
    412             1                        112     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    413                                      112     Count coming in to IF
    413             1                        110     
    415             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    441                                      279     Count coming in to IF
    441             1                        162     
                                             117     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    460                                      457     Count coming in to IF
    460             1                          2     
    464             1                        455     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    465                                      455     Count coming in to IF
    465             1                          2     
    469             1                        453     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    470                                      453     Count coming in to IF
    470             1                        224     
                                             229     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       8         8         0   100.00%
    FSM Transitions                 15        10         5    66.66%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 279                idle                   0
 290                  s0                   1
 316      finished_clear                   3
 302                  s1                   2
 320            finished                   4
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  16          
                      s0                 554          
          finished_clear                   2          
                      s1                 340          
                finished                   2          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 281                   0                   2          idle -> s0                    
 294                   1                 112          s0 -> s1                      
 300                   2                   2          s0 -> finished_clear          
 319                   4                   2          finished_clear -> finished          
 308                   6                 112          s1 -> s0                      
 322                   9                   2          finished -> idle              
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 179                   3          s0 -> idle          
 179                   5          finished_clear -> idle
 314                   7          s1 -> finished_clear
 179                   8          s1 -> idle          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   5         5         0   100.00%
        FSM Transitions             10         6         4    60.00%
FSM_ID: state_reg2
    Current State Object : state_reg2
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 370                idle                   0
 374                  s1                   1
 405         wait_cycles                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  14          
                      s1                 340          
             wait_cycles                 560          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 372                   0                   2          idle -> s1                    
 385                   2                 112          s1 -> wait_cycles             
 414                   3                 110          wait_cycles -> s1             
 416                   4                   2          wait_cycles -> idle           
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 376                   1          s1 -> idle          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   3         3         0   100.00%
        FSM Transitions              5         4         1    80.00%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     185       178         7    96.21%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_fsm_shyloc_bip.vhd --

    162             1                        226     
    163             1                          6     
    164             1                         54     
    165             1                          6     
    166             1                          6     
    167             1                        226     
    168             1                        226     
    169             1                        226     
    170             1                          6     
    171             1                          2     
    179             1                          2     
    180             1                          2     
    181             1                          2     
    182             1                          2     
    183             1                          2     
    184             1                          2     
    185             1                          2     
    186             1                          2     
    187             1                          2     
    188             1                          2     
    189             1                          2     
    190             1                          2     
    191             1                          2     
    192             1                          2     
    193             1                          2     
    194             1                          2     
    195             1                          2     
    196             1                          2     
    197             1                          2     
    198             1                          2     
    199             1                          2     
    200             1                          2     
    201             1                          2     
    202             1                          2     
    203             1                          2     
    204             1                          2     
    207             1                          2     
    208             1                          2     
    209             1                          2     
    210             1                          2     
    211             1                          2     
    212             1                          2     
    213             1                          2     
    214             1                          2     
    215             1                          2     
    216             1                          2     
    217             1                          2     
    218             1                          2     
    219             1                          2     
    220             1                          2     
    221             1                          2     
    222             1                          2     
    223             1                          2     
    224             1                          2     
    225             1                          2     
    226             1                          2     
    227             1                          2     
    228             1                          2     
    229             1                          2     
    230             1                          2     
    231             1                          2     
    232             1                          2     
    234             1                        910     
    235             1                        910     
    236             1                        910     
    237             1                        910     
    238             1                        910     
    239             1                        910     
    240             1                        910     
    241             1                        910     
    242             1                        910     
    243             1                        910     
    244             1                        910     
    245             1                        910     
    246             1                        910     
    247             1                        910     
    248             1                        910     
    249             1                        910     
    250             1                        910     
    251             1                        910     
    252             1                        910     
    253             1                        910     
    254             1                        910     
    255             1                        910     
    256             1                        910     
    257             1                        910     
    258             1                        910     
    259             1                        910     
    268             1                        487     
    271             1                        487     
    272             1                        487     
    273             1                        487     
    274             1                        487     
    275             1                        487     
    276             1                        487     
    277             1                        487     
    281             1                          2     
    283             1                    ***0***     
    285             1                          2     
    287             1                    ***0***     
    292             1                        116     
    293             1                        116     
    294             1                        116     
    297             1                          2     
    298             1                          2     
    299             1                          2     
    300             1                          2     
    304             1                        112     
    305             1                        112     
    306             1                        112     
    308             1                        114     
    311             1                    ***0***     
    312             1                    ***0***     
    313             1                    ***0***     
    314             1                    ***0***     
    317             1                          2     
    318             1                          2     
    319             1                          2     
    321             1                          2     
    322             1                          2     
    332             1                        575     
    336             1                          4     
    338             1                        567     
    341             1                          4     
    350             1                       1306     
    355             1                       1306     
    356             1                       1306     
    357             1                       1306     
    358             1                       1306     
    359             1                       1306     
    360             1                       1306     
    361             1                       1306     
    362             1                       1306     
    363             1                       1306     
    364             1                       1306     
    365             1                       1306     
    366             1                       1306     
    367             1                       1306     
    368             1                       1306     
    372             1                          2     
    376             1                          4     
    377             1                          4     
    379             1                        610     
    383             1                        112     
    384             1                        112     
    385             1                        112     
    390             1                        614     
    392             1                        536     
    394             1                         78     
    397             1                        614     
    399             1                        614     
    400             1                        614     
    401             1                        614     
    402             1                        614     
    403             1                        614     
    407             1                    ***0***     
    410             1                        558     
    411             1                        558     
    414             1                        110     
    416             1                          2     
    429             1                        279     
    433             1                        279     
    434             1                        279     
    435             1                        279     
    436             1                        279     
    437             1                        279     
    438             1                        279     
    439             1                        279     
    440             1                        279     
    443             1                        162     
    444             1                        162     
    445             1                        162     
    446             1                        162     
    449             1                        162     
    450             1                        162     
    451             1                        162     
    461             1                          2     
    462             1                          2     
    463             1                          2     
    466             1                          2     
    467             1                          2     
    468             1                          2     
    471             1                        224     
    473             1                        453     
    474             1                        453     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         3         1         2    33.33%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd --

------------------------------------IF Branch------------------------------------
    89                                       141     Count coming in to IF
    89              1                    ***0***     
    90              1                    ***0***     
    90              2                        141     
Branch totals: 1 hit of 3 branches = 33.33%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/clip.vhd --

    85              1                         61     
    86              1                         62     
    87              1                         39     
    91              1                        141     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/config123_package.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      37        37         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/config123_package.vhd --

    392             1                          4     
    393             1                          4     
    394             1                          4     
    395             1                          4     
    396             1                          4     
    397             1                          4     
    398             1                          4     
    399             1                          4     
    400             1                          4     
    401             1                          4     
    402             1                          4     
    403             1                          4     
    404             1                          4     
    405             1                          4     
    406             1                          4     
    407             1                          4     
    408             1                          4     
    409             1                          4     
    410             1                          4     
    411             1                          4     
    412             1                          4     
    413             1                          4     
    414             1                          4     
    415             1                          4     
    416             1                          4     
    417             1                          4     
    418             1                          4     
    420             1                          4     
    422             1                          4     
    423             1                          4     
    469             1                          2     
    470             1                          2     
    471             1                          2     
    472             1                          2     
    473             1                          2     
    474             1                          2     
    475             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        25        25         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd --

------------------------------------IF Branch------------------------------------
    276                                      285     Count coming in to IF
    276             1                          4     
    276             2                        110     
    276             3                        171     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    281                                      793     Count coming in to IF
    281             1                        112     
    282             1                        440     
    282             2                        241     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    284                                      226     Count coming in to IF
    284             1                        112     
    284             2                        114     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    291                                      683     Count coming in to IF
    291             1                          2     
    294             1                        681     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    295                                      681     Count coming in to IF
    295             1                          2     
    298             1                        679     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    299                                      679     Count coming in to IF
    299             1                        560     
                                             119     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                      560     Count coming in to IF
    300             1                         10     
    305             1                        550     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    301                                       10     Count coming in to IF
    301             1                          2     
                                               8     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    307                                      550     Count coming in to IF
    307             1                        110     
                                             440     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                      682     Count coming in to IF
    336             1                        682     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    353                                      682     Count coming in to IF
    353             1                         20     
    355             1                        662     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    363                                      682     Count coming in to IF
    363             1                          3     
    366             1                        679     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      30        30         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/count_updatev2.vhd --

    269             1                          2     
    270             1                        116     
    271             1                          2     
    276             1                        285     
    282             1                        793     
    284             1                        226     
    292             1                          2     
    293             1                          2     
    296             1                          2     
    297             1                          2     
    302             1                          2     
    303             1                          2     
    306             1                        550     
    308             1                        110     
    320             1                        682     
    334             1                        682     
    337             1                        682     
    344             1                        682     
    345             1                        682     
    346             1                        682     
    347             1                        682     
    348             1                        682     
    354             1                         20     
    356             1                        662     
    359             1                        682     
    361             1                        682     
    364             1                          3     
    365             1                          3     
    367             1                        679     
    368             1                        679     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        16         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd --

------------------------------------IF Branch------------------------------------
    101                                      249     Count coming in to IF
    101             1                          2     
    108             1                        247     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                      247     Count coming in to IF
    109             1                          2     
    116             1                        245     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    121                                      245     Count coming in to IF
    121             1                        126     
                                             119     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                     1698     Count coming in to IF
    164             1                         30     
                                            1668     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    170                                      811     Count coming in to IF
    170             1                        271     
    173             1                        540     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                      283     Count coming in to IF
    180             1                          5     
                                             278     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    190                                      283     Count coming in to IF
    190             1                         18     
    194             1                        265     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    195                                      265     Count coming in to IF
    195             1                        262     
    199             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      55        55         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/create_cdwv2.vhd --

    102             1                          2     
    103             1                          2     
    104             1                          2     
    105             1                          2     
    106             1                          2     
    107             1                          2     
    110             1                          2     
    111             1                          2     
    112             1                          2     
    113             1                          2     
    114             1                          2     
    115             1                          2     
    118             1                        245     
    119             1                        245     
    123             1                        126     
    124             1                        126     
    125             1                        126     
    126             1                        126     
    133             1                        116     
    138             1                        116     
    139             1                        116     
    140             1                        116     
    141             1                        116     
    144             1                        283     
    155             1                        283     
    156             1                        283     
    158             1                        283     
    159             1                        283     
    161             1                        283     
    161             2                       1698     
    162             1                       1698     
    163             1                       1698     
    165             1                         30     
    167             1                       1698     
    169             1                        283     
    169             2                        540     
    171             1                        271     
    172             1                        271     
    174             1                        540     
    176             1                        540     
    178             1                        283     
    181             1                          5     
    184             1                        283     
    185             1                        283     
    188             1                        283     
    189             1                        283     
    191             1                         18     
    192             1                         18     
    193             1                         18     
    196             1                        262     
    197             1                        262     
    198             1                        262     
    200             1                          3     
    201             1                          3     
    202             1                          3     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd --

------------------------------------IF Branch------------------------------------
    142                                     1670     Count coming in to IF
    142             1                         24     
    144             1                       1646     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                     1646     Count coming in to IF
    145             1                         24     
    147             1                       1622     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    210                                     4880     Count coming in to IF
    210             1                         20     
    213             1                       4860     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    214                                     4860     Count coming in to IF
    214             1                         20     
    216             1                       4840     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      11        11         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ff.vhd --

    143             1                         24     
    146             1                         24     
    148             1                       1622     
    206             1                       2536     
    212             1                         20     
    215             1                         20     
    217             1                       4840     
    219             1                       3846     
    219             2                       6882     
    220             1                       6882     
    221             1                       6882     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        20        20         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd --

------------------------------------CASE Branch------------------------------------
    82                                      1306     Count coming in to CASE
    83              1                         27     
    83              2                          4     
    89              1                        112     
    95              1                         24     
    101             1                        144     
    101             2                         24     
    107             1                        672     
    107             2                        144     
    107             3                        112     
    113             1                         38     
Branch totals: 10 hits of 10 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    136                                      279     Count coming in to CASE
    137             1                          9     
    137             2                          2     
    141             1                         22     
    145             1                          6     
    145             2                         36     
    149             1                         36     
    149             2                        132     
    149             3                          6     
    149             4                         22     
    153             1                          6     
Branch totals: 10 hits of 10 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      47        47         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/fifo_ctr_funcs.vhd --

    84              1                         31     
    85              1                         31     
    86              1                         31     
    87              1                         31     
    88              1                         31     
    90              1                        112     
    91              1                        112     
    92              1                        112     
    93              1                        112     
    94              1                        112     
    96              1                         24     
    97              1                         24     
    98              1                         24     
    99              1                         24     
    100             1                         24     
    102             1                        168     
    103             1                        168     
    104             1                        168     
    105             1                        168     
    106             1                        168     
    108             1                        928     
    109             1                        928     
    110             1                        928     
    111             1                        928     
    112             1                        928     
    114             1                         38     
    115             1                         38     
    116             1                         38     
    117             1                         38     
    118             1                         38     
    126             1                       1306     
    138             1                         11     
    139             1                         11     
    140             1                         11     
    142             1                         22     
    143             1                         22     
    144             1                         22     
    146             1                         42     
    147             1                         42     
    148             1                         42     
    150             1                        196     
    151             1                        196     
    152             1                        196     
    154             1                          6     
    155             1                          6     
    156             1                          6     
    162             1                        279     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         8         8         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd --

------------------------------------IF Branch------------------------------------
    102                                      687     Count coming in to IF
    102             1                          2     
    104             1                        685     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                      685     Count coming in to IF
    105             1                          2     
    107             1                        683     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    108                                      683     Count coming in to IF
    108             1                        560     
                                             123     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    109                                      560     Count coming in to IF
    109             1                          2     
                                             558     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/finished_gen.vhd --

    95              1                          6     
    103             1                          2     
    106             1                          2     
    110             1                          2     
    113             1                        683     
    113             2                       1366     
    114             1                       1366     
    115             1                       1366     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        36        27         9    75.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd --

------------------------------------IF Branch------------------------------------
    159                                        7     Count coming in to IF
    159             1                    ***0***     
    161             1                    ***0***     
    161             2                          7     
Branch totals: 1 hit of 3 branches = 33.33%

------------------------------------IF Branch------------------------------------
    174                                        7     Count coming in to IF
    174             1                          7     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    193                                       17     Count coming in to IF
    193             1                          3     
                                              14     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    214                                        3     Count coming in to IF
    216             1                          3     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    225                                        3     Count coming in to IF
    225             1                    ***0***     
    227             1                          3     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    290                                        3     Count coming in to IF
    290             1                          3     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    295                                        3     Count coming in to IF
    295             1                          3     
    297             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    351                                     1193     Count coming in to IF
    351             1                         16     
    359             1                       1177     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    360                                     1177     Count coming in to IF
    360             1                          2     
    368             1                       1175     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    372                                     1175     Count coming in to IF
    372             1                          3     
    408             1                         11     
                                            1161     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    374                                        3     Count coming in to IF
    374             1                          3     
    382             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    411                                       11     Count coming in to IF
    411             1                          9     
    438             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    414                                       36     Count coming in to IF
    414             1                          9     
                                              27     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    417                                       36     Count coming in to IF
    417             1                    ***0***     
                                              36     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    442                                        6     Count coming in to IF
    442             1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    445                                        6     Count coming in to IF
    445             1                    ***0***     
                                               6     All False Count
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    450                                        6     Count coming in to IF
    450             1                          2     
                                               4     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    451                                        2     Count coming in to IF
    451             1                          2     
                                         ***0***     All False Count
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                     107       102         5    95.32%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/header123_gen.vhd --

    161             1                          7     
    166             1                          7     
    167             1                          7     
    168             1                          7     
    169             1                          7     
    174             1                          7     
    175             1                          7     
    176             1                          7     
    177             1                          7     
    178             1                          7     
    183             1                         17     
    192             1                         17     
    195             1                          3     
    196             1                          3     
    199             1                          3     
    201             1                          3     
    202             1                          3     
    204             1                          3     
    205             1                          3     
    207             1                          3     
    208             1                          3     
    210             1                          3     
    211             1                          3     
    212             1                          3     
    217             1                          3     
    220             1                          3     
    221             1                          3     
    223             1                          3     
    224             1                          3     
    226             1                    ***0***     
    228             1                          3     
    230             1                          3     
    232             1                          3     
    235             1                          3     
    236             1                          3     
    237             1                          3     
    238             1                          3     
    240             1                          3     
    241             1                          3     
    242             1                          3     
    244             1                          3     
    247             1                          3     
    249             1                          3     
    250             1                          3     
    252             1                          3     
    255             1                          3     
    256             1                          3     
    291             1                          3     
    292             1                          3     
    294             1                          3     
    296             1                          3     
    298             1                    ***0***     
    300             1                          3     
    352             1                         16     
    353             1                         16     
    354             1                         16     
    355             1                         16     
    356             1                         16     
    357             1                         16     
    358             1                         16     
    361             1                          2     
    362             1                          2     
    363             1                          2     
    364             1                          2     
    365             1                          2     
    366             1                          2     
    367             1                          2     
    369             1                       1175     
    370             1                       1175     
    371             1                       1175     
    380             1                          3     
    383             1                    ***0***     
    392             1                          3     
    393             1                          3     
    394             1                          3     
    401             1                          3     
    409             1                         11     
    410             1                         11     
    412             1                          9     
    413             1                          9     
    413             2                         36     
    415             1                          9     
    418             1                    ***0***     
    420             1                         36     
    430             1                         36     
    431             1                         36     
    432             1                         36     
    433             1                          9     
    434             1                          9     
    435             1                          9     
    436             1                          9     
    437             1                          9     
    440             1                          2     
    441             1                          2     
    441             2                          6     
    443             1                          2     
    446             1                    ***0***     
    448             1                          6     
    452             1                          2     
    454             1                          2     
    457             1                          6     
    458             1                          6     
    459             1                          6     
    460             1                          2     
    461             1                          2     
    462             1                          2     
    463             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ld_2d_fifo.vhd --

    111             1                        227     
    112             1                          2     
    113             1                          2     
    114             1                        450     
    115             1                          2     
    117             1                          1     
    143             1                         17     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiff_shift.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        11         9         2    81.81%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiff_shift.vhd --

------------------------------------IF Branch------------------------------------
    100                                      683     Count coming in to IF
    100             1                          2     
    102             1                        681     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    103                                      681     Count coming in to IF
    103             1                          2     
    105             1                        560     
                                             119     All False Count
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    106                                      560     Count coming in to IF
    106             1                        112     
    110             1                        448     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    111                                      448     Count coming in to IF
    111             1                    ***0***     
    113             1                        448     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    117                                      896     Count coming in to IF
    117             1                        896     
    119             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      14        12         2    85.71%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiff_shift.vhd --

    96              1                          2     
    101             1                          2     
    104             1                          2     
    107             1                        112     
    107             2                        336     
    108             1                        336     
    109             1                        336     
    112             1                    ***0***     
    114             1                        448     
    116             1                        448     
    116             2                        896     
    118             1                        896     
    120             1                    ***0***     
    122             1                        896     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        14        12         2    85.71%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd --

------------------------------------IF Branch------------------------------------
    130                                      237     Count coming in to IF
    130             1                          2     
    138             1                        235     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    139                                      235     Count coming in to IF
    139             1                          2     
    147             1                        233     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    148                                      233     Count coming in to IF
    148             1                        114     
                                             119     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    149                                      114     Count coming in to IF
    149             1                        114     
    155             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    164                                      114     Count coming in to IF
    164             1                        114     
    194             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    165                                      114     Count coming in to IF
    165             1                         84     
    171             1                         14     
    177             1                         12     
    182             1                          4     
Branch totals: 4 hits of 4 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      51        44         7    86.27%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localdiffv3.vhd --

    118             1                          6     
    119             1                         48     
    131             1                          2     
    132             1                          2     
    133             1                          2     
    134             1                          2     
    135             1                          2     
    136             1                          2     
    137             1                          2     
    140             1                          2     
    141             1                          2     
    142             1                          2     
    143             1                          2     
    144             1                          2     
    145             1                          2     
    146             1                          2     
    150             1                        114     
    151             1                        114     
    152             1                        114     
    153             1                        114     
    154             1                        114     
    156             1                    ***0***     
    157             1                    ***0***     
    158             1                    ***0***     
    159             1                    ***0***     
    160             1                    ***0***     
    166             1                         84     
    167             1                         84     
    168             1                         84     
    169             1                         84     
    172             1                         14     
    173             1                         14     
    174             1                         14     
    175             1                         14     
    178             1                         12     
    179             1                         12     
    180             1                         12     
    181             1                         12     
    183             1                          4     
    184             1                          4     
    185             1                          4     
    186             1                          4     
    189             1                        114     
    190             1                        114     
    191             1                        114     
    192             1                        114     
    195             1                    ***0***     
    196             1                    ***0***     
    198             1                        114     
    199             1                        114     
    200             1                        114     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        13         5    72.22%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd --

------------------------------------IF Branch------------------------------------
    109                                      236     Count coming in to IF
    109             1                          2     
    115             1                        234     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    116                                      234     Count coming in to IF
    116             1                          2     
    122             1                        232     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    123                                      232     Count coming in to IF
    123             1                        114     
                                             118     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      114     Count coming in to IF
    125             1                        114     
    131             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    138                                      114     Count coming in to IF
    138             1                        114     
    151             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    139                                      114     Count coming in to IF
    139             1                         70     
    141             1                         12     
    143             1                         14     
    145             1                         14     
    147             1                          4     
Branch totals: 5 hits of 5 branches = 100.00%

------------------------------------IF Branch------------------------------------
    152                                  ***0***     Count coming in to IF
    152             1                    ***0***     
    154             1                    ***0***     
    156             1                    ***0***     
Branch totals: 0 hits of 3 branches = 0.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      31        24         7    77.41%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/localsumv2.vhd --

    104             1                         48     
    110             1                          2     
    111             1                          2     
    112             1                          2     
    113             1                          2     
    114             1                          2     
    117             1                          2     
    118             1                          2     
    119             1                          2     
    120             1                          2     
    121             1                          2     
    126             1                        114     
    127             1                        114     
    128             1                        114     
    129             1                        114     
    132             1                    ***0***     
    133             1                    ***0***     
    134             1                    ***0***     
    135             1                    ***0***     
    140             1                         70     
    142             1                         12     
    144             1                         14     
    146             1                         14     
    148             1                          4     
    153             1                    ***0***     
    155             1                    ***0***     
    157             1                    ***0***     
    161             1                        114     
    162             1                        114     
    163             1                        114     
    164             1                        114     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        16        15         1    93.75%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd --

------------------------------------IF Branch------------------------------------
    109                                      461     Count coming in to IF
    109             1                          2     
    116             1                        459     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    117                                      459     Count coming in to IF
    117             1                          2     
    124             1                        457     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    125                                      457     Count coming in to IF
    125             1                        226     
    130             1                        231     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    158                                       18     Count coming in to IF
    158             1                          8     
    160             1                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    169                                       18     Count coming in to IF
    169             1                    ***0***     
    171             1                         18     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    172                                       18     Count coming in to IF
    172             1                         13     
    178             1                          5     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    173                                       13     Count coming in to IF
    173             1                         11     
    175             1                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                        5     Count coming in to IF
    179             1                          2     
    181             1                          3     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      36        35         1    97.22%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/map2stagesv2.vhd --

    102             1                          7     
    110             1                          2     
    111             1                          2     
    112             1                          2     
    113             1                          2     
    114             1                          2     
    115             1                          2     
    118             1                          2     
    119             1                          2     
    120             1                          2     
    121             1                          2     
    122             1                          2     
    123             1                          2     
    126             1                        226     
    127             1                        226     
    128             1                        226     
    129             1                        226     
    131             1                        231     
    133             1                        457     
    134             1                        457     
    142             1                         18     
    152             1                         18     
    153             1                         18     
    155             1                         18     
    156             1                         18     
    159             1                          8     
    161             1                         10     
    164             1                         18     
    166             1                         18     
    167             1                         18     
    170             1                    ***0***     
    174             1                         11     
    176             1                          2     
    180             1                          2     
    182             1                          3     
    187             1                         18     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd --

------------------------------------IF Branch------------------------------------
    102                                     1398     Count coming in to IF
    102             1                         12     
    104             1                       1386     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                     1386     Count coming in to IF
    105             1                         12     
    107             1                        672     
                                             702     All False Count
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       9         9         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult.vhd --

    95              1                         24     
    103             1                         12     
    106             1                         12     
    108             1                        672     
    116             1                         18     
    123             1                         18     
    124             1                         18     
    125             1                         18     
    126             1                         18     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult_acc_shyloc.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/mult_acc_shyloc.vhd --

    137             1                          2     
    144             1                         14     
    145             1                         14     
    154             1                        226     
    155             1                        226     
    168             1                        452     
    172             1                        226     
    193             1                          5     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders.vhd --

    89              1                         16     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders_top.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/n_adders_top.vhd --

    101             1                          5     
    102             1                          5     
    119             1                         15     
    123             1                         13     
    129             1                          5     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        27         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd --

------------------------------------IF Branch------------------------------------
    226                                     1364     Count coming in to IF
    226             1                          4     
    234             1                       1360     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    235                                     1360     Count coming in to IF
    235             1                          4     
    243             1                       1356     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    244                                     1356     Count coming in to IF
    244             1                       1120     
                                             236     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    246                                     1120     Count coming in to IF
    246             1                        224     
    258             1                        896     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    250                                      224     Count coming in to IF
    250             1                         32     
                                             192     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    253                                       32     Count coming in to IF
    253             1                          4     
                                              28     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    263                                     1120     Count coming in to IF
    263             1                        980     
    286             1                        120     
    292             1                          4     
    294             1                         16     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    264                                      980     Count coming in to IF
    264             1                        140     
    271             1                        140     
    278             1                        700     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    265                                      140     Count coming in to IF
    265             1                         20     
    268             1                        120     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    272                                      140     Count coming in to IF
    272             1                         20     
    275             1                        120     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    279                                      700     Count coming in to IF
    279             1                        100     
    282             1                        600     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    287                                      120     Count coming in to IF
    287             1                         20     
    289             1                        100     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      34        34         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/opcode_update.vhd --

    227             1                          4     
    228             1                          4     
    229             1                          4     
    230             1                          4     
    231             1                          4     
    232             1                          4     
    233             1                          4     
    236             1                          4     
    237             1                          4     
    238             1                          4     
    239             1                          4     
    240             1                          4     
    241             1                          4     
    242             1                          4     
    247             1                        224     
    248             1                        224     
    249             1                        224     
    251             1                         32     
    252             1                         32     
    254             1                          4     
    255             1                          4     
    259             1                        896     
    267             1                         20     
    269             1                        120     
    274             1                         20     
    276             1                        120     
    281             1                        100     
    283             1                        600     
    288             1                         20     
    290             1                        100     
    293             1                          4     
    295             1                         16     
    297             1                       1120     
    298             1                       1120     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd --

------------------------------------IF Branch------------------------------------
    113                                       42     Count coming in to IF
    113             1                         14     
    117             1                         28     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/packing_top_123.vhd --

    111             1                         42     
    114             1                         14     
    116             1                         14     
    118             1                         28     
    120             1                         28     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        27        26         1    96.29%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd --

------------------------------------IF Branch------------------------------------
    143                                       14     Count coming in to IF
    143             1                          6     
    143             2                          8     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    144                                       15     Count coming in to IF
    144             1                          6     
    144             2                          9     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    145                                       19     Count coming in to IF
    145             1                          9     
    145             2                         10     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    168                                      460     Count coming in to IF
    168             1                          2     
    182             1                        458     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    183                                      458     Count coming in to IF
    183             1                          2     
    197             1                        456     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    203                                      456     Count coming in to IF
    203             1                        226     
    211             1                        230     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    208                                      226     Count coming in to IF
    208             1                          6     
                                             220     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    218                                      456     Count coming in to IF
    218             1                        440     
    220             1                          4     
    222             1                         12     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    251                                      293     Count coming in to IF
    253             1                        293     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    257                                      293     Count coming in to IF
    257             1                        287     
                                               6     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    260                                     9184     Count coming in to IF
    260             1                       9184     
    262             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%

------------------------------------IF Branch------------------------------------
    268                                      293     Count coming in to IF
    268             1                        164     
    270             1                        129     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    278                                      293     Count coming in to IF
    278             1                        269     
    280             1                          6     
    283             1                         18     
Branch totals: 3 hits of 3 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      75        74         1    98.66%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor2stagesv2.vhd --

    132             1                          1     
    133             1                          1     
    134             1                          1     
    136             1                          7     
    137             1                          8     
    140             1                          7     
    141             1                          8     
    143             1                         14     
    144             1                         15     
    145             1                         19     
    160             1                         13     
    161             1                         12     
    169             1                          2     
    170             1                          2     
    171             1                          2     
    172             1                          2     
    173             1                          2     
    174             1                          2     
    175             1                          2     
    176             1                          2     
    177             1                          2     
    178             1                          2     
    179             1                          2     
    180             1                          2     
    181             1                          2     
    184             1                          2     
    185             1                          2     
    186             1                          2     
    187             1                          2     
    188             1                          2     
    189             1                          2     
    190             1                          2     
    191             1                          2     
    192             1                          2     
    193             1                          2     
    194             1                          2     
    195             1                          2     
    196             1                          2     
    198             1                        456     
    199             1                        456     
    200             1                        456     
    201             1                        456     
    202             1                        456     
    204             1                        226     
    205             1                        226     
    206             1                        226     
    207             1                        226     
    209             1                          6     
    212             1                        230     
    215             1                        456     
    216             1                        456     
    219             1                        440     
    221             1                          4     
    223             1                         12     
    233             1                        293     
    244             1                        293     
    246             1                        293     
    247             1                        293     
    249             1                        293     
    254             1                        293     
    258             1                        287     
    259             1                        287     
    259             2                       9184     
    261             1                       9184     
    263             1                    ***0***     
    265             1                       9184     
    269             1                        164     
    271             1                        129     
    274             1                        293     
    275             1                        293     
    279             1                        269     
    281             1                          6     
    282             1                          6     
    284             1                         18     
    285             1                         18     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor_shyloc.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       4         4         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/predictor_shyloc.vhd --

    169             1                        538     
    171             1                          6     
    173             1                          7     
    175             1                          6     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        18        10         8    55.55%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd --

------------------------------------IF Branch------------------------------------
    99                                       234     Count coming in to IF
    99              1                          2     
    101             1                        232     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    102                                      232     Count coming in to IF
    102             1                          2     
    104             1                        230     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    105                                      230     Count coming in to IF
    105             1                        112     
                                             118     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    109                                      112     Count coming in to CASE
    110             1                        112     
    112             1                    ***0***     
    114             1                    ***0***     
    116             1                    ***0***     
    118             1                    ***0***     
    120             1                    ***0***     
    122             1                    ***0***     
    124             1                    ***0***     
Branch totals: 1 hit of 8 branches = 12.50%

------------------------------------IF Branch------------------------------------
    130                                      112     Count coming in to IF
    130             1                         66     
    132             1                         46     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    136                                      112     Count coming in to IF
    136             1                        112     
    139             1                    ***0***     
Branch totals: 1 hit of 2 branches = 50.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      19        10         9    52.63%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ro_update_mathv3_diff.vhd --

    100             1                          2     
    103             1                          2     
    106             1                        112     
    108             1                        112     
    111             1                        112     
    113             1                    ***0***     
    115             1                    ***0***     
    117             1                    ***0***     
    119             1                    ***0***     
    121             1                    ***0***     
    123             1                    ***0***     
    125             1                    ***0***     
    129             1                        112     
    131             1                         66     
    133             1                         46     
    137             1                        112     
    138             1                        112     
    140             1                    ***0***     
    141             1                    ***0***     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         4         4         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd --

------------------------------------IF Branch------------------------------------
    174                                      234     Count coming in to IF
    174             1                        232     
    174             2                          2     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    175                                        9     Count coming in to IF
    175             1                          7     
    175             2                          2     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       8         8         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd --

    165             1                          8     
    166             1                         54     
    167             1                        114     
    168             1                        562     
    174             1                        234     
    175             1                          9     
    180             1                          3     
    188             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        37        37         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

------------------------------------IF Branch------------------------------------
    177                                       10     Count coming in to IF
    177             1                          2     
    179             1                          8     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                        8     Count coming in to IF
    180             1                          2     
    182             1                          6     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    193                                      464     Count coming in to IF
    193             1                          2     
    200             1                        462     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                      462     Count coming in to IF
    201             1                          2     
    208             1                        460     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------CASE Branch------------------------------------
    230                                      924     Count coming in to CASE
    231             1                         16     
    235             1                        564     
    248             1                        340     
    272             1                          4     
Branch totals: 4 hits of 4 branches = 100.00%

------------------------------------IF Branch------------------------------------
    232                                       16     Count coming in to IF
    232             1                          2     
                                              14     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    236                                      564     Count coming in to IF
    236             1                        336     
                                             228     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    241                                      564     Count coming in to IF
    241             1                          2     
                                             562     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    249                                      340     Count coming in to IF
    249             1                        114     
    254             1                          2     
    261             1                        224     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    273                                        4     Count coming in to IF
    273             1                          2     
                                               2     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    288                                      618     Count coming in to IF
    288             1                          4     
    290             1                        614     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    300                                      914     Count coming in to IF
    300             1                          2     
    311             1                        912     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    312                                      912     Count coming in to IF
    312             1                          2     
    323             1                        910     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    329                                      910     Count coming in to IF
    329             1                        560     
                                             350     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    330                                      560     Count coming in to IF
    330             1                          2     
                                             558     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    337                                      910     Count coming in to IF
    337             1                          4     
                                             906     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    342                                      910     Count coming in to IF
    342             1                          2     
                                             908     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


FSM Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    FSM States                       4         4         0   100.00%
    FSM Transitions                  8         5         3    62.50%

================================FSM Details================================

FSM Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

FSM_ID: state_reg
    Current State Object : state_reg
    ----------------------
    State Value MapInfo :
    ---------------------
Line          State Name               Value
----          ----------               -----
 231                idle                   0
 235                  s0                   1
 272            finished                   6
 248                  s1                   2
    Covered States :
    ----------------
                   State           Hit_count
                   -----           ---------
                    idle                  10          
                      s0                 224          
                finished                   4          
                      s1                 226          
    Covered Transitions :
    ---------------------
Line            Trans_ID           Hit_count          Transition          
----            --------           ---------          ----------          
 233                   0                   2          idle -> s0                    
 239                   1                 112          s0 -> s1                      
 242                   2                   2          s0 -> finished                
 274                   4                   2          finished -> idle              
 262                   6                 112          s1 -> s0                      
    Uncovered Transitions :
    -----------------------
Line            Trans_ID          Transition          
----            --------          ----------          
 194                   3          s0 -> idle          
 255                   5          s1 -> finished      
 194                   7          s1 -> idle          


    Summary                       Bins      Hits    Misses  Coverage
    -------                       ----      ----    ------  --------
        FSM States                   4         4         0   100.00%
        FSM Transitions              8         5         3    62.50%
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      95        95         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_fsm.vhd --

    154             1                          6     
    155             1                          2     
    156             1                          6     
    157             1                        230     
    158             1                        226     
    159             1                        226     
    160             1                        226     
    161             1                          6     
    162             1                          6     
    165             1                        235     
    170             1                        562     
    178             1                          2     
    181             1                          2     
    183             1                          6     
    194             1                          2     
    195             1                          2     
    196             1                          2     
    197             1                          2     
    198             1                          2     
    199             1                          2     
    202             1                          2     
    203             1                          2     
    204             1                          2     
    205             1                          2     
    206             1                          2     
    207             1                          2     
    209             1                        460     
    210             1                        460     
    211             1                        460     
    212             1                        460     
    213             1                        460     
    214             1                        460     
    222             1                        924     
    224             1                        924     
    225             1                        924     
    226             1                        924     
    227             1                        924     
    228             1                        924     
    229             1                        924     
    233             1                          2     
    237             1                        336     
    238             1                        336     
    239             1                        336     
    242             1                          2     
    243             1                          2     
    244             1                          2     
    245             1                          2     
    246             1                          2     
    250             1                        114     
    251             1                        114     
    252             1                        114     
    255             1                          2     
    256             1                          2     
    257             1                          2     
    258             1                          2     
    259             1                          2     
    262             1                        224     
    274             1                          2     
    275             1                          2     
    286             1                        618     
    289             1                          4     
    291             1                        614     
    301             1                          2     
    302             1                          2     
    303             1                          2     
    304             1                          2     
    305             1                          2     
    306             1                          2     
    307             1                          2     
    308             1                          2     
    309             1                          2     
    310             1                          2     
    313             1                          2     
    314             1                          2     
    315             1                          2     
    316             1                          2     
    317             1                          2     
    318             1                          2     
    319             1                          2     
    320             1                          2     
    321             1                          2     
    322             1                          2     
    324             1                        910     
    325             1                        910     
    326             1                        910     
    327             1                        910     
    328             1                        910     
    331             1                          2     
    332             1                          2     
    335             1                        910     
    339             1                          4     
    340             1                          4     
    343             1                          2     
    344             1                          2     
    345             1                          2     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/wei_2d_fifo.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       7         7         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/wei_2d_fifo.vhd --

    109             1                        454     
    110             1                          4     
    111             1                          4     
    112             1                        676     
    113             1                          4     
    115             1                          2     
    138             1                         34     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd --

------------------------------------IF Branch------------------------------------
    151                                       96     Count coming in to IF
    151             1                         12     
    156             1                         84     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    157                                       84     Count coming in to IF
    157             1                         12     
    162             1                         72     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                       72     Count coming in to IF
    164             1                         12     
                                              60     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    165                                       12     Count coming in to IF
    165             1                         12     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    307                                      672     Count coming in to IF
    307             1                        306     
    309             1                        366     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    329                                     2706     Count coming in to IF
    329             1                         12     
    335             1                       2694     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    336                                     2694     Count coming in to IF
    336             1                         12     
    342             1                       2682     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    346                                     2682     Count coming in to IF
    346             1                       1320     
                                            1362     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    369                                      156     Count coming in to IF
    369             1                         96     
    372             1                         60     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    377                                      156     Count coming in to IF
    377             1                        108     
    379             1                         48     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      48        48         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc.vhd --

    113             1                         12     
    114             1                         36     
    133             1                         42     
    152             1                         12     
    153             1                         12     
    158             1                         12     
    159             1                         12     
    163             1                         72     
    166             1                         12     
    274             1                       1332     
    296             1                         72     
    303             1                         42     
    306             1                         42     
    306             2                        672     
    308             1                        306     
    310             1                        366     
    312             1                        672     
    318             1                         48     
    319             1                         48     
    323             1                         66     
    324             1                         66     
    330             1                         12     
    331             1                         12     
    332             1                         12     
    333             1                         12     
    334             1                         12     
    337             1                         12     
    338             1                         12     
    339             1                         12     
    340             1                         12     
    341             1                         12     
    343             1                       2682     
    344             1                       2682     
    348             1                       1320     
    349             1                       1320     
    352             1                       2682     
    361             1                        156     
    370             1                         96     
    371             1                         96     
    373             1                         60     
    374             1                         60     
    378             1                        108     
    380             1                         48     
    383             1                        156     
    385             1                        156     
    386             1                        156     
    387             1                        156     
    388             1                        156     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         7         7         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd --

------------------------------------IF Branch------------------------------------
    242                                      237     Count coming in to IF
    242             1                          4     
    243             1                        110     
    243             2                        123     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    250                                       10     Count coming in to IF
    250             1                          2     
    252             1                          8     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    253                                        8     Count coming in to IF
    253             1                          2     
    255             1                          6     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      13        13         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/weight_update_shyloc_top.vhd --

    127             1                          6     
    186             1                         10     
    188             1                          6     
    206             1                          6     
    215             1                        222     
    216             1                        222     
    233             1                        222     
    240             1                        227     
    241             1                          6     
    243             1                        237     
    251             1                          2     
    254             1                          2     
    256             1                          6     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/barrel_shifter.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/barrel_shifter.vhd --

    104             1                         86     
    114             1                       1415     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2.vhd
=================================================================================
Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       1         1         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2.vhd --

    130             1                         29     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                        19        19         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd --

------------------------------------IF Branch------------------------------------
    157                                    24001     Count coming in to IF
    157             1                         58     
    160             1                        118     
    163             1                      23825     
Branch totals: 3 hits of 3 branches = 100.00%

------------------------------------IF Branch------------------------------------
    164                                    23825     Count coming in to IF
    164             1                      13632     
                                           10193     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    167                                    23825     Count coming in to IF
    167             1                      13700     
                                           10125     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    179                                    22256     Count coming in to IF
    179             1                       2373     
    187             1                      19883     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    180                                     2373     Count coming in to IF
    180             1                         88     
    183             1                       2285     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    192                                    22256     Count coming in to IF
    192             1                      18959     
    195             1                       3297     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    201                                    22256     Count coming in to IF
    201             1                       5860     
    203             1                      16396     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    207                                    22256     Count coming in to IF
    207             1                        176     
    209             1                      22080     
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    212                                    22256     Count coming in to IF
    212             1                       6354     
    214             1                      15902     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                      28        28         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fifop2_base.vhd --

    140             1                       5779     
    141             1                       8733     
    143             1                      10743     
    148             1                       4527     
    149             1                        234     
    150             1                       3158     
    158             1                         58     
    159             1                         58     
    161             1                        118     
    162             1                        118     
    165             1                      13632     
    168             1                      13700     
    176             1                      22256     
    181             1                         88     
    182             1                         88     
    184             1                       2285     
    185             1                       2285     
    188             1                      19883     
    189             1                      19883     
    194             1                      18959     
    197             1                       3297     
    198             1                       3297     
    202             1                       5860     
    204             1                      16396     
    208             1                        176     
    210             1                      22080     
    213             1                       6354     
    215             1                      15902     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd --

------------------------------------IF Branch------------------------------------
    145                                    12286     Count coming in to IF
    145             1                       5256     
    145             2                       7030     
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/fixed_shifter.vhd --

    99              1                         72     
    106             1                       3100     
    122             1                        318     
    139             1                         60     
    145             1                      12286     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         5         5         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd --

------------------------------------IF Branch------------------------------------
    93                                     23836     Count coming in to IF
    93              1                      23836     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    94                                     23836     Count coming in to IF
    94              1                      13700     
                                           10136     All False Count
Branch totals: 2 hits of 2 branches = 100.00%

------------------------------------IF Branch------------------------------------
    97                                     23836     Count coming in to IF
    97              1                      13632     
                                           10204     All False Count
Branch totals: 2 hits of 2 branches = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       2         2         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reg_bank_inf.vhd --

    95              1                      13700     
    98              1                      13632     

=================================================================================
=== File: C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd
=================================================================================
Branch Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Branches                         2         2         0   100.00%

================================Branch Details================================

Branch Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd --

------------------------------------IF Branch------------------------------------
    79                                      3576     Count coming in to IF
    79              1                       3576     
Branch totals: 1 hit of 1 branch = 100.00%

------------------------------------IF Branch------------------------------------
    87                                      3576     Count coming in to IF
    87              1                       3576     
Branch totals: 1 hit of 1 branch = 100.00%


Statement Coverage:
    Enabled Coverage              Bins      Hits    Misses  Coverage
    ----------------              ----      ----    ------  --------
    Statements                       5         5         0   100.00%

================================Statement Details================================

Statement Coverage for file C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_utils/reset_sync.vhd --

    74              1                          6     
    75              1                          6     
    80              1                       3576     
    88              1                       3576     
    89              1                       3576     


ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/ccsds_shyloc_tb/configure#immed__1433
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1433)
                                                        1          0
/ccsds_shyloc_tb/configure#immed__1403
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1403)
                                                        0          1
/ccsds_shyloc_tb/configure#immed__1402
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1402)
                                                        0          1
/ccsds_shyloc_tb/configure#immed__1401
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(1401)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__952
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(952)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__951
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(951)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__946
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(946)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__944
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(944)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__938
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(938)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__934
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(934)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__933
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(933)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__932
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(932)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__931
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(931)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__928
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(928)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__917
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(917)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__915
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(915)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__910
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(910)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__908
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(908)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__901
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(901)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__892
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(892)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__890
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(890)
                                                        1          0
/ccsds_shyloc_tb/test0#immed__841
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(841)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__840
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(840)
                                                        0          1
/ccsds_shyloc_tb/test0#immed__839
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(839)
                                                        0          1
/ccsds_shyloc_tb/gen_reference#immed__588
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(588)
                                                        2          0
/ccsds_shyloc_tb/gen_stim#immed__386
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ccsds_shyloc_tb.vhd(386)
                                                       34          0
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__992
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(992)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__981
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(981)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__967
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(967)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__959
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(959)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__919
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(919)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__883
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(883)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__863
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(863)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__847
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(847)
                                                        0          1
/ccsds_shyloc_tb/not_gen_mst/ahbtbctrl/diag#immed__842
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/tb/ahbctrl.vhd(842)
                                                        0          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_pred_bip/PREDICTOR_BIP/comp/line__257
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd(257)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_pred_bip/PREDICTOR_BIP/comp/line__250
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds_comp_shyloc_bip.vhd(250)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/gen_sample/sample_adaptive/components/line__190
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/sample_comp.vhd(190)
                                                        1          1
/ccsds_shyloc_tb/gen_beh/shyloc/dispatcher/line__154
                     C:/Users/yinrui/Desktop/SHyLoc_ip/shyloc_ip-main/CCSDS123IP-VHDL/src/shyloc_123/ccsds123_dispatcher.vhd(154)
                                                        1          1

Total Coverage By File (code coverage only, filtered view): 78.93%

