###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       487775   # Number of WRITE/WRITEP commands
num_reads_done                 =       977802   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       741334   # Number of read row buffer hits
num_read_cmds                  =       977793   # Number of READ/READP commands
num_writes_done                =       487775   # Number of read requests issued
num_write_row_hits             =       383674   # Number of write row buffer hits
num_act_cmds                   =       342927   # Number of ACT commands
num_pre_cmds                   =       342920   # Number of PRE commands
num_ondemand_pres              =       316819   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9540297   # Cyles of rank active rank.0
rank_active_cycles.1           =      9397114   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       459703   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       602886   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1397648   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19844   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4608   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5088   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4160   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5715   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2251   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1590   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1130   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          570   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22973   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           83   # Write cmd latency (cycles)
write_latency[20-39]           =         1171   # Write cmd latency (cycles)
write_latency[40-59]           =         1935   # Write cmd latency (cycles)
write_latency[60-79]           =         3669   # Write cmd latency (cycles)
write_latency[80-99]           =         5657   # Write cmd latency (cycles)
write_latency[100-119]         =         8199   # Write cmd latency (cycles)
write_latency[120-139]         =        11384   # Write cmd latency (cycles)
write_latency[140-159]         =        14502   # Write cmd latency (cycles)
write_latency[160-179]         =        17363   # Write cmd latency (cycles)
write_latency[180-199]         =        20178   # Write cmd latency (cycles)
write_latency[200-]            =       403634   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            9   # Read request latency (cycles)
read_latency[20-39]            =       261953   # Read request latency (cycles)
read_latency[40-59]            =       100411   # Read request latency (cycles)
read_latency[60-79]            =       123007   # Read request latency (cycles)
read_latency[80-99]            =        60609   # Read request latency (cycles)
read_latency[100-119]          =        47183   # Read request latency (cycles)
read_latency[120-139]          =        40928   # Read request latency (cycles)
read_latency[140-159]          =        30163   # Read request latency (cycles)
read_latency[160-179]          =        24675   # Read request latency (cycles)
read_latency[180-199]          =        21004   # Read request latency (cycles)
read_latency[200-]             =       267860   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.43497e+09   # Write energy
read_energy                    =  3.94246e+09   # Read energy
act_energy                     =  9.38248e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.20657e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.89385e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.95315e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.8638e+09   # Active standby energy rank.1
average_read_latency           =       195.61   # Average read request latency (cycles)
average_interarrival           =      6.82129   # Average request interarrival latency (cycles)
total_energy                   =  2.03473e+10   # Total energy (pJ)
average_power                  =      2034.73   # Average power (mW)
average_bandwidth              =      12.5063   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       515490   # Number of WRITE/WRITEP commands
num_reads_done                 =      1016285   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       757262   # Number of read row buffer hits
num_read_cmds                  =      1016284   # Number of READ/READP commands
num_writes_done                =       515522   # Number of read requests issued
num_write_row_hits             =       404619   # Number of write row buffer hits
num_act_cmds                   =       372672   # Number of ACT commands
num_pre_cmds                   =       372644   # Number of PRE commands
num_ondemand_pres              =       347364   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9475795   # Cyles of rank active rank.0
rank_active_cycles.1           =      9465316   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       524205   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       534684   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1465873   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18514   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4318   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5188   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4049   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5722   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2027   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1635   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1060   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          532   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        22926   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          138   # Write cmd latency (cycles)
write_latency[20-39]           =         1402   # Write cmd latency (cycles)
write_latency[40-59]           =         2028   # Write cmd latency (cycles)
write_latency[60-79]           =         3499   # Write cmd latency (cycles)
write_latency[80-99]           =         5335   # Write cmd latency (cycles)
write_latency[100-119]         =         7481   # Write cmd latency (cycles)
write_latency[120-139]         =        10190   # Write cmd latency (cycles)
write_latency[140-159]         =        12939   # Write cmd latency (cycles)
write_latency[160-179]         =        15608   # Write cmd latency (cycles)
write_latency[180-199]         =        18558   # Write cmd latency (cycles)
write_latency[200-]            =       438312   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       240124   # Read request latency (cycles)
read_latency[40-59]            =        94695   # Read request latency (cycles)
read_latency[60-79]            =       120111   # Read request latency (cycles)
read_latency[80-99]            =        60054   # Read request latency (cycles)
read_latency[100-119]          =        48693   # Read request latency (cycles)
read_latency[120-139]          =        42038   # Read request latency (cycles)
read_latency[140-159]          =        31982   # Read request latency (cycles)
read_latency[160-179]          =        26190   # Read request latency (cycles)
read_latency[180-199]          =        22470   # Read request latency (cycles)
read_latency[200-]             =       329924   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.57333e+09   # Write energy
read_energy                    =  4.09766e+09   # Read energy
act_energy                     =  1.01963e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.51618e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.56648e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9129e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.90636e+09   # Active standby energy rank.1
average_read_latency           =       234.02   # Average read request latency (cycles)
average_interarrival           =      6.52801   # Average request interarrival latency (cycles)
total_energy                   =  2.07228e+10   # Total energy (pJ)
average_power                  =      2072.28   # Average power (mW)
average_bandwidth              =      13.0714   # Average bandwidth
