Cuurent testbench for iteration 2 only.
Change the path (lines 110-118) and give itr==0 in all the if statements(currently, itr==1 (for iteration 2)) to modify for first iteration.
Uncomment lines 183-237 for displaying Ecomp read and write data.
Modification to be made in verilog files - change the depth of emem(in ne_rowcomputer_pipeV3_SRQ_p26.v and SISONorm_withD_pipeV3_ne.v) to 52( previously 40).
