# Reading pref.tcl
# do adder_substractor_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_substractor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:28 on Oct 11,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_substractor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_substractor
# -- Compiling architecture Structural of adder_substractor
# End time: 22:06:28 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/fulladder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:28 on Oct 11,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/fulladder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fulladder
# -- Compiling architecture Gate_level of fulladder
# End time: 22:06:28 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_nbit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:06:28 on Oct 11,2020
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/Kuliah Online/Prak SisDig/Tugas prak2/adder_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity adder_nbit
# -- Compiling architecture Structural of adder_nbit
# End time: 22:06:28 on Oct 11,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.adder_substractor
# vsim work.adder_substractor 
# Start time: 22:06:34 on Oct 11,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.adder_substractor(structural)
# Loading work.adder_nbit(structural)
# Loading work.fulladder(gate_level)
add wave -position insertpoint  \
sim:/adder_substractor/OP \
sim:/adder_substractor/x_sub \
sim:/adder_substractor/y_sub \
sim:/adder_substractor/result_sub \
sim:/adder_substractor/cout_sub \
sim:/adder_substractor/truey
force -freeze sim:/adder_substractor/OP 0 0
force -freeze sim:/adder_substractor/x_sub 0010011100010000 0
force -freeze sim:/adder_substractor/y_sub 0000000000100001 0
run
force -freeze sim:/adder_substractor/OP 1 0
run
# End time: 22:28:33 on Oct 11,2020, Elapsed time: 0:21:59
# Errors: 0, Warnings: 0
