#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Sat Nov 28 14:30:34 2015
# Process ID: 7096
# Log file: c:/Users/fulop/FPGA_zarthelyi/ALU_testbench/planAhead.log
# Journal file: c:/Users/fulop/FPGA_zarthelyi/ALU_testbench\planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {C:\Users\fulop\FPGA_zarthelyi\ALU_testbench\ALU_testbench.ppr}
CRITICAL WARNING: [Project 1-19] Could not find the file C:/Users/fulop/FPGA_zarthelyi/ALU/ALU.srcs/sources_1/new/ALU.vhd.
Scanning sources...
Finished scanning sources
Qt: Untested Windows version 6.2 detected!
open_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 481.660 ; gain = 74.883
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting PlanAhead at Sat Nov 28 14:31:28 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
