{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666149669009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666149669009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 00:21:08 2022 " "Processing started: Wed Oct 19 00:21:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666149669009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1666149669009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_4 -c Projeto_4 --generate_symbol=\"C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_4 -c Projeto_4 --generate_symbol=\"C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1666149669009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4657 " "Peak virtual memory: 4657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666149669679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 00:21:09 2022 " "Processing ended: Wed Oct 19 00:21:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666149669679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666149669679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666149669679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1666149669679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666149580209 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666149580239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 00:19:39 2022 " "Processing started: Wed Oct 19 00:19:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666149580239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149580239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto_4 -c Projeto_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto_4 -c Projeto_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149580255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666149582805 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666149582806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frerejacques.v 1 1 " "Found 1 design units, including 1 entities, in source file frerejacques.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrereJacques " "Found entity 1: FrereJacques" {  } { { "FrereJacques.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/FrereJacques.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivisorClock " "Found entity 1: DivisorClock" {  } { { "DivisorClock.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/DivisorClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_frerejacques.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_frerejacques.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_FrereJacques " "Found entity 1: Estrutura_FrereJacques" {  } { { "Estrutura_FrereJacques.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_FrereJacques.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618807 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D4 FrereJacques.v 17 HarryPotter.v(13) " "Verilog HDL macro warning at HarryPotter.v(13): overriding existing definition for macro \"D4\", which was defined in \"FrereJacques.v\", line 17" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 FrereJacques.v 16 HarryPotter.v(18) " "Verilog HDL macro warning at HarryPotter.v(18): overriding existing definition for macro \"C4\", which was defined in \"FrereJacques.v\", line 16" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 FrereJacques.v 19 HarryPotter.v(20) " "Verilog HDL macro warning at HarryPotter.v(20): overriding existing definition for macro \"F4\", which was defined in \"FrereJacques.v\", line 19" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 FrereJacques.v 18 HarryPotter.v(21) " "Verilog HDL macro warning at HarryPotter.v(21): overriding existing definition for macro \"G4\", which was defined in \"FrereJacques.v\", line 18" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 FrereJacques.v 22 HarryPotter.v(37) " "Verilog HDL macro warning at HarryPotter.v(37): overriding existing definition for macro \"ov_t4\", which was defined in \"FrereJacques.v\", line 22" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 37 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 FrereJacques.v 23 HarryPotter.v(38) " "Verilog HDL macro warning at HarryPotter.v(38): overriding existing definition for macro \"ov_t2\", which was defined in \"FrereJacques.v\", line 23" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 38 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 FrereJacques.v 24 HarryPotter.v(39) " "Verilog HDL macro warning at HarryPotter.v(39): overriding existing definition for macro \"ov_t1\", which was defined in \"FrereJacques.v\", line 24" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 FrereJacques.v 25 HarryPotter.v(40) " "Verilog HDL macro warning at HarryPotter.v(40): overriding existing definition for macro \"ov_t1_2\", which was defined in \"FrereJacques.v\", line 25" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 FrereJacques.v 27 HarryPotter.v(41) " "Verilog HDL macro warning at HarryPotter.v(41): overriding existing definition for macro \"ov_t1_4\", which was defined in \"FrereJacques.v\", line 27" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 41 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 FrereJacques.v 28 HarryPotter.v(42) " "Verilog HDL macro warning at HarryPotter.v(42): overriding existing definition for macro \"ov_t1_8\", which was defined in \"FrereJacques.v\", line 28" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 42 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 FrereJacques.v 29 HarryPotter.v(43) " "Verilog HDL macro warning at HarryPotter.v(43): overriding existing definition for macro \"ov_t1_16\", which was defined in \"FrereJacques.v\", line 29" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 FrereJacques.v 30 HarryPotter.v(44) " "Verilog HDL macro warning at HarryPotter.v(44): overriding existing definition for macro \"ov_Dot1\", which was defined in \"FrereJacques.v\", line 30" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 FrereJacques.v 31 HarryPotter.v(45) " "Verilog HDL macro warning at HarryPotter.v(45): overriding existing definition for macro \"ov_Dot2\", which was defined in \"FrereJacques.v\", line 31" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 45 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 FrereJacques.v 32 HarryPotter.v(46) " "Verilog HDL macro warning at HarryPotter.v(46): overriding existing definition for macro \"ov_Dot4\", which was defined in \"FrereJacques.v\", line 32" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 46 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618854 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 FrereJacques.v 33 HarryPotter.v(47) " "Verilog HDL macro warning at HarryPotter.v(47): overriding existing definition for macro \"ov_Dot8\", which was defined in \"FrereJacques.v\", line 33" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 47 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "harrypotter.v 1 1 " "Found 1 design units, including 1 entities, in source file harrypotter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HarryPotter " "Found entity 1: HarryPotter" {  } { { "HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/HarryPotter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618856 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F3 FrereJacques.v 12 ZeldaLullaby.v(42) " "Verilog HDL macro warning at ZeldaLullaby.v(42): overriding existing definition for macro \"F3\", which was defined in \"FrereJacques.v\", line 12" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 42 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G3 FrereJacques.v 13 ZeldaLullaby.v(44) " "Verilog HDL macro warning at ZeldaLullaby.v(44): overriding existing definition for macro \"G3\", which was defined in \"FrereJacques.v\", line 13" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A3 FrereJacques.v 14 ZeldaLullaby.v(46) " "Verilog HDL macro warning at ZeldaLullaby.v(46): overriding existing definition for macro \"A3\", which was defined in \"FrereJacques.v\", line 14" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 46 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 FrereJacques.v 16 ZeldaLullaby.v(49) " "Verilog HDL macro warning at ZeldaLullaby.v(49): overriding existing definition for macro \"C4\", which was defined in \"FrereJacques.v\", line 16" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 49 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 HarryPotter.v 19 ZeldaLullaby.v(50) " "Verilog HDL macro warning at ZeldaLullaby.v(50): overriding existing definition for macro \"CS4\", which was defined in \"HarryPotter.v\", line 19" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 50 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D4 FrereJacques.v 17 ZeldaLullaby.v(51) " "Verilog HDL macro warning at ZeldaLullaby.v(51): overriding existing definition for macro \"D4\", which was defined in \"FrereJacques.v\", line 17" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 51 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 FrereJacques.v 19 ZeldaLullaby.v(54) " "Verilog HDL macro warning at ZeldaLullaby.v(54): overriding existing definition for macro \"F4\", which was defined in \"FrereJacques.v\", line 19" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 54 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 HarryPotter.v 15 ZeldaLullaby.v(55) " "Verilog HDL macro warning at ZeldaLullaby.v(55): overriding existing definition for macro \"FS4\", which was defined in \"HarryPotter.v\", line 15" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 55 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 FrereJacques.v 18 ZeldaLullaby.v(56) " "Verilog HDL macro warning at ZeldaLullaby.v(56): overriding existing definition for macro \"G4\", which was defined in \"FrereJacques.v\", line 18" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 56 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 HarryPotter.v 16 ZeldaLullaby.v(57) " "Verilog HDL macro warning at ZeldaLullaby.v(57): overriding existing definition for macro \"GS4\", which was defined in \"HarryPotter.v\", line 16" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 57 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618875 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 HarryPotter.v 17 ZeldaLullaby.v(58) " "Verilog HDL macro warning at ZeldaLullaby.v(58): overriding existing definition for macro \"A4\", which was defined in \"HarryPotter.v\", line 17" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 58 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 HarryPotter.v 22 ZeldaLullaby.v(59) " "Verilog HDL macro warning at ZeldaLullaby.v(59): overriding existing definition for macro \"AS4\", which was defined in \"HarryPotter.v\", line 22" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 59 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B4 HarryPotter.v 12 ZeldaLullaby.v(60) " "Verilog HDL macro warning at ZeldaLullaby.v(60): overriding existing definition for macro \"B4\", which was defined in \"HarryPotter.v\", line 12" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 60 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 HarryPotter.v 23 ZeldaLullaby.v(61) " "Verilog HDL macro warning at ZeldaLullaby.v(61): overriding existing definition for macro \"C5\", which was defined in \"HarryPotter.v\", line 23" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 61 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 HarryPotter.v 24 ZeldaLullaby.v(62) " "Verilog HDL macro warning at ZeldaLullaby.v(62): overriding existing definition for macro \"CS5\", which was defined in \"HarryPotter.v\", line 24" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 62 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 HarryPotter.v 25 ZeldaLullaby.v(63) " "Verilog HDL macro warning at ZeldaLullaby.v(63): overriding existing definition for macro \"D5\", which was defined in \"HarryPotter.v\", line 25" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 63 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 HarryPotter.v 26 ZeldaLullaby.v(64) " "Verilog HDL macro warning at ZeldaLullaby.v(64): overriding existing definition for macro \"DS5\", which was defined in \"HarryPotter.v\", line 26" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 64 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 HarryPotter.v 14 ZeldaLullaby.v(65) " "Verilog HDL macro warning at ZeldaLullaby.v(65): overriding existing definition for macro \"E5\", which was defined in \"HarryPotter.v\", line 14" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 65 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 HarryPotter.v 27 ZeldaLullaby.v(66) " "Verilog HDL macro warning at ZeldaLullaby.v(66): overriding existing definition for macro \"F5\", which was defined in \"HarryPotter.v\", line 27" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 66 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 HarryPotter.v 28 ZeldaLullaby.v(67) " "Verilog HDL macro warning at ZeldaLullaby.v(67): overriding existing definition for macro \"FS5\", which was defined in \"HarryPotter.v\", line 28" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 67 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 HarryPotter.v 29 ZeldaLullaby.v(68) " "Verilog HDL macro warning at ZeldaLullaby.v(68): overriding existing definition for macro \"G5\", which was defined in \"HarryPotter.v\", line 29" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 68 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 HarryPotter.v 30 ZeldaLullaby.v(69) " "Verilog HDL macro warning at ZeldaLullaby.v(69): overriding existing definition for macro \"GS5\", which was defined in \"HarryPotter.v\", line 30" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 69 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 HarryPotter.v 31 ZeldaLullaby.v(70) " "Verilog HDL macro warning at ZeldaLullaby.v(70): overriding existing definition for macro \"A5\", which was defined in \"HarryPotter.v\", line 31" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 70 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 HarryPotter.v 32 ZeldaLullaby.v(71) " "Verilog HDL macro warning at ZeldaLullaby.v(71): overriding existing definition for macro \"AS5\", which was defined in \"HarryPotter.v\", line 32" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 71 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 HarryPotter.v 33 ZeldaLullaby.v(73) " "Verilog HDL macro warning at ZeldaLullaby.v(73): overriding existing definition for macro \"C6\", which was defined in \"HarryPotter.v\", line 33" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 73 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 HarryPotter.v 34 ZeldaLullaby.v(74) " "Verilog HDL macro warning at ZeldaLullaby.v(74): overriding existing definition for macro \"CS6\", which was defined in \"HarryPotter.v\", line 34" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 74 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 FrereJacques.v 22 ZeldaLullaby.v(103) " "Verilog HDL macro warning at ZeldaLullaby.v(103): overriding existing definition for macro \"ov_t4\", which was defined in \"FrereJacques.v\", line 22" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 103 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618876 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 FrereJacques.v 23 ZeldaLullaby.v(104) " "Verilog HDL macro warning at ZeldaLullaby.v(104): overriding existing definition for macro \"ov_t2\", which was defined in \"FrereJacques.v\", line 23" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 104 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 FrereJacques.v 24 ZeldaLullaby.v(105) " "Verilog HDL macro warning at ZeldaLullaby.v(105): overriding existing definition for macro \"ov_t1\", which was defined in \"FrereJacques.v\", line 24" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 105 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 FrereJacques.v 25 ZeldaLullaby.v(106) " "Verilog HDL macro warning at ZeldaLullaby.v(106): overriding existing definition for macro \"ov_t1_2\", which was defined in \"FrereJacques.v\", line 25" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 106 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 FrereJacques.v 27 ZeldaLullaby.v(107) " "Verilog HDL macro warning at ZeldaLullaby.v(107): overriding existing definition for macro \"ov_t1_4\", which was defined in \"FrereJacques.v\", line 27" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 107 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 FrereJacques.v 28 ZeldaLullaby.v(108) " "Verilog HDL macro warning at ZeldaLullaby.v(108): overriding existing definition for macro \"ov_t1_8\", which was defined in \"FrereJacques.v\", line 28" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 108 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 FrereJacques.v 29 ZeldaLullaby.v(109) " "Verilog HDL macro warning at ZeldaLullaby.v(109): overriding existing definition for macro \"ov_t1_16\", which was defined in \"FrereJacques.v\", line 29" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 109 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 FrereJacques.v 30 ZeldaLullaby.v(110) " "Verilog HDL macro warning at ZeldaLullaby.v(110): overriding existing definition for macro \"ov_Dot1\", which was defined in \"FrereJacques.v\", line 30" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 110 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 FrereJacques.v 31 ZeldaLullaby.v(111) " "Verilog HDL macro warning at ZeldaLullaby.v(111): overriding existing definition for macro \"ov_Dot2\", which was defined in \"FrereJacques.v\", line 31" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 111 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 FrereJacques.v 32 ZeldaLullaby.v(112) " "Verilog HDL macro warning at ZeldaLullaby.v(112): overriding existing definition for macro \"ov_Dot4\", which was defined in \"FrereJacques.v\", line 32" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 112 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 FrereJacques.v 33 ZeldaLullaby.v(113) " "Verilog HDL macro warning at ZeldaLullaby.v(113): overriding existing definition for macro \"ov_Dot8\", which was defined in \"FrereJacques.v\", line 33" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 113 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeldalullaby.v 1 1 " "Found 1 design units, including 1 entities, in source file zeldalullaby.v" { { "Info" "ISGN_ENTITY_NAME" "1 ZeldaLullaby " "Found entity 1: ZeldaLullaby" {  } { { "ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ZeldaLullaby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_harrypotter.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_harrypotter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_HarryPotter " "Found entity 1: Estrutura_HarryPotter" {  } { { "Estrutura_HarryPotter.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_HarryPotter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_zeldalullaby.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_zeldalullaby.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_ZeldaLullaby " "Found entity 1: Estrutura_ZeldaLullaby" {  } { { "Estrutura_ZeldaLullaby.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_ZeldaLullaby.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618907 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 FrereJacques.v 22 SongOfStorms.v(104) " "Verilog HDL macro warning at SongOfStorms.v(104): overriding existing definition for macro \"ov_t4\", which was defined in \"FrereJacques.v\", line 22" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 104 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 FrereJacques.v 23 SongOfStorms.v(105) " "Verilog HDL macro warning at SongOfStorms.v(105): overriding existing definition for macro \"ov_t2\", which was defined in \"FrereJacques.v\", line 23" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 105 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 FrereJacques.v 24 SongOfStorms.v(106) " "Verilog HDL macro warning at SongOfStorms.v(106): overriding existing definition for macro \"ov_t1\", which was defined in \"FrereJacques.v\", line 24" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 106 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 FrereJacques.v 25 SongOfStorms.v(107) " "Verilog HDL macro warning at SongOfStorms.v(107): overriding existing definition for macro \"ov_t1_2\", which was defined in \"FrereJacques.v\", line 25" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 107 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 FrereJacques.v 27 SongOfStorms.v(108) " "Verilog HDL macro warning at SongOfStorms.v(108): overriding existing definition for macro \"ov_t1_4\", which was defined in \"FrereJacques.v\", line 27" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 108 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 FrereJacques.v 28 SongOfStorms.v(109) " "Verilog HDL macro warning at SongOfStorms.v(109): overriding existing definition for macro \"ov_t1_8\", which was defined in \"FrereJacques.v\", line 28" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 109 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 FrereJacques.v 29 SongOfStorms.v(110) " "Verilog HDL macro warning at SongOfStorms.v(110): overriding existing definition for macro \"ov_t1_16\", which was defined in \"FrereJacques.v\", line 29" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 110 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 FrereJacques.v 30 SongOfStorms.v(111) " "Verilog HDL macro warning at SongOfStorms.v(111): overriding existing definition for macro \"ov_Dot1\", which was defined in \"FrereJacques.v\", line 30" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 111 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 FrereJacques.v 31 SongOfStorms.v(112) " "Verilog HDL macro warning at SongOfStorms.v(112): overriding existing definition for macro \"ov_Dot2\", which was defined in \"FrereJacques.v\", line 31" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 112 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618929 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 FrereJacques.v 32 SongOfStorms.v(113) " "Verilog HDL macro warning at SongOfStorms.v(113): overriding existing definition for macro \"ov_Dot4\", which was defined in \"FrereJacques.v\", line 32" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 113 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618930 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 FrereJacques.v 33 SongOfStorms.v(114) " "Verilog HDL macro warning at SongOfStorms.v(114): overriding existing definition for macro \"ov_Dot8\", which was defined in \"FrereJacques.v\", line 33" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 114 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(181) " "Verilog HDL Expression warning at SongOfStorms.v(181): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 181 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(182) " "Verilog HDL Expression warning at SongOfStorms.v(182): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 182 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(183) " "Verilog HDL Expression warning at SongOfStorms.v(183): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618930 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 SongOfStorms.v(184) " "Verilog HDL Expression warning at SongOfStorms.v(184): truncated literal to match 6 bits" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 184 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "songofstorms.v 1 1 " "Found 1 design units, including 1 entities, in source file songofstorms.v" { { "Info" "ISGN_ENTITY_NAME" "1 SongOfStorms " "Found entity 1: SongOfStorms" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_songofstorms.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_songofstorms.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_SongOfStorms " "Found entity 1: Estrutura_SongOfStorms" {  } { { "Estrutura_SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_SongOfStorms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618956 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "E5 HarryPotter.v 14 TheLegendOfZelda.v(12) " "Verilog HDL macro warning at TheLegendOfZelda.v(12): overriding existing definition for macro \"E5\", which was defined in \"HarryPotter.v\", line 14" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 12 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618968 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS4 HarryPotter.v 15 TheLegendOfZelda.v(13) " "Verilog HDL macro warning at TheLegendOfZelda.v(13): overriding existing definition for macro \"FS4\", which was defined in \"HarryPotter.v\", line 15" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 13 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS4 HarryPotter.v 16 TheLegendOfZelda.v(14) " "Verilog HDL macro warning at TheLegendOfZelda.v(14): overriding existing definition for macro \"GS4\", which was defined in \"HarryPotter.v\", line 16" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 14 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A4 HarryPotter.v 17 TheLegendOfZelda.v(15) " "Verilog HDL macro warning at TheLegendOfZelda.v(15): overriding existing definition for macro \"A4\", which was defined in \"HarryPotter.v\", line 17" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 15 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C4 FrereJacques.v 16 TheLegendOfZelda.v(16) " "Verilog HDL macro warning at TheLegendOfZelda.v(16): overriding existing definition for macro \"C4\", which was defined in \"FrereJacques.v\", line 16" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 16 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS4 HarryPotter.v 19 TheLegendOfZelda.v(17) " "Verilog HDL macro warning at TheLegendOfZelda.v(17): overriding existing definition for macro \"CS4\", which was defined in \"HarryPotter.v\", line 19" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 17 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F4 FrereJacques.v 19 TheLegendOfZelda.v(18) " "Verilog HDL macro warning at TheLegendOfZelda.v(18): overriding existing definition for macro \"F4\", which was defined in \"FrereJacques.v\", line 19" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 18 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G4 FrereJacques.v 18 TheLegendOfZelda.v(19) " "Verilog HDL macro warning at TheLegendOfZelda.v(19): overriding existing definition for macro \"G4\", which was defined in \"FrereJacques.v\", line 18" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 19 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS4 HarryPotter.v 22 TheLegendOfZelda.v(20) " "Verilog HDL macro warning at TheLegendOfZelda.v(20): overriding existing definition for macro \"AS4\", which was defined in \"HarryPotter.v\", line 22" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 20 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C5 HarryPotter.v 23 TheLegendOfZelda.v(21) " "Verilog HDL macro warning at TheLegendOfZelda.v(21): overriding existing definition for macro \"C5\", which was defined in \"HarryPotter.v\", line 23" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 21 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS5 HarryPotter.v 24 TheLegendOfZelda.v(22) " "Verilog HDL macro warning at TheLegendOfZelda.v(22): overriding existing definition for macro \"CS5\", which was defined in \"HarryPotter.v\", line 24" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 22 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "D5 HarryPotter.v 25 TheLegendOfZelda.v(23) " "Verilog HDL macro warning at TheLegendOfZelda.v(23): overriding existing definition for macro \"D5\", which was defined in \"HarryPotter.v\", line 25" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 23 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DS5 HarryPotter.v 26 TheLegendOfZelda.v(24) " "Verilog HDL macro warning at TheLegendOfZelda.v(24): overriding existing definition for macro \"DS5\", which was defined in \"HarryPotter.v\", line 26" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 24 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618970 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "F5 HarryPotter.v 27 TheLegendOfZelda.v(25) " "Verilog HDL macro warning at TheLegendOfZelda.v(25): overriding existing definition for macro \"F5\", which was defined in \"HarryPotter.v\", line 27" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 25 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618971 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "FS5 HarryPotter.v 28 TheLegendOfZelda.v(26) " "Verilog HDL macro warning at TheLegendOfZelda.v(26): overriding existing definition for macro \"FS5\", which was defined in \"HarryPotter.v\", line 28" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 26 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618971 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "G5 HarryPotter.v 29 TheLegendOfZelda.v(27) " "Verilog HDL macro warning at TheLegendOfZelda.v(27): overriding existing definition for macro \"G5\", which was defined in \"HarryPotter.v\", line 29" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 27 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618971 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "GS5 HarryPotter.v 30 TheLegendOfZelda.v(28) " "Verilog HDL macro warning at TheLegendOfZelda.v(28): overriding existing definition for macro \"GS5\", which was defined in \"HarryPotter.v\", line 30" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 28 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618971 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A5 HarryPotter.v 31 TheLegendOfZelda.v(29) " "Verilog HDL macro warning at TheLegendOfZelda.v(29): overriding existing definition for macro \"A5\", which was defined in \"HarryPotter.v\", line 31" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 29 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618971 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "AS5 HarryPotter.v 32 TheLegendOfZelda.v(30) " "Verilog HDL macro warning at TheLegendOfZelda.v(30): overriding existing definition for macro \"AS5\", which was defined in \"HarryPotter.v\", line 32" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 30 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618971 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C6 HarryPotter.v 33 TheLegendOfZelda.v(31) " "Verilog HDL macro warning at TheLegendOfZelda.v(31): overriding existing definition for macro \"C6\", which was defined in \"HarryPotter.v\", line 33" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 31 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618971 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "CS6 HarryPotter.v 34 TheLegendOfZelda.v(32) " "Verilog HDL macro warning at TheLegendOfZelda.v(32): overriding existing definition for macro \"CS6\", which was defined in \"HarryPotter.v\", line 34" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 32 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t4 FrereJacques.v 22 TheLegendOfZelda.v(35) " "Verilog HDL macro warning at TheLegendOfZelda.v(35): overriding existing definition for macro \"ov_t4\", which was defined in \"FrereJacques.v\", line 22" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 35 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t2 FrereJacques.v 23 TheLegendOfZelda.v(36) " "Verilog HDL macro warning at TheLegendOfZelda.v(36): overriding existing definition for macro \"ov_t2\", which was defined in \"FrereJacques.v\", line 23" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 36 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1 FrereJacques.v 24 TheLegendOfZelda.v(37) " "Verilog HDL macro warning at TheLegendOfZelda.v(37): overriding existing definition for macro \"ov_t1\", which was defined in \"FrereJacques.v\", line 24" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 37 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_2 FrereJacques.v 25 TheLegendOfZelda.v(38) " "Verilog HDL macro warning at TheLegendOfZelda.v(38): overriding existing definition for macro \"ov_t1_2\", which was defined in \"FrereJacques.v\", line 25" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 38 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_4 FrereJacques.v 27 TheLegendOfZelda.v(39) " "Verilog HDL macro warning at TheLegendOfZelda.v(39): overriding existing definition for macro \"ov_t1_4\", which was defined in \"FrereJacques.v\", line 27" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 39 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_8 FrereJacques.v 28 TheLegendOfZelda.v(40) " "Verilog HDL macro warning at TheLegendOfZelda.v(40): overriding existing definition for macro \"ov_t1_8\", which was defined in \"FrereJacques.v\", line 28" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 40 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_t1_16 FrereJacques.v 29 TheLegendOfZelda.v(41) " "Verilog HDL macro warning at TheLegendOfZelda.v(41): overriding existing definition for macro \"ov_t1_16\", which was defined in \"FrereJacques.v\", line 29" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 41 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot1 FrereJacques.v 30 TheLegendOfZelda.v(42) " "Verilog HDL macro warning at TheLegendOfZelda.v(42): overriding existing definition for macro \"ov_Dot1\", which was defined in \"FrereJacques.v\", line 30" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 42 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot2 FrereJacques.v 31 TheLegendOfZelda.v(43) " "Verilog HDL macro warning at TheLegendOfZelda.v(43): overriding existing definition for macro \"ov_Dot2\", which was defined in \"FrereJacques.v\", line 31" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 43 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot4 FrereJacques.v 32 TheLegendOfZelda.v(44) " "Verilog HDL macro warning at TheLegendOfZelda.v(44): overriding existing definition for macro \"ov_Dot4\", which was defined in \"FrereJacques.v\", line 32" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 44 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "ov_Dot8 FrereJacques.v 33 TheLegendOfZelda.v(45) " "Verilog HDL macro warning at TheLegendOfZelda.v(45): overriding existing definition for macro \"ov_Dot8\", which was defined in \"FrereJacques.v\", line 33" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 45 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1666149618972 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(113) " "Verilog HDL Expression warning at TheLegendOfZelda.v(113): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 113 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(114) " "Verilog HDL Expression warning at TheLegendOfZelda.v(114): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 114 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(115) " "Verilog HDL Expression warning at TheLegendOfZelda.v(115): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 115 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(116) " "Verilog HDL Expression warning at TheLegendOfZelda.v(116): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 116 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(117) " "Verilog HDL Expression warning at TheLegendOfZelda.v(117): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 117 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(118) " "Verilog HDL Expression warning at TheLegendOfZelda.v(118): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 118 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(119) " "Verilog HDL Expression warning at TheLegendOfZelda.v(119): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 119 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(120) " "Verilog HDL Expression warning at TheLegendOfZelda.v(120): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 120 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(121) " "Verilog HDL Expression warning at TheLegendOfZelda.v(121): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 121 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(122) " "Verilog HDL Expression warning at TheLegendOfZelda.v(122): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 122 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(123) " "Verilog HDL Expression warning at TheLegendOfZelda.v(123): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 123 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(124) " "Verilog HDL Expression warning at TheLegendOfZelda.v(124): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 124 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(125) " "Verilog HDL Expression warning at TheLegendOfZelda.v(125): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 125 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(126) " "Verilog HDL Expression warning at TheLegendOfZelda.v(126): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 126 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(127) " "Verilog HDL Expression warning at TheLegendOfZelda.v(127): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 127 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618973 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(128) " "Verilog HDL Expression warning at TheLegendOfZelda.v(128): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 128 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(129) " "Verilog HDL Expression warning at TheLegendOfZelda.v(129): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 129 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(130) " "Verilog HDL Expression warning at TheLegendOfZelda.v(130): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 130 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(131) " "Verilog HDL Expression warning at TheLegendOfZelda.v(131): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 131 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(132) " "Verilog HDL Expression warning at TheLegendOfZelda.v(132): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 132 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(133) " "Verilog HDL Expression warning at TheLegendOfZelda.v(133): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(134) " "Verilog HDL Expression warning at TheLegendOfZelda.v(134): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 134 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(135) " "Verilog HDL Expression warning at TheLegendOfZelda.v(135): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 135 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(136) " "Verilog HDL Expression warning at TheLegendOfZelda.v(136): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 136 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(137) " "Verilog HDL Expression warning at TheLegendOfZelda.v(137): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 137 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(138) " "Verilog HDL Expression warning at TheLegendOfZelda.v(138): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 138 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(139) " "Verilog HDL Expression warning at TheLegendOfZelda.v(139): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 139 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618974 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(140) " "Verilog HDL Expression warning at TheLegendOfZelda.v(140): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 140 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(141) " "Verilog HDL Expression warning at TheLegendOfZelda.v(141): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 141 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(142) " "Verilog HDL Expression warning at TheLegendOfZelda.v(142): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 142 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(143) " "Verilog HDL Expression warning at TheLegendOfZelda.v(143): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 143 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(144) " "Verilog HDL Expression warning at TheLegendOfZelda.v(144): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 144 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(145) " "Verilog HDL Expression warning at TheLegendOfZelda.v(145): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 145 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(146) " "Verilog HDL Expression warning at TheLegendOfZelda.v(146): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 146 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(147) " "Verilog HDL Expression warning at TheLegendOfZelda.v(147): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 147 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(148) " "Verilog HDL Expression warning at TheLegendOfZelda.v(148): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 148 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(149) " "Verilog HDL Expression warning at TheLegendOfZelda.v(149): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 149 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(150) " "Verilog HDL Expression warning at TheLegendOfZelda.v(150): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 150 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(151) " "Verilog HDL Expression warning at TheLegendOfZelda.v(151): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 151 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(152) " "Verilog HDL Expression warning at TheLegendOfZelda.v(152): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 152 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(153) " "Verilog HDL Expression warning at TheLegendOfZelda.v(153): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 153 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(154) " "Verilog HDL Expression warning at TheLegendOfZelda.v(154): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 154 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(155) " "Verilog HDL Expression warning at TheLegendOfZelda.v(155): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 155 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618975 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(156) " "Verilog HDL Expression warning at TheLegendOfZelda.v(156): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 156 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618976 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(157) " "Verilog HDL Expression warning at TheLegendOfZelda.v(157): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 157 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618976 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(158) " "Verilog HDL Expression warning at TheLegendOfZelda.v(158): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 158 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618976 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 TheLegendOfZelda.v(159) " "Verilog HDL Expression warning at TheLegendOfZelda.v(159): truncated literal to match 6 bits" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 159 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1666149618976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thelegendofzelda.v 1 1 " "Found 1 design units, including 1 entities, in source file thelegendofzelda.v" { { "Info" "ISGN_ENTITY_NAME" "1 TheLegendOfZelda " "Found entity 1: TheLegendOfZelda" {  } { { "TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/TheLegendOfZelda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149618978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149618978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estrutura_thelegendofzelda.v 1 1 " "Found 1 design units, including 1 entities, in source file estrutura_thelegendofzelda.v" { { "Info" "ISGN_ENTITY_NAME" "1 Estrutura_TheLegendOfZelda " "Found entity 1: Estrutura_TheLegendOfZelda" {  } { { "Estrutura_TheLegendOfZelda.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_TheLegendOfZelda.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gera_pulso.v 1 1 " "Found 1 design units, including 1 entities, in source file gera_pulso.v" { { "Info" "ISGN_ENTITY_NAME" "1 gera_pulso " "Found entity 1: gera_pulso" {  } { { "gera_pulso.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/gera_pulso.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncers.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncers.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncers " "Found entity 1: debouncers" {  } { { "debouncers.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/debouncers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_topo_nivel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_topo_nivel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco_Topo_Nivel " "Found entity 1: Bloco_Topo_Nivel" {  } { { "Bloco_Topo_Nivel.bdf" "" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_sincrono.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_sincrono.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_sincrono " "Found entity 1: contador_sincrono" {  } { { "contador_sincrono.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/contador_sincrono.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LogicaLCD.v(18) " "Verilog HDL information at LogicaLCD.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "LogicaLCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LogicaLCD.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666149619178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalcd.v 1 1 " "Found 1 design units, including 1 entities, in source file logicalcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LogicaLCD " "Found entity 1: LogicaLCD" {  } { { "LogicaLCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LogicaLCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619179 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCD_Controle.v(27) " "Verilog HDL information at LCD_Controle.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "LCD_Controle.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LCD_Controle.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666149619197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controle " "Found entity 1: LCD_Controle" {  } { { "LCD_Controle.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LCD_Controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_de_musica.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_de_musica.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_de_musica " "Found entity 1: seletor_de_musica" {  } { { "seletor_de_musica.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/seletor_de_musica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor_de_buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file seletor_de_buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 seletor_de_buzzer " "Found entity 1: seletor_de_buzzer" {  } { { "seletor_de_buzzer.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/seletor_de_buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mute.v 1 1 " "Found 1 design units, including 1 entities, in source file mute.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mute " "Found entity 1: Mute" {  } { { "Mute.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Mute.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 Leds " "Found entity 1: Leds" {  } { { "Leds.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_selecao_musica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_selecao_musica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bloco_selecao_musica " "Found entity 1: bloco_selecao_musica" {  } { { "bloco_selecao_musica.bdf" "" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_lcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_lcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco_LCD " "Found entity 1: Bloco_LCD" {  } { { "Bloco_LCD.bdf" "" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_LCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_code.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 ir_code " "Found entity 1: ir_code" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Logica_LCD.v(22) " "Verilog HDL information at Logica_LCD.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "Logica_LCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Logica_LCD.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1666149619291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file logica_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logica_LCD " "Found entity 1: Logica_LCD" {  } { { "Logica_LCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Logica_LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificador_I2C " "Found entity 1: decodificador_I2C" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_read_verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_read_verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_READ_verilog " "Found entity 1: I2C_READ_verilog" {  } { { "I2C_READ_verilog.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/I2C_READ_verilog.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_sensor_temperatura.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_sensor_temperatura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco_Sensor_Temperatura " "Found entity 1: Bloco_Sensor_Temperatura" {  } { { "Bloco_Sensor_Temperatura.bdf" "" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Sensor_Temperatura.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_controle_rel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_controle_rel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco_Controle_ReL " "Found entity 1: Bloco_Controle_ReL" {  } { { "Bloco_Controle_ReL.bdf" "" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Controle_ReL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerar_todos_pulsos.v 1 1 " "Found 1 design units, including 1 entities, in source file gerar_todos_pulsos.v" { { "Info" "ISGN_ENTITY_NAME" "1 gerar_todos_pulsos " "Found entity 1: gerar_todos_pulsos" {  } { { "gerar_todos_pulsos.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/gerar_todos_pulsos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM_Principal " "Found entity 1: FSM_Principal" {  } { { "FSM_Principal.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/FSM_Principal.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_local.v 1 1 " "Found 1 design units, including 1 entities, in source file controle_local.v" { { "Info" "ISGN_ENTITY_NAME" "1 controle_local " "Found entity 1: controle_local" {  } { { "controle_local.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/controle_local.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloco_tratamento_dados.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bloco_tratamento_dados.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Bloco_Tratamento_Dados " "Found entity 1: Bloco_Tratamento_Dados" {  } { { "Bloco_Tratamento_Dados.bdf" "" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Tratamento_Dados.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666149619363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149619363 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bloco_Topo_Nivel " "Elaborating entity \"Bloco_Topo_Nivel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666149620703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloco_selecao_musica bloco_selecao_musica:inst4 " "Elaborating entity \"bloco_selecao_musica\" for hierarchy \"bloco_selecao_musica:inst4\"" {  } { { "Bloco_Topo_Nivel.bdf" "inst4" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { { 512 328 552 640 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mute bloco_selecao_musica:inst4\|Mute:inst1 " "Elaborating entity \"Mute\" for hierarchy \"bloco_selecao_musica:inst4\|Mute:inst1\"" {  } { { "bloco_selecao_musica.bdf" "inst1" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { { 392 1136 1336 472 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_de_buzzer bloco_selecao_musica:inst4\|seletor_de_buzzer:inst7 " "Elaborating entity \"seletor_de_buzzer\" for hierarchy \"bloco_selecao_musica:inst4\|seletor_de_buzzer:inst7\"" {  } { { "bloco_selecao_musica.bdf" "inst7" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { { 408 896 1104 552 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_FrereJacques bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3 " "Elaborating entity \"Estrutura_FrereJacques\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3\"" {  } { { "bloco_selecao_musica.bdf" "inst3" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { { 240 488 640 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3\|Temporizador:temp " "Elaborating entity \"Temporizador\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3\|Temporizador:temp\"" {  } { { "Estrutura_FrereJacques.v" "temp" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_FrereJacques.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 Temporizador.v(22) " "Verilog HDL assignment warning at Temporizador.v(22): truncated value with size 32 to match size of target (28)" {  } { { "Temporizador.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Temporizador.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149620882 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_FrereJacques:inst3|Temporizador:temp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivisorClock bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3\|DivisorClock:div_clk " "Elaborating entity \"DivisorClock\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3\|DivisorClock:div_clk\"" {  } { { "Estrutura_FrereJacques.v" "div_clk" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_FrereJacques.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrereJacques bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3\|FrereJacques:musica " "Elaborating entity \"FrereJacques\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_FrereJacques:inst3\|FrereJacques:musica\"" {  } { { "Estrutura_FrereJacques.v" "musica" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_FrereJacques.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor_de_musica bloco_selecao_musica:inst4\|seletor_de_musica:inst6 " "Elaborating entity \"seletor_de_musica\" for hierarchy \"bloco_selecao_musica:inst4\|seletor_de_musica:inst6\"" {  } { { "bloco_selecao_musica.bdf" "inst6" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { { 416 104 304 528 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_HarryPotter bloco_selecao_musica:inst4\|Estrutura_HarryPotter:inst " "Elaborating entity \"Estrutura_HarryPotter\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_HarryPotter:inst\"" {  } { { "bloco_selecao_musica.bdf" "inst" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { { 376 488 640 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HarryPotter bloco_selecao_musica:inst4\|Estrutura_HarryPotter:inst\|HarryPotter:musica " "Elaborating entity \"HarryPotter\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_HarryPotter:inst\|HarryPotter:musica\"" {  } { { "Estrutura_HarryPotter.v" "musica" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_HarryPotter.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_SongOfStorms bloco_selecao_musica:inst4\|Estrutura_SongOfStorms:inst4 " "Elaborating entity \"Estrutura_SongOfStorms\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_SongOfStorms:inst4\"" {  } { { "bloco_selecao_musica.bdf" "inst4" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { { 512 488 640 624 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SongOfStorms bloco_selecao_musica:inst4\|Estrutura_SongOfStorms:inst4\|SongOfStorms:musica " "Elaborating entity \"SongOfStorms\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_SongOfStorms:inst4\|SongOfStorms:musica\"" {  } { { "Estrutura_SongOfStorms.v" "musica" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_SongOfStorms.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149620982 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1029) " "Verilog HDL Case Statement warning at SongOfStorms.v(1029): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1029 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1042) " "Verilog HDL Case Statement warning at SongOfStorms.v(1042): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1042 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1055) " "Verilog HDL Case Statement warning at SongOfStorms.v(1055): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1055 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1068) " "Verilog HDL Case Statement warning at SongOfStorms.v(1068): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1068 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1153) " "Verilog HDL Case Statement warning at SongOfStorms.v(1153): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1153 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1154) " "Verilog HDL Case Statement warning at SongOfStorms.v(1154): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1154 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1155) " "Verilog HDL Case Statement warning at SongOfStorms.v(1155): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1155 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "SongOfStorms.v(1156) " "Verilog HDL Case Statement warning at SongOfStorms.v(1156): case item expression covers a value already covered by a previous case item" {  } { { "SongOfStorms.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/SongOfStorms.v" 1156 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1666149621007 "|Bloco_Topo_Nivel|bloco_selecao_musica:inst4|Estrutura_SongOfStorms:inst4|SongOfStorms:musica"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Estrutura_ZeldaLullaby bloco_selecao_musica:inst4\|Estrutura_ZeldaLullaby:inst5 " "Elaborating entity \"Estrutura_ZeldaLullaby\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_ZeldaLullaby:inst5\"" {  } { { "bloco_selecao_musica.bdf" "inst5" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/bloco_selecao_musica.bdf" { { 648 488 640 760 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ZeldaLullaby bloco_selecao_musica:inst4\|Estrutura_ZeldaLullaby:inst5\|ZeldaLullaby:musica " "Elaborating entity \"ZeldaLullaby\" for hierarchy \"bloco_selecao_musica:inst4\|Estrutura_ZeldaLullaby:inst5\|ZeldaLullaby:musica\"" {  } { { "Estrutura_ZeldaLullaby.v" "musica" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Estrutura_ZeldaLullaby.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloco_Controle_ReL Bloco_Controle_ReL:inst7 " "Elaborating entity \"Bloco_Controle_ReL\" for hierarchy \"Bloco_Controle_ReL:inst7\"" {  } { { "Bloco_Topo_Nivel.bdf" "inst7" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { { 168 1280 1616 360 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM_Principal Bloco_Controle_ReL:inst7\|FSM_Principal:inst3 " "Elaborating entity \"FSM_Principal\" for hierarchy \"Bloco_Controle_ReL:inst7\|FSM_Principal:inst3\"" {  } { { "Bloco_Controle_ReL.bdf" "inst3" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Controle_ReL.bdf" { { 96 1256 1448 304 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerar_todos_pulsos Bloco_Controle_ReL:inst7\|gerar_todos_pulsos:inst " "Elaborating entity \"gerar_todos_pulsos\" for hierarchy \"Bloco_Controle_ReL:inst7\|gerar_todos_pulsos:inst\"" {  } { { "Bloco_Controle_ReL.bdf" "inst" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Controle_ReL.bdf" { { 104 688 920 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gera_pulso Bloco_Controle_ReL:inst7\|gerar_todos_pulsos:inst\|gera_pulso:Pulso_Play_Local " "Elaborating entity \"gera_pulso\" for hierarchy \"Bloco_Controle_ReL:inst7\|gerar_todos_pulsos:inst\|gera_pulso:Pulso_Play_Local\"" {  } { { "gerar_todos_pulsos.v" "Pulso_Play_Local" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/gerar_todos_pulsos.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloco_Tratamento_Dados Bloco_Tratamento_Dados:inst9 " "Elaborating entity \"Bloco_Tratamento_Dados\" for hierarchy \"Bloco_Tratamento_Dados:inst9\"" {  } { { "Bloco_Topo_Nivel.bdf" "inst9" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { { 176 704 984 368 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncers Bloco_Tratamento_Dados:inst9\|debouncers:inst " "Elaborating entity \"debouncers\" for hierarchy \"Bloco_Tratamento_Dados:inst9\|debouncers:inst\"" {  } { { "Bloco_Tratamento_Dados.bdf" "inst" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Tratamento_Dados.bdf" { { 280 696 832 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce Bloco_Tratamento_Dados:inst9\|debouncers:inst\|debounce:db1 " "Elaborating entity \"debounce\" for hierarchy \"Bloco_Tratamento_Dados:inst9\|debouncers:inst\|debounce:db1\"" {  } { { "debouncers.v" "db1" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/debouncers.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621168 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 debounce.v(32) " "Verilog HDL assignment warning at debounce.v(32): truncated value with size 32 to match size of target (21)" {  } { { "debounce.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/debounce.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621169 "|Bloco_Topo_Nivel|debouncers:inst|debounce:db1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir_code Bloco_Tratamento_Dados:inst9\|ir_code:inst2 " "Elaborating entity \"ir_code\" for hierarchy \"Bloco_Tratamento_Dados:inst9\|ir_code:inst2\"" {  } { { "Bloco_Tratamento_Dados.bdf" "inst2" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Tratamento_Dados.bdf" { { 472 696 824 584 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621172 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ir_code.v(148) " "Verilog HDL assignment warning at ir_code.v(148): truncated value with size 32 to match size of target (8)" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bt1 ir_code.v(152) " "Verilog HDL Always Construct warning at ir_code.v(152): inferring latch(es) for variable \"bt1\", which holds its previous value in one or more paths through the always construct" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bt2 ir_code.v(152) " "Verilog HDL Always Construct warning at ir_code.v(152): inferring latch(es) for variable \"bt2\", which holds its previous value in one or more paths through the always construct" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bt3 ir_code.v(152) " "Verilog HDL Always Construct warning at ir_code.v(152): inferring latch(es) for variable \"bt3\", which holds its previous value in one or more paths through the always construct" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bt4 ir_code.v(152) " "Verilog HDL Always Construct warning at ir_code.v(152): inferring latch(es) for variable \"bt4\", which holds its previous value in one or more paths through the always construct" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bt4 ir_code.v(152) " "Inferred latch for \"bt4\" at ir_code.v(152)" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bt3 ir_code.v(152) " "Inferred latch for \"bt3\" at ir_code.v(152)" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bt2 ir_code.v(152) " "Inferred latch for \"bt2\" at ir_code.v(152)" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bt1 ir_code.v(152) " "Inferred latch for \"bt1\" at ir_code.v(152)" {  } { { "ir_code.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/ir_code.v" 152 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149621183 "|Bloco_Controle_ReL|ir_code:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloco_LCD Bloco_LCD:inst8 " "Elaborating entity \"Bloco_LCD\" for hierarchy \"Bloco_LCD:inst8\"" {  } { { "Bloco_Topo_Nivel.bdf" "inst8" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { { 824 1120 1432 984 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controle Bloco_LCD:inst8\|LCD_Controle:inst1 " "Elaborating entity \"LCD_Controle\" for hierarchy \"Bloco_LCD:inst8\|LCD_Controle:inst1\"" {  } { { "Bloco_LCD.bdf" "inst1" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_LCD.bdf" { { 352 552 760 496 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 LCD_Controle.v(103) " "Verilog HDL assignment warning at LCD_Controle.v(103): truncated value with size 10 to match size of target (8)" {  } { { "LCD_Controle.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LCD_Controle.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621227 "|Bloco_Topo_Nivel|Bloco_LCD:inst3|LCD_Controle:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 LCD_Controle.v(126) " "Verilog HDL assignment warning at LCD_Controle.v(126): truncated value with size 2 to match size of target (1)" {  } { { "LCD_Controle.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/LCD_Controle.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621227 "|Bloco_Topo_Nivel|Bloco_LCD:inst3|LCD_Controle:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logica_LCD Bloco_LCD:inst8\|Logica_LCD:inst " "Elaborating entity \"Logica_LCD\" for hierarchy \"Bloco_LCD:inst8\|Logica_LCD:inst\"" {  } { { "Bloco_LCD.bdf" "inst" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_LCD.bdf" { { 368 256 456 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621229 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Logica_LCD.v(44) " "Verilog HDL assignment warning at Logica_LCD.v(44): truncated value with size 32 to match size of target (6)" {  } { { "Logica_LCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Logica_LCD.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621249 "|Bloco_Topo_Nivel|Bloco_LCD:inst1|Logica_LCD:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Logica_LCD.v(97) " "Verilog HDL assignment warning at Logica_LCD.v(97): truncated value with size 32 to match size of target (6)" {  } { { "Logica_LCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Logica_LCD.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621249 "|Bloco_Topo_Nivel|Bloco_LCD:inst1|Logica_LCD:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Logica_LCD.v(150) " "Verilog HDL assignment warning at Logica_LCD.v(150): truncated value with size 32 to match size of target (6)" {  } { { "Logica_LCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Logica_LCD.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621249 "|Bloco_Topo_Nivel|Bloco_LCD:inst1|Logica_LCD:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Logica_LCD.v(203) " "Verilog HDL assignment warning at Logica_LCD.v(203): truncated value with size 32 to match size of target (6)" {  } { { "Logica_LCD.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Logica_LCD.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621249 "|Bloco_Topo_Nivel|Bloco_LCD:inst1|Logica_LCD:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bloco_Sensor_Temperatura Bloco_Sensor_Temperatura:inst " "Elaborating entity \"Bloco_Sensor_Temperatura\" for hierarchy \"Bloco_Sensor_Temperatura:inst\"" {  } { { "Bloco_Topo_Nivel.bdf" "inst" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { { 824 384 616 984 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador_I2C Bloco_Sensor_Temperatura:inst\|decodificador_I2C:inst7 " "Elaborating entity \"decodificador_I2C\" for hierarchy \"Bloco_Sensor_Temperatura:inst\|decodificador_I2C:inst7\"" {  } { { "Bloco_Sensor_Temperatura.bdf" "inst7" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Sensor_Temperatura.bdf" { { 368 1040 1232 480 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621268 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(26) " "Verilog HDL assignment warning at decodificador_I2C.v(26): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621311 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(30) " "Verilog HDL assignment warning at decodificador_I2C.v(30): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621311 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(34) " "Verilog HDL assignment warning at decodificador_I2C.v(34): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621311 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(38) " "Verilog HDL assignment warning at decodificador_I2C.v(38): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621311 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(42) " "Verilog HDL assignment warning at decodificador_I2C.v(42): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621311 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(46) " "Verilog HDL assignment warning at decodificador_I2C.v(46): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621311 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(50) " "Verilog HDL assignment warning at decodificador_I2C.v(50): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621311 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(54) " "Verilog HDL assignment warning at decodificador_I2C.v(54): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621312 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(58) " "Verilog HDL assignment warning at decodificador_I2C.v(58): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621312 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(62) " "Verilog HDL assignment warning at decodificador_I2C.v(62): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621312 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(66) " "Verilog HDL assignment warning at decodificador_I2C.v(66): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621312 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 decodificador_I2C.v(70) " "Verilog HDL assignment warning at decodificador_I2C.v(70): truncated value with size 7 to match size of target (4)" {  } { { "decodificador_I2C.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/decodificador_I2C.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1666149621312 "|Bloco_Topo_Nivel|Bloco_Sensor_Temperatura:inst|decodificador_I2C:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_READ_verilog Bloco_Sensor_Temperatura:inst\|I2C_READ_verilog:inst " "Elaborating entity \"I2C_READ_verilog\" for hierarchy \"Bloco_Sensor_Temperatura:inst\|I2C_READ_verilog:inst\"" {  } { { "Bloco_Sensor_Temperatura.bdf" "inst" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Sensor_Temperatura.bdf" { { 352 720 872 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_sincrono contador_sincrono:inst2 " "Elaborating entity \"contador_sincrono\" for hierarchy \"contador_sincrono:inst2\"" {  } { { "Bloco_Topo_Nivel.bdf" "inst2" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { { 528 840 1056 640 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Leds Leds:inst5 " "Elaborating entity \"Leds\" for hierarchy \"Leds:inst5\"" {  } { { "Bloco_Topo_Nivel.bdf" "inst5" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Topo_Nivel.bdf" { { 520 1352 1536 632 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621621 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stop Leds.v(9) " "Verilog HDL Always Construct warning at Leds.v(9): variable \"stop\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Leds.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Leds.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666149621622 "|Bloco_Topo_Nivel|Leds:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play Leds.v(13) " "Verilog HDL Always Construct warning at Leds.v(13): variable \"play\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Leds.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Leds.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666149621622 "|Bloco_Topo_Nivel|Leds:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "play Leds.v(17) " "Verilog HDL Always Construct warning at Leds.v(17): variable \"play\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Leds.v" "" { Text "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Leds.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1666149621622 "|Bloco_Topo_Nivel|Leds:inst5"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "clk inst7 " "Port \"clk\" does not exist in macrofunction \"inst7\"" {  } { { "Bloco_Sensor_Temperatura.bdf" "inst7" { Schematic "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/Bloco_Sensor_Temperatura.bdf" { { 368 1040 1232 480 "inst7" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666149621984 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1666149622039 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/output_files/Projeto_4.map.smsg " "Generated suppressed messages file C:/Users/JairoMagnoCaracciolo/OneDrive - Direction Systems Ltda/Documentos/Periodo_2022.1/Eletronica_Digital/Período2022.1/Projeto_4/Projeto_no_Quartus/Projeto_4/output_files/Projeto_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149622440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  184 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 184 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666149622590 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 19 00:20:22 2022 " "Processing ended: Wed Oct 19 00:20:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666149622590 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666149622590 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666149622590 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666149622590 ""}
