# Hi there, I'm Ahtesham! 👋

Welcome to my GitHub profile.

## 🚀 About Me
- 💻 Hardware Description Language enthusiast (Verilog)
- 🌱 I’m currently learning advanced digital design and FPGA development
- 👨‍💻 I’m also interested in software development 
- 💬 Ask me about languages like TCL, Verilog and Python

## 🛠️ Languages 
![TCL](https://img.shields.io/badge/TCL-%23E44D26.svg?style=flat&logo=tcl&logoColor=white)
![Verilog](https://img.shields.io/badge/Verilog-%23E44D26.svg?style=flat&logo=verilog&logoColor=white)
![Python](https://img.shields.io/badge/Python-%23E44D26.svg?style=flat&logo=tcl&logoColor=white)

![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=bytesculptor097&layout=compact)



## ⚡ Some popular Projects
- [RISC-V core on FPGA](https://github.com/Ahtesham18112011/RISCV_MYTH) - RISC-V core implementation on FPGA
- [RV32IM core](https://github.com/Ahtesham18112011/rv32im-single-cycle-cpu) - A single-cycleed RISC-V core with multiplication/Division operations.
## 🎮 Featured Project

[![Play Pong!](https://img.shields.io/badge/Pong-Play%20Now-green?style=for-the-badge&logo=github)](https://github.com/bytesculptor097/pong)

A classic Pong game made in Python! 🏓
## 📈 GitHub Stats
![Ahtesham's GitHub stats](https://github-readme-stats.vercel.app/api?username=bytesculptor097&show_icons=true&hide_title=true)


## 🔗 Connect with Me
[![LinkedIn](https://img.shields.io/badge/LinkedIn-blue?style=flat&logo=linkedin&logoColor=white)](https://www.linkedin.com/in/ahtesham-ahmed-779845365/?utm_source=share&utm_campaign=share_via&utm_content=profile&utm_medium=android_app)


<!--
**Ahtesham18112011/Ahtesham18112011** is a ✨ _special_ ✨ repository because its `README.md` (this file) appears on your GitHub profile.
-->
