// Seed: 1731423350
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wor id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout supply1 id_3;
  output wire id_2;
  input wire id_1;
  assign id_7 = -1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  inout logic [7:0] id_8;
  output wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_2,
      id_9,
      id_9,
      id_1,
      id_2,
      id_2,
      id_2,
      id_10,
      id_10
  );
  assign modCall_1.id_7 = 0;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_8[1] = id_3;
endmodule
