/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  reg [5:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire [30:0] celloutsig_0_7z;
  wire [9:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [24:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [52:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(1'h1 & celloutsig_0_0z);
  assign celloutsig_1_4z = ~(celloutsig_1_1z[11] & celloutsig_1_2z);
  assign celloutsig_1_10z = ~(celloutsig_1_2z & celloutsig_1_8z[20]);
  assign celloutsig_0_4z = ~(celloutsig_0_2z & celloutsig_0_2z);
  assign celloutsig_1_18z = ~(celloutsig_1_5z & celloutsig_1_11z[2]);
  assign celloutsig_1_19z = ~(celloutsig_1_11z[2] & celloutsig_1_8z[11]);
  assign celloutsig_0_23z = ~(celloutsig_0_4z & in_data[53]);
  assign celloutsig_0_6z = ~(in_data[47] & celloutsig_0_23z);
  assign celloutsig_0_10z = ~(celloutsig_0_2z & celloutsig_0_23z);
  assign celloutsig_0_12z = ~(celloutsig_0_9z & 1'h1);
  assign celloutsig_0_2z = ~(in_data[93] & 1'h1);
  assign celloutsig_0_30z = ~(in_data[55] & celloutsig_0_20z);
  assign celloutsig_1_0z = ~(in_data[157] & in_data[147]);
  assign celloutsig_0_0z = ~(in_data[70] ^ in_data[28]);
  assign celloutsig_1_2z = ~(in_data[181] ^ in_data[97]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z[0] ^ celloutsig_1_2z);
  assign celloutsig_0_9z = ~(celloutsig_0_3z ^ celloutsig_0_8z[4]);
  assign celloutsig_0_20z = ~(celloutsig_0_3z ^ celloutsig_0_4z);
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_0z } >> celloutsig_1_8z[2:0];
  assign celloutsig_0_7z = { in_data[20:5], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, 1'h1, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z } >> { in_data[50:28], celloutsig_0_2z, celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_23z, 1'h1 };
  assign celloutsig_0_8z = { celloutsig_0_7z[27:19], celloutsig_0_23z } >> { in_data[92:84], celloutsig_0_0z };
  assign celloutsig_0_14z = { in_data[71:63], 1'h1, celloutsig_0_12z } >> { celloutsig_0_13z[5:1], celloutsig_0_13z };
  assign celloutsig_0_15z = { celloutsig_0_14z[4], celloutsig_0_10z, 1'h1 } >> { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_29z = celloutsig_0_15z >> celloutsig_0_14z[6:4];
  assign celloutsig_1_1z = in_data[145:121] >> in_data[188:164];
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 53'h00000000000000;
    else if (!clkin_data[0]) celloutsig_1_8z = { in_data[146:96], celloutsig_1_5z, celloutsig_1_0z };
  always_latch
    if (clkin_data[32]) celloutsig_0_13z = 6'h00;
    else if (!celloutsig_1_19z) celloutsig_0_13z = in_data[15:10];
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
