
rfid_example_2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000041c8  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08004368  08004368  00005368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004404  08004404  00006068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004404  08004404  00005404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800440c  0800440c  00006068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800440c  0800440c  0000540c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004410  08004410  00005410  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08004414  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000218  20000068  0800447c  00006068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000280  0800447c  00006280  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00006068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e75  00000000  00000000  00006098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a52  00000000  00000000  0000ff0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000950  00000000  00000000  00011960  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000718  00000000  00000000  000122b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016d01  00000000  00000000  000129c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000adbb  00000000  00000000  000296c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008986c  00000000  00000000  00034484  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bdcf0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d24  00000000  00000000  000bdd34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  000c0a58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004350 	.word	0x08004350

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	08004350 	.word	0x08004350

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005b2:	f000 fdb1 	bl	8001118 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005b6:	f000 f847 	bl	8000648 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ba:	f000 f90f 	bl	80007dc <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005be:	f000 f8e3 	bl	8000788 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 80005c2:	f000 f8ab 	bl	800071c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
	MFRC522_Init(); // RC522 초기화
 80005c6:	f000 fa6d 	bl	8000aa4 <MFRC522_Init>
	uint8_t version = MFRC522_ReadRegister(0x37);  // VersionReg
 80005ca:	2037      	movs	r0, #55	@ 0x37
 80005cc:	f000 f9de 	bl	800098c <MFRC522_ReadRegister>
 80005d0:	4603      	mov	r3, r0
 80005d2:	70fb      	strb	r3, [r7, #3]
	printf("RC522 Version: 0x%02X\r\n", version);
 80005d4:	78fb      	ldrb	r3, [r7, #3]
 80005d6:	4619      	mov	r1, r3
 80005d8:	4815      	ldr	r0, [pc, #84]	@ (8000630 <main+0x84>)
 80005da:	f002 ffef 	bl	80035bc <iprintf>


	printf("RC522 Ready. Bring a card...\r\n");
 80005de:	4815      	ldr	r0, [pc, #84]	@ (8000634 <main+0x88>)
 80005e0:	f003 f854 	bl	800368c <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
		if (MFRC522_Check(cardID) == MI_OK) {
 80005e4:	4814      	ldr	r0, [pc, #80]	@ (8000638 <main+0x8c>)
 80005e6:	f000 fbb1 	bl	8000d4c <MFRC522_Check>
 80005ea:	4603      	mov	r3, r0
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	d11a      	bne.n	8000626 <main+0x7a>
			printf("Card UID: ");
 80005f0:	4812      	ldr	r0, [pc, #72]	@ (800063c <main+0x90>)
 80005f2:	f002 ffe3 	bl	80035bc <iprintf>
			for (int i = 0; i < 4; i++) {
 80005f6:	2300      	movs	r3, #0
 80005f8:	607b      	str	r3, [r7, #4]
 80005fa:	e00a      	b.n	8000612 <main+0x66>
				printf("%02X ", cardID[i]);
 80005fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000638 <main+0x8c>)
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	4413      	add	r3, r2
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	4619      	mov	r1, r3
 8000606:	480e      	ldr	r0, [pc, #56]	@ (8000640 <main+0x94>)
 8000608:	f002 ffd8 	bl	80035bc <iprintf>
			for (int i = 0; i < 4; i++) {
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	3301      	adds	r3, #1
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	2b03      	cmp	r3, #3
 8000616:	ddf1      	ble.n	80005fc <main+0x50>
			}
			printf("\r\n");
 8000618:	480a      	ldr	r0, [pc, #40]	@ (8000644 <main+0x98>)
 800061a:	f003 f837 	bl	800368c <puts>

			HAL_Delay(1000); // 동일 카드 반복 인식 방지용
 800061e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000622:	f000 fdeb 	bl	80011fc <HAL_Delay>
		}

		HAL_Delay(200);
 8000626:	20c8      	movs	r0, #200	@ 0xc8
 8000628:	f000 fde8 	bl	80011fc <HAL_Delay>
		if (MFRC522_Check(cardID) == MI_OK) {
 800062c:	e7da      	b.n	80005e4 <main+0x38>
 800062e:	bf00      	nop
 8000630:	08004368 	.word	0x08004368
 8000634:	08004380 	.word	0x08004380
 8000638:	20000124 	.word	0x20000124
 800063c:	080043a0 	.word	0x080043a0
 8000640:	080043ac 	.word	0x080043ac
 8000644:	080043b4 	.word	0x080043b4

08000648 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b094      	sub	sp, #80	@ 0x50
 800064c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064e:	f107 0320 	add.w	r3, r7, #32
 8000652:	2230      	movs	r2, #48	@ 0x30
 8000654:	2100      	movs	r1, #0
 8000656:	4618      	mov	r0, r3
 8000658:	f003 f8f8 	bl	800384c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800065c:	f107 030c 	add.w	r3, r7, #12
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
 8000664:	605a      	str	r2, [r3, #4]
 8000666:	609a      	str	r2, [r3, #8]
 8000668:	60da      	str	r2, [r3, #12]
 800066a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800066c:	2300      	movs	r3, #0
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	4b28      	ldr	r3, [pc, #160]	@ (8000714 <SystemClock_Config+0xcc>)
 8000672:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000674:	4a27      	ldr	r2, [pc, #156]	@ (8000714 <SystemClock_Config+0xcc>)
 8000676:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800067a:	6413      	str	r3, [r2, #64]	@ 0x40
 800067c:	4b25      	ldr	r3, [pc, #148]	@ (8000714 <SystemClock_Config+0xcc>)
 800067e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000680:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000688:	2300      	movs	r3, #0
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	4b22      	ldr	r3, [pc, #136]	@ (8000718 <SystemClock_Config+0xd0>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a21      	ldr	r2, [pc, #132]	@ (8000718 <SystemClock_Config+0xd0>)
 8000692:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b1f      	ldr	r3, [pc, #124]	@ (8000718 <SystemClock_Config+0xd0>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006a0:	607b      	str	r3, [r7, #4]
 80006a2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b8:	2310      	movs	r3, #16
 80006ba:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006bc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006c0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006c2:	2304      	movs	r3, #4
 80006c4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006c6:	2304      	movs	r3, #4
 80006c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ca:	f107 0320 	add.w	r3, r7, #32
 80006ce:	4618      	mov	r0, r3
 80006d0:	f001 f83c 	bl	800174c <HAL_RCC_OscConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006da:	f000 f919 	bl	8000910 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006de:	230f      	movs	r3, #15
 80006e0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e2:	2302      	movs	r3, #2
 80006e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e6:	2300      	movs	r3, #0
 80006e8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ea:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ee:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f0:	2300      	movs	r3, #0
 80006f2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f4:	f107 030c 	add.w	r3, r7, #12
 80006f8:	2102      	movs	r1, #2
 80006fa:	4618      	mov	r0, r3
 80006fc:	f001 fa9e 	bl	8001c3c <HAL_RCC_ClockConfig>
 8000700:	4603      	mov	r3, r0
 8000702:	2b00      	cmp	r3, #0
 8000704:	d001      	beq.n	800070a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000706:	f000 f903 	bl	8000910 <Error_Handler>
  }
}
 800070a:	bf00      	nop
 800070c:	3750      	adds	r7, #80	@ 0x50
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	40023800 	.word	0x40023800
 8000718:	40007000 	.word	0x40007000

0800071c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000720:	4b17      	ldr	r3, [pc, #92]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000722:	4a18      	ldr	r2, [pc, #96]	@ (8000784 <MX_SPI1_Init+0x68>)
 8000724:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000726:	4b16      	ldr	r3, [pc, #88]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000728:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800072c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800072e:	4b14      	ldr	r3, [pc, #80]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000730:	2200      	movs	r2, #0
 8000732:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000734:	4b12      	ldr	r3, [pc, #72]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000736:	2200      	movs	r2, #0
 8000738:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800073a:	4b11      	ldr	r3, [pc, #68]	@ (8000780 <MX_SPI1_Init+0x64>)
 800073c:	2200      	movs	r2, #0
 800073e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000740:	4b0f      	ldr	r3, [pc, #60]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000742:	2200      	movs	r2, #0
 8000744:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000746:	4b0e      	ldr	r3, [pc, #56]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000748:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800074c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800074e:	4b0c      	ldr	r3, [pc, #48]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000750:	2210      	movs	r2, #16
 8000752:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000754:	4b0a      	ldr	r3, [pc, #40]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000756:	2200      	movs	r2, #0
 8000758:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800075a:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <MX_SPI1_Init+0x64>)
 800075c:	2200      	movs	r2, #0
 800075e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000760:	4b07      	ldr	r3, [pc, #28]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000762:	2200      	movs	r2, #0
 8000764:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000766:	4b06      	ldr	r3, [pc, #24]	@ (8000780 <MX_SPI1_Init+0x64>)
 8000768:	220a      	movs	r2, #10
 800076a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800076c:	4804      	ldr	r0, [pc, #16]	@ (8000780 <MX_SPI1_Init+0x64>)
 800076e:	f001 fc85 	bl	800207c <HAL_SPI_Init>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000778:	f000 f8ca 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800077c:	bf00      	nop
 800077e:	bd80      	pop	{r7, pc}
 8000780:	20000084 	.word	0x20000084
 8000784:	40013000 	.word	0x40013000

08000788 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800078c:	4b11      	ldr	r3, [pc, #68]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 800078e:	4a12      	ldr	r2, [pc, #72]	@ (80007d8 <MX_USART2_UART_Init+0x50>)
 8000790:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000792:	4b10      	ldr	r3, [pc, #64]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 8000794:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000798:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800079a:	4b0e      	ldr	r3, [pc, #56]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80007a0:	4b0c      	ldr	r3, [pc, #48]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80007a6:	4b0b      	ldr	r3, [pc, #44]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007ac:	4b09      	ldr	r3, [pc, #36]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ae:	220c      	movs	r2, #12
 80007b0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007b2:	4b08      	ldr	r3, [pc, #32]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b8:	4b06      	ldr	r3, [pc, #24]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007be:	4805      	ldr	r0, [pc, #20]	@ (80007d4 <MX_USART2_UART_Init+0x4c>)
 80007c0:	f002 fa2e 	bl	8002c20 <HAL_UART_Init>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d001      	beq.n	80007ce <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ca:	f000 f8a1 	bl	8000910 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007ce:	bf00      	nop
 80007d0:	bd80      	pop	{r7, pc}
 80007d2:	bf00      	nop
 80007d4:	200000dc 	.word	0x200000dc
 80007d8:	40004400 	.word	0x40004400

080007dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b08a      	sub	sp, #40	@ 0x28
 80007e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007e2:	f107 0314 	add.w	r3, r7, #20
 80007e6:	2200      	movs	r2, #0
 80007e8:	601a      	str	r2, [r3, #0]
 80007ea:	605a      	str	r2, [r3, #4]
 80007ec:	609a      	str	r2, [r3, #8]
 80007ee:	60da      	str	r2, [r3, #12]
 80007f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007f2:	2300      	movs	r3, #0
 80007f4:	613b      	str	r3, [r7, #16]
 80007f6:	4b39      	ldr	r3, [pc, #228]	@ (80008dc <MX_GPIO_Init+0x100>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a38      	ldr	r2, [pc, #224]	@ (80008dc <MX_GPIO_Init+0x100>)
 80007fc:	f043 0304 	orr.w	r3, r3, #4
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b36      	ldr	r3, [pc, #216]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0304 	and.w	r3, r3, #4
 800080a:	613b      	str	r3, [r7, #16]
 800080c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800080e:	2300      	movs	r3, #0
 8000810:	60fb      	str	r3, [r7, #12]
 8000812:	4b32      	ldr	r3, [pc, #200]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4a31      	ldr	r2, [pc, #196]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4b2f      	ldr	r3, [pc, #188]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	2300      	movs	r3, #0
 800082c:	60bb      	str	r3, [r7, #8]
 800082e:	4b2b      	ldr	r3, [pc, #172]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000832:	4a2a      	ldr	r2, [pc, #168]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000834:	f043 0301 	orr.w	r3, r3, #1
 8000838:	6313      	str	r3, [r2, #48]	@ 0x30
 800083a:	4b28      	ldr	r3, [pc, #160]	@ (80008dc <MX_GPIO_Init+0x100>)
 800083c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800083e:	f003 0301 	and.w	r3, r3, #1
 8000842:	60bb      	str	r3, [r7, #8]
 8000844:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	2300      	movs	r3, #0
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	4b24      	ldr	r3, [pc, #144]	@ (80008dc <MX_GPIO_Init+0x100>)
 800084c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800084e:	4a23      	ldr	r2, [pc, #140]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000850:	f043 0302 	orr.w	r3, r3, #2
 8000854:	6313      	str	r3, [r2, #48]	@ 0x30
 8000856:	4b21      	ldr	r3, [pc, #132]	@ (80008dc <MX_GPIO_Init+0x100>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	f003 0302 	and.w	r3, r3, #2
 800085e:	607b      	str	r3, [r7, #4]
 8000860:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_8, GPIO_PIN_RESET);
 8000862:	2200      	movs	r2, #0
 8000864:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8000868:	481d      	ldr	r0, [pc, #116]	@ (80008e0 <MX_GPIO_Init+0x104>)
 800086a:	f000 ff55 	bl	8001718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RC522_RST_Pin|GPIO_PIN_9, GPIO_PIN_RESET);
 800086e:	2200      	movs	r2, #0
 8000870:	f240 2101 	movw	r1, #513	@ 0x201
 8000874:	481b      	ldr	r0, [pc, #108]	@ (80008e4 <MX_GPIO_Init+0x108>)
 8000876:	f000 ff4f 	bl	8001718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800087a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800087e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000880:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000884:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000886:	2300      	movs	r3, #0
 8000888:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800088a:	f107 0314 	add.w	r3, r7, #20
 800088e:	4619      	mov	r1, r3
 8000890:	4815      	ldr	r0, [pc, #84]	@ (80008e8 <MX_GPIO_Init+0x10c>)
 8000892:	f000 fdbd 	bl	8001410 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_8;
 8000896:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800089a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800089c:	2301      	movs	r3, #1
 800089e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a0:	2300      	movs	r3, #0
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008a4:	2300      	movs	r3, #0
 80008a6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a8:	f107 0314 	add.w	r3, r7, #20
 80008ac:	4619      	mov	r1, r3
 80008ae:	480c      	ldr	r0, [pc, #48]	@ (80008e0 <MX_GPIO_Init+0x104>)
 80008b0:	f000 fdae 	bl	8001410 <HAL_GPIO_Init>

  /*Configure GPIO pins : RC522_RST_Pin PB9 */
  GPIO_InitStruct.Pin = RC522_RST_Pin|GPIO_PIN_9;
 80008b4:	f240 2301 	movw	r3, #513	@ 0x201
 80008b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2300      	movs	r3, #0
 80008c4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008c6:	f107 0314 	add.w	r3, r7, #20
 80008ca:	4619      	mov	r1, r3
 80008cc:	4805      	ldr	r0, [pc, #20]	@ (80008e4 <MX_GPIO_Init+0x108>)
 80008ce:	f000 fd9f 	bl	8001410 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80008d2:	bf00      	nop
 80008d4:	3728      	adds	r7, #40	@ 0x28
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40020000 	.word	0x40020000
 80008e4:	40020400 	.word	0x40020400
 80008e8:	40020800 	.word	0x40020800

080008ec <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)  // printf 재지정
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b082      	sub	sp, #8
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80008f4:	1d39      	adds	r1, r7, #4
 80008f6:	f04f 33ff 	mov.w	r3, #4294967295
 80008fa:	2201      	movs	r2, #1
 80008fc:	4803      	ldr	r0, [pc, #12]	@ (800090c <__io_putchar+0x20>)
 80008fe:	f002 f9df 	bl	8002cc0 <HAL_UART_Transmit>
    return ch;
 8000902:	687b      	ldr	r3, [r7, #4]
}
 8000904:	4618      	mov	r0, r3
 8000906:	3708      	adds	r7, #8
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	200000dc 	.word	0x200000dc

08000910 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000910:	b480      	push	{r7}
 8000912:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000914:	b672      	cpsid	i
}
 8000916:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <Error_Handler+0x8>

0800091c <MFRC522_WriteRegister>:
#include "string.h"
#include "stm32f4xx_hal.h"

extern SPI_HandleTypeDef hspi1;

void MFRC522_WriteRegister(uint8_t addr, uint8_t val) {
 800091c:	b580      	push	{r7, lr}
 800091e:	b084      	sub	sp, #16
 8000920:	af00      	add	r7, sp, #0
 8000922:	4603      	mov	r3, r0
 8000924:	460a      	mov	r2, r1
 8000926:	71fb      	strb	r3, [r7, #7]
 8000928:	4613      	mov	r3, r2
 800092a:	71bb      	strb	r3, [r7, #6]
	uint8_t data[2];
	data[0] = (addr << 1) & 0x7E;
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	005b      	lsls	r3, r3, #1
 8000930:	b2db      	uxtb	r3, r3
 8000932:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 8000936:	b2db      	uxtb	r3, r3
 8000938:	733b      	strb	r3, [r7, #12]
	data[1] = val;
 800093a:	79bb      	ldrb	r3, [r7, #6]
 800093c:	737b      	strb	r3, [r7, #13]
	HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_RESET);
 800093e:	2200      	movs	r2, #0
 8000940:	2101      	movs	r1, #1
 8000942:	480f      	ldr	r0, [pc, #60]	@ (8000980 <MFRC522_WriteRegister+0x64>)
 8000944:	f000 fee8 	bl	8001718 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 8000948:	2201      	movs	r2, #1
 800094a:	2101      	movs	r1, #1
 800094c:	480c      	ldr	r0, [pc, #48]	@ (8000980 <MFRC522_WriteRegister+0x64>)
 800094e:	f000 fee3 	bl	8001718 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET); // NSS = LOW
 8000952:	2200      	movs	r2, #0
 8000954:	2110      	movs	r1, #16
 8000956:	480b      	ldr	r0, [pc, #44]	@ (8000984 <MFRC522_WriteRegister+0x68>)
 8000958:	f000 fede 	bl	8001718 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, 2, HAL_MAX_DELAY);
 800095c:	f107 010c 	add.w	r1, r7, #12
 8000960:	f04f 33ff 	mov.w	r3, #4294967295
 8000964:	2202      	movs	r2, #2
 8000966:	4808      	ldr	r0, [pc, #32]	@ (8000988 <MFRC522_WriteRegister+0x6c>)
 8000968:	f001 fc11 	bl	800218e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);   // NSS = HIGH
 800096c:	2201      	movs	r2, #1
 800096e:	2110      	movs	r1, #16
 8000970:	4804      	ldr	r0, [pc, #16]	@ (8000984 <MFRC522_WriteRegister+0x68>)
 8000972:	f000 fed1 	bl	8001718 <HAL_GPIO_WritePin>
}
 8000976:	bf00      	nop
 8000978:	3710      	adds	r7, #16
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	40020400 	.word	0x40020400
 8000984:	40020000 	.word	0x40020000
 8000988:	20000084 	.word	0x20000084

0800098c <MFRC522_ReadRegister>:

uint8_t MFRC522_ReadRegister(uint8_t addr) {
 800098c:	b580      	push	{r7, lr}
 800098e:	b084      	sub	sp, #16
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	71fb      	strb	r3, [r7, #7]
	uint8_t tx = ((addr << 1) & 0x7E) | 0x80;
 8000996:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	b25b      	sxtb	r3, r3
 800099e:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 80009a2:	b25b      	sxtb	r3, r3
 80009a4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80009a8:	b25b      	sxtb	r3, r3
 80009aa:	b2db      	uxtb	r3, r3
 80009ac:	73fb      	strb	r3, [r7, #15]
	uint8_t rx;
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80009ae:	2200      	movs	r2, #0
 80009b0:	2110      	movs	r1, #16
 80009b2:	480e      	ldr	r0, [pc, #56]	@ (80009ec <MFRC522_ReadRegister+0x60>)
 80009b4:	f000 feb0 	bl	8001718 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 80009b8:	f107 010f 	add.w	r1, r7, #15
 80009bc:	f04f 33ff 	mov.w	r3, #4294967295
 80009c0:	2201      	movs	r2, #1
 80009c2:	480b      	ldr	r0, [pc, #44]	@ (80009f0 <MFRC522_ReadRegister+0x64>)
 80009c4:	f001 fbe3 	bl	800218e <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 80009c8:	f107 010e 	add.w	r1, r7, #14
 80009cc:	f04f 33ff 	mov.w	r3, #4294967295
 80009d0:	2201      	movs	r2, #1
 80009d2:	4807      	ldr	r0, [pc, #28]	@ (80009f0 <MFRC522_ReadRegister+0x64>)
 80009d4:	f001 fd1f 	bl	8002416 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80009d8:	2201      	movs	r2, #1
 80009da:	2110      	movs	r1, #16
 80009dc:	4803      	ldr	r0, [pc, #12]	@ (80009ec <MFRC522_ReadRegister+0x60>)
 80009de:	f000 fe9b 	bl	8001718 <HAL_GPIO_WritePin>
	return rx;
 80009e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3710      	adds	r7, #16
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bd80      	pop	{r7, pc}
 80009ec:	40020000 	.word	0x40020000
 80009f0:	20000084 	.word	0x20000084

080009f4 <MFRC522_SetBitMask>:

void MFRC522_SetBitMask(uint8_t reg, uint8_t mask) {
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	4603      	mov	r3, r0
 80009fc:	460a      	mov	r2, r1
 80009fe:	71fb      	strb	r3, [r7, #7]
 8000a00:	4613      	mov	r3, r2
 8000a02:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp = MFRC522_ReadRegister(reg);
 8000a04:	79fb      	ldrb	r3, [r7, #7]
 8000a06:	4618      	mov	r0, r3
 8000a08:	f7ff ffc0 	bl	800098c <MFRC522_ReadRegister>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	73fb      	strb	r3, [r7, #15]
	MFRC522_WriteRegister(reg, tmp | mask);
 8000a10:	7bfa      	ldrb	r2, [r7, #15]
 8000a12:	79bb      	ldrb	r3, [r7, #6]
 8000a14:	4313      	orrs	r3, r2
 8000a16:	b2da      	uxtb	r2, r3
 8000a18:	79fb      	ldrb	r3, [r7, #7]
 8000a1a:	4611      	mov	r1, r2
 8000a1c:	4618      	mov	r0, r3
 8000a1e:	f7ff ff7d 	bl	800091c <MFRC522_WriteRegister>
}
 8000a22:	bf00      	nop
 8000a24:	3710      	adds	r7, #16
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}

08000a2a <MFRC522_ClearBitMask>:

void MFRC522_ClearBitMask(uint8_t reg, uint8_t mask) {
 8000a2a:	b580      	push	{r7, lr}
 8000a2c:	b084      	sub	sp, #16
 8000a2e:	af00      	add	r7, sp, #0
 8000a30:	4603      	mov	r3, r0
 8000a32:	460a      	mov	r2, r1
 8000a34:	71fb      	strb	r3, [r7, #7]
 8000a36:	4613      	mov	r3, r2
 8000a38:	71bb      	strb	r3, [r7, #6]
	uint8_t tmp = MFRC522_ReadRegister(reg);
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	4618      	mov	r0, r3
 8000a3e:	f7ff ffa5 	bl	800098c <MFRC522_ReadRegister>
 8000a42:	4603      	mov	r3, r0
 8000a44:	73fb      	strb	r3, [r7, #15]
	MFRC522_WriteRegister(reg, tmp & (~mask));
 8000a46:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000a4a:	43db      	mvns	r3, r3
 8000a4c:	b25a      	sxtb	r2, r3
 8000a4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a52:	4013      	ands	r3, r2
 8000a54:	b25b      	sxtb	r3, r3
 8000a56:	b2da      	uxtb	r2, r3
 8000a58:	79fb      	ldrb	r3, [r7, #7]
 8000a5a:	4611      	mov	r1, r2
 8000a5c:	4618      	mov	r0, r3
 8000a5e:	f7ff ff5d 	bl	800091c <MFRC522_WriteRegister>
}
 8000a62:	bf00      	nop
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}

08000a6a <MFRC522_AntennaOn>:

void MFRC522_AntennaOn(void) {
 8000a6a:	b580      	push	{r7, lr}
 8000a6c:	b082      	sub	sp, #8
 8000a6e:	af00      	add	r7, sp, #0
	uint8_t temp = MFRC522_ReadRegister(TxControlReg);
 8000a70:	2014      	movs	r0, #20
 8000a72:	f7ff ff8b 	bl	800098c <MFRC522_ReadRegister>
 8000a76:	4603      	mov	r3, r0
 8000a78:	71fb      	strb	r3, [r7, #7]
	if (!(temp & 0x03)) {
 8000a7a:	79fb      	ldrb	r3, [r7, #7]
 8000a7c:	f003 0303 	and.w	r3, r3, #3
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d103      	bne.n	8000a8c <MFRC522_AntennaOn+0x22>
		MFRC522_SetBitMask(TxControlReg, 0x03);
 8000a84:	2103      	movs	r1, #3
 8000a86:	2014      	movs	r0, #20
 8000a88:	f7ff ffb4 	bl	80009f4 <MFRC522_SetBitMask>
	}
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <MFRC522_Reset>:

void MFRC522_Reset(void) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	MFRC522_WriteRegister(CommandReg, PCD_RESETPHASE);
 8000a98:	210f      	movs	r1, #15
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f7ff ff3e 	bl	800091c <MFRC522_WriteRegister>
}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <MFRC522_Init>:

void MFRC522_Init(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
    // ① RST 핀으로 리셋 신호 제공
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_RESET);
 8000aa8:	2200      	movs	r2, #0
 8000aaa:	2101      	movs	r1, #1
 8000aac:	4815      	ldr	r0, [pc, #84]	@ (8000b04 <MFRC522_Init+0x60>)
 8000aae:	f000 fe33 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000ab2:	2032      	movs	r0, #50	@ 0x32
 8000ab4:	f000 fba2 	bl	80011fc <HAL_Delay>
    HAL_GPIO_WritePin(RC522_RST_GPIO_Port, RC522_RST_Pin, GPIO_PIN_SET);
 8000ab8:	2201      	movs	r2, #1
 8000aba:	2101      	movs	r1, #1
 8000abc:	4811      	ldr	r0, [pc, #68]	@ (8000b04 <MFRC522_Init+0x60>)
 8000abe:	f000 fe2b 	bl	8001718 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000ac2:	2032      	movs	r0, #50	@ 0x32
 8000ac4:	f000 fb9a 	bl	80011fc <HAL_Delay>

    // ② 소프트웨어 초기화
    MFRC522_Reset();
 8000ac8:	f7ff ffe4 	bl	8000a94 <MFRC522_Reset>

    MFRC522_WriteRegister(TModeReg, 0x8D);
 8000acc:	218d      	movs	r1, #141	@ 0x8d
 8000ace:	202a      	movs	r0, #42	@ 0x2a
 8000ad0:	f7ff ff24 	bl	800091c <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TPrescalerReg, 0x3E);
 8000ad4:	213e      	movs	r1, #62	@ 0x3e
 8000ad6:	202b      	movs	r0, #43	@ 0x2b
 8000ad8:	f7ff ff20 	bl	800091c <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TReloadRegL, 30);
 8000adc:	211e      	movs	r1, #30
 8000ade:	202d      	movs	r0, #45	@ 0x2d
 8000ae0:	f7ff ff1c 	bl	800091c <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TReloadRegH, 0);
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	202c      	movs	r0, #44	@ 0x2c
 8000ae8:	f7ff ff18 	bl	800091c <MFRC522_WriteRegister>
    MFRC522_WriteRegister(TxASKReg, 0x40);
 8000aec:	2140      	movs	r1, #64	@ 0x40
 8000aee:	2015      	movs	r0, #21
 8000af0:	f7ff ff14 	bl	800091c <MFRC522_WriteRegister>
    MFRC522_WriteRegister(ModeReg, 0x3D);
 8000af4:	213d      	movs	r1, #61	@ 0x3d
 8000af6:	2011      	movs	r0, #17
 8000af8:	f7ff ff10 	bl	800091c <MFRC522_WriteRegister>

    // ③ 안테나 켜기
    MFRC522_AntennaOn();
 8000afc:	f7ff ffb5 	bl	8000a6a <MFRC522_AntennaOn>
}
 8000b00:	bf00      	nop
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	40020400 	.word	0x40020400

08000b08 <MFRC522_Request>:


char MFRC522_Request(uint8_t reqMode, uint8_t *TagType) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af02      	add	r7, sp, #8
 8000b0e:	4603      	mov	r3, r0
 8000b10:	6039      	str	r1, [r7, #0]
 8000b12:	71fb      	strb	r3, [r7, #7]
	char status;
	uint16_t backBits;

	MFRC522_WriteRegister(BitFramingReg, 0x07);
 8000b14:	2107      	movs	r1, #7
 8000b16:	200d      	movs	r0, #13
 8000b18:	f7ff ff00 	bl	800091c <MFRC522_WriteRegister>

	TagType[0] = reqMode;
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	79fa      	ldrb	r2, [r7, #7]
 8000b20:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, TagType, 1, TagType, &backBits);
 8000b22:	f107 030c 	add.w	r3, r7, #12
 8000b26:	9300      	str	r3, [sp, #0]
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	2201      	movs	r2, #1
 8000b2c:	6839      	ldr	r1, [r7, #0]
 8000b2e:	200c      	movs	r0, #12
 8000b30:	f000 f80f 	bl	8000b52 <MFRC522_ToCard>
 8000b34:	4603      	mov	r3, r0
 8000b36:	73fb      	strb	r3, [r7, #15]

	if ((status != MI_OK) || (backBits != 0x10))
 8000b38:	7bfb      	ldrb	r3, [r7, #15]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d102      	bne.n	8000b44 <MFRC522_Request+0x3c>
 8000b3e:	89bb      	ldrh	r3, [r7, #12]
 8000b40:	2b10      	cmp	r3, #16
 8000b42:	d001      	beq.n	8000b48 <MFRC522_Request+0x40>
		status = MI_ERR;
 8000b44:	2302      	movs	r3, #2
 8000b46:	73fb      	strb	r3, [r7, #15]

	return status;
 8000b48:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	3710      	adds	r7, #16
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}

08000b52 <MFRC522_ToCard>:

char MFRC522_ToCard(uint8_t command, uint8_t *sendData, uint8_t sendLen,
					uint8_t *backData, uint16_t *backLen) {
 8000b52:	b590      	push	{r4, r7, lr}
 8000b54:	b087      	sub	sp, #28
 8000b56:	af00      	add	r7, sp, #0
 8000b58:	60b9      	str	r1, [r7, #8]
 8000b5a:	607b      	str	r3, [r7, #4]
 8000b5c:	4603      	mov	r3, r0
 8000b5e:	73fb      	strb	r3, [r7, #15]
 8000b60:	4613      	mov	r3, r2
 8000b62:	73bb      	strb	r3, [r7, #14]
	char status = MI_ERR;
 8000b64:	2302      	movs	r3, #2
 8000b66:	75fb      	strb	r3, [r7, #23]
	uint8_t irqEn = 0x00;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	75bb      	strb	r3, [r7, #22]
	uint8_t waitIRq = 0x00;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	757b      	strb	r3, [r7, #21]
	uint8_t lastBits;
	uint8_t n;
	uint16_t i;

	switch (command) {
 8000b70:	7bfb      	ldrb	r3, [r7, #15]
 8000b72:	2b0c      	cmp	r3, #12
 8000b74:	d006      	beq.n	8000b84 <MFRC522_ToCard+0x32>
 8000b76:	2b0e      	cmp	r3, #14
 8000b78:	d109      	bne.n	8000b8e <MFRC522_ToCard+0x3c>
	case PCD_AUTHENT:
		irqEn = 0x12;
 8000b7a:	2312      	movs	r3, #18
 8000b7c:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x10;
 8000b7e:	2310      	movs	r3, #16
 8000b80:	757b      	strb	r3, [r7, #21]
		break;
 8000b82:	e004      	b.n	8000b8e <MFRC522_ToCard+0x3c>
	case PCD_TRANSCEIVE:
		irqEn = 0x77;
 8000b84:	2377      	movs	r3, #119	@ 0x77
 8000b86:	75bb      	strb	r3, [r7, #22]
		waitIRq = 0x30;
 8000b88:	2330      	movs	r3, #48	@ 0x30
 8000b8a:	757b      	strb	r3, [r7, #21]
		break;
 8000b8c:	bf00      	nop
	}

	MFRC522_WriteRegister(CommIEnReg, irqEn | 0x80);
 8000b8e:	7dbb      	ldrb	r3, [r7, #22]
 8000b90:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	4619      	mov	r1, r3
 8000b98:	2002      	movs	r0, #2
 8000b9a:	f7ff febf 	bl	800091c <MFRC522_WriteRegister>
	MFRC522_ClearBitMask(CommIrqReg, 0x80);
 8000b9e:	2180      	movs	r1, #128	@ 0x80
 8000ba0:	2004      	movs	r0, #4
 8000ba2:	f7ff ff42 	bl	8000a2a <MFRC522_ClearBitMask>
	MFRC522_SetBitMask(FIFOLevelReg, 0x80);
 8000ba6:	2180      	movs	r1, #128	@ 0x80
 8000ba8:	200a      	movs	r0, #10
 8000baa:	f7ff ff23 	bl	80009f4 <MFRC522_SetBitMask>

	MFRC522_WriteRegister(CommandReg, PCD_IDLE);
 8000bae:	2100      	movs	r1, #0
 8000bb0:	2001      	movs	r0, #1
 8000bb2:	f7ff feb3 	bl	800091c <MFRC522_WriteRegister>

	for (i = 0; i < sendLen; i++) {
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	827b      	strh	r3, [r7, #18]
 8000bba:	e00a      	b.n	8000bd2 <MFRC522_ToCard+0x80>
		MFRC522_WriteRegister(FIFODataReg, sendData[i]);
 8000bbc:	8a7b      	ldrh	r3, [r7, #18]
 8000bbe:	68ba      	ldr	r2, [r7, #8]
 8000bc0:	4413      	add	r3, r2
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	2009      	movs	r0, #9
 8000bc8:	f7ff fea8 	bl	800091c <MFRC522_WriteRegister>
	for (i = 0; i < sendLen; i++) {
 8000bcc:	8a7b      	ldrh	r3, [r7, #18]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	827b      	strh	r3, [r7, #18]
 8000bd2:	7bbb      	ldrb	r3, [r7, #14]
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	8a7a      	ldrh	r2, [r7, #18]
 8000bd8:	429a      	cmp	r2, r3
 8000bda:	d3ef      	bcc.n	8000bbc <MFRC522_ToCard+0x6a>
	}
	MFRC522_WriteRegister(CommandReg, command);
 8000bdc:	7bfb      	ldrb	r3, [r7, #15]
 8000bde:	4619      	mov	r1, r3
 8000be0:	2001      	movs	r0, #1
 8000be2:	f7ff fe9b 	bl	800091c <MFRC522_WriteRegister>
	if (command == PCD_TRANSCEIVE) {
 8000be6:	7bfb      	ldrb	r3, [r7, #15]
 8000be8:	2b0c      	cmp	r3, #12
 8000bea:	d103      	bne.n	8000bf4 <MFRC522_ToCard+0xa2>
		MFRC522_SetBitMask(BitFramingReg, 0x80);
 8000bec:	2180      	movs	r1, #128	@ 0x80
 8000bee:	200d      	movs	r0, #13
 8000bf0:	f7ff ff00 	bl	80009f4 <MFRC522_SetBitMask>
	}

	i = 2000;
 8000bf4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8000bf8:	827b      	strh	r3, [r7, #18]
	do {
		n = MFRC522_ReadRegister(CommIrqReg);
 8000bfa:	2004      	movs	r0, #4
 8000bfc:	f7ff fec6 	bl	800098c <MFRC522_ReadRegister>
 8000c00:	4603      	mov	r3, r0
 8000c02:	747b      	strb	r3, [r7, #17]
		i--;
 8000c04:	8a7b      	ldrh	r3, [r7, #18]
 8000c06:	3b01      	subs	r3, #1
 8000c08:	827b      	strh	r3, [r7, #18]
	} while ((i != 0) && !(n & 0x01) && !(n & waitIRq));
 8000c0a:	8a7b      	ldrh	r3, [r7, #18]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d00a      	beq.n	8000c26 <MFRC522_ToCard+0xd4>
 8000c10:	7c7b      	ldrb	r3, [r7, #17]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	2b00      	cmp	r3, #0
 8000c18:	d105      	bne.n	8000c26 <MFRC522_ToCard+0xd4>
 8000c1a:	7c7a      	ldrb	r2, [r7, #17]
 8000c1c:	7d7b      	ldrb	r3, [r7, #21]
 8000c1e:	4013      	ands	r3, r2
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d0e9      	beq.n	8000bfa <MFRC522_ToCard+0xa8>

	MFRC522_ClearBitMask(BitFramingReg, 0x80);
 8000c26:	2180      	movs	r1, #128	@ 0x80
 8000c28:	200d      	movs	r0, #13
 8000c2a:	f7ff fefe 	bl	8000a2a <MFRC522_ClearBitMask>

	if (i != 0) {
 8000c2e:	8a7b      	ldrh	r3, [r7, #18]
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d04a      	beq.n	8000cca <MFRC522_ToCard+0x178>
		if (!(MFRC522_ReadRegister(ErrorReg) & 0x1B)) {
 8000c34:	2006      	movs	r0, #6
 8000c36:	f7ff fea9 	bl	800098c <MFRC522_ReadRegister>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	f003 031b 	and.w	r3, r3, #27
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d142      	bne.n	8000cca <MFRC522_ToCard+0x178>
			status = MI_OK;
 8000c44:	2300      	movs	r3, #0
 8000c46:	75fb      	strb	r3, [r7, #23]
			if (n & irqEn & 0x01)
 8000c48:	7c7a      	ldrb	r2, [r7, #17]
 8000c4a:	7dbb      	ldrb	r3, [r7, #22]
 8000c4c:	4013      	ands	r3, r2
 8000c4e:	b2db      	uxtb	r3, r3
 8000c50:	f003 0301 	and.w	r3, r3, #1
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d001      	beq.n	8000c5c <MFRC522_ToCard+0x10a>
				status = MI_NOTAGERR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	75fb      	strb	r3, [r7, #23]
			if (command == PCD_TRANSCEIVE) {
 8000c5c:	7bfb      	ldrb	r3, [r7, #15]
 8000c5e:	2b0c      	cmp	r3, #12
 8000c60:	d133      	bne.n	8000cca <MFRC522_ToCard+0x178>
				n = MFRC522_ReadRegister(FIFOLevelReg);
 8000c62:	200a      	movs	r0, #10
 8000c64:	f7ff fe92 	bl	800098c <MFRC522_ReadRegister>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	747b      	strb	r3, [r7, #17]
				lastBits = MFRC522_ReadRegister(ControlReg) & 0x07;
 8000c6c:	200c      	movs	r0, #12
 8000c6e:	f7ff fe8d 	bl	800098c <MFRC522_ReadRegister>
 8000c72:	4603      	mov	r3, r0
 8000c74:	f003 0307 	and.w	r3, r3, #7
 8000c78:	743b      	strb	r3, [r7, #16]
				if (lastBits)
 8000c7a:	7c3b      	ldrb	r3, [r7, #16]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d00b      	beq.n	8000c98 <MFRC522_ToCard+0x146>
					*backLen = (n - 1) * 8 + lastBits;
 8000c80:	7c7b      	ldrb	r3, [r7, #17]
 8000c82:	3b01      	subs	r3, #1
 8000c84:	b29b      	uxth	r3, r3
 8000c86:	00db      	lsls	r3, r3, #3
 8000c88:	b29a      	uxth	r2, r3
 8000c8a:	7c3b      	ldrb	r3, [r7, #16]
 8000c8c:	b29b      	uxth	r3, r3
 8000c8e:	4413      	add	r3, r2
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c94:	801a      	strh	r2, [r3, #0]
 8000c96:	e005      	b.n	8000ca4 <MFRC522_ToCard+0x152>
				else
					*backLen = n * 8;
 8000c98:	7c7b      	ldrb	r3, [r7, #17]
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	00db      	lsls	r3, r3, #3
 8000c9e:	b29a      	uxth	r2, r3
 8000ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ca2:	801a      	strh	r2, [r3, #0]
				for (i = 0; i < n; i++) {
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	827b      	strh	r3, [r7, #18]
 8000ca8:	e00a      	b.n	8000cc0 <MFRC522_ToCard+0x16e>
					backData[i] = MFRC522_ReadRegister(FIFODataReg);
 8000caa:	8a7b      	ldrh	r3, [r7, #18]
 8000cac:	687a      	ldr	r2, [r7, #4]
 8000cae:	18d4      	adds	r4, r2, r3
 8000cb0:	2009      	movs	r0, #9
 8000cb2:	f7ff fe6b 	bl	800098c <MFRC522_ReadRegister>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	7023      	strb	r3, [r4, #0]
				for (i = 0; i < n; i++) {
 8000cba:	8a7b      	ldrh	r3, [r7, #18]
 8000cbc:	3301      	adds	r3, #1
 8000cbe:	827b      	strh	r3, [r7, #18]
 8000cc0:	7c7b      	ldrb	r3, [r7, #17]
 8000cc2:	b29b      	uxth	r3, r3
 8000cc4:	8a7a      	ldrh	r2, [r7, #18]
 8000cc6:	429a      	cmp	r2, r3
 8000cc8:	d3ef      	bcc.n	8000caa <MFRC522_ToCard+0x158>
				}
			}
		}
	}
	return status;
 8000cca:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	371c      	adds	r7, #28
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd90      	pop	{r4, r7, pc}

08000cd4 <MFRC522_Anticoll>:

char MFRC522_Anticoll(uint8_t *serNum) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b086      	sub	sp, #24
 8000cd8:	af02      	add	r7, sp, #8
 8000cda:	6078      	str	r0, [r7, #4]
	char status;
	uint8_t i;
	uint8_t serNumCheck = 0;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	737b      	strb	r3, [r7, #13]
	uint16_t unLen;

	MFRC522_WriteRegister(BitFramingReg, 0x00);
 8000ce0:	2100      	movs	r1, #0
 8000ce2:	200d      	movs	r0, #13
 8000ce4:	f7ff fe1a 	bl	800091c <MFRC522_WriteRegister>
	serNum[0] = PICC_ANTICOLL;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2293      	movs	r2, #147	@ 0x93
 8000cec:	701a      	strb	r2, [r3, #0]
	serNum[1] = 0x20;
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	2220      	movs	r2, #32
 8000cf4:	701a      	strb	r2, [r3, #0]
	status = MFRC522_ToCard(PCD_TRANSCEIVE, serNum, 2, serNum, &unLen);
 8000cf6:	f107 030a 	add.w	r3, r7, #10
 8000cfa:	9300      	str	r3, [sp, #0]
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	2202      	movs	r2, #2
 8000d00:	6879      	ldr	r1, [r7, #4]
 8000d02:	200c      	movs	r0, #12
 8000d04:	f7ff ff25 	bl	8000b52 <MFRC522_ToCard>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	73fb      	strb	r3, [r7, #15]

	if (status == MI_OK) {
 8000d0c:	7bfb      	ldrb	r3, [r7, #15]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d117      	bne.n	8000d42 <MFRC522_Anticoll+0x6e>
		for (i = 0; i < 4; i++) {
 8000d12:	2300      	movs	r3, #0
 8000d14:	73bb      	strb	r3, [r7, #14]
 8000d16:	e009      	b.n	8000d2c <MFRC522_Anticoll+0x58>
			serNumCheck ^= serNum[i];
 8000d18:	7bbb      	ldrb	r3, [r7, #14]
 8000d1a:	687a      	ldr	r2, [r7, #4]
 8000d1c:	4413      	add	r3, r2
 8000d1e:	781a      	ldrb	r2, [r3, #0]
 8000d20:	7b7b      	ldrb	r3, [r7, #13]
 8000d22:	4053      	eors	r3, r2
 8000d24:	737b      	strb	r3, [r7, #13]
		for (i = 0; i < 4; i++) {
 8000d26:	7bbb      	ldrb	r3, [r7, #14]
 8000d28:	3301      	adds	r3, #1
 8000d2a:	73bb      	strb	r3, [r7, #14]
 8000d2c:	7bbb      	ldrb	r3, [r7, #14]
 8000d2e:	2b03      	cmp	r3, #3
 8000d30:	d9f2      	bls.n	8000d18 <MFRC522_Anticoll+0x44>
		}
		if (serNumCheck != serNum[4])
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	3304      	adds	r3, #4
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	7b7a      	ldrb	r2, [r7, #13]
 8000d3a:	429a      	cmp	r2, r3
 8000d3c:	d001      	beq.n	8000d42 <MFRC522_Anticoll+0x6e>
			status = MI_ERR;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d44:	4618      	mov	r0, r3
 8000d46:	3710      	adds	r7, #16
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}

08000d4c <MFRC522_Check>:

char MFRC522_Check(uint8_t *id)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b084      	sub	sp, #16
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
    char status;
    uint8_t type[2];

    // ① 카드가 감지되는지 먼저 확인 (Request)
    status = MFRC522_Request(PICC_REQIDL, type);
 8000d54:	f107 030c 	add.w	r3, r7, #12
 8000d58:	4619      	mov	r1, r3
 8000d5a:	2026      	movs	r0, #38	@ 0x26
 8000d5c:	f7ff fed4 	bl	8000b08 <MFRC522_Request>
 8000d60:	4603      	mov	r3, r0
 8000d62:	73fb      	strb	r3, [r7, #15]
    if (status != MI_OK)
 8000d64:	7bfb      	ldrb	r3, [r7, #15]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MFRC522_Check+0x22>
        return MI_ERR; // 카드 없음
 8000d6a:	2302      	movs	r3, #2
 8000d6c:	e00a      	b.n	8000d84 <MFRC522_Check+0x38>

    // ② UID 읽기 (Anti-collision)
    status = MFRC522_Anticoll(id);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ffb0 	bl	8000cd4 <MFRC522_Anticoll>
 8000d74:	4603      	mov	r3, r0
 8000d76:	73fb      	strb	r3, [r7, #15]
    if (status != MI_OK)
 8000d78:	7bfb      	ldrb	r3, [r7, #15]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MFRC522_Check+0x36>
        return MI_ERR; // UID 읽기 실패
 8000d7e:	2302      	movs	r3, #2
 8000d80:	e000      	b.n	8000d84 <MFRC522_Check+0x38>

    return MI_OK; // 성공
 8000d82:	2300      	movs	r3, #0
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3710      	adds	r7, #16
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}

08000d8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d92:	2300      	movs	r3, #0
 8000d94:	607b      	str	r3, [r7, #4]
 8000d96:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000d9c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000da0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000da2:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000da4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000da6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000daa:	607b      	str	r3, [r7, #4]
 8000dac:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000dae:	2300      	movs	r3, #0
 8000db0:	603b      	str	r3, [r7, #0]
 8000db2:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000db6:	4a08      	ldr	r2, [pc, #32]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000db8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000dbc:	6413      	str	r3, [r2, #64]	@ 0x40
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <HAL_MspInit+0x4c>)
 8000dc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dc2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000dc6:	603b      	str	r3, [r7, #0]
 8000dc8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000dca:	2007      	movs	r0, #7
 8000dcc:	f000 faec 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000dd0:	bf00      	nop
 8000dd2:	3708      	adds	r7, #8
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40023800 	.word	0x40023800

08000ddc <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b08a      	sub	sp, #40	@ 0x28
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	2200      	movs	r2, #0
 8000dea:	601a      	str	r2, [r3, #0]
 8000dec:	605a      	str	r2, [r3, #4]
 8000dee:	609a      	str	r2, [r3, #8]
 8000df0:	60da      	str	r2, [r3, #12]
 8000df2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a19      	ldr	r2, [pc, #100]	@ (8000e60 <HAL_SPI_MspInit+0x84>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d12b      	bne.n	8000e56 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
 8000e02:	4b18      	ldr	r3, [pc, #96]	@ (8000e64 <HAL_SPI_MspInit+0x88>)
 8000e04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e06:	4a17      	ldr	r2, [pc, #92]	@ (8000e64 <HAL_SPI_MspInit+0x88>)
 8000e08:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000e0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000e0e:	4b15      	ldr	r3, [pc, #84]	@ (8000e64 <HAL_SPI_MspInit+0x88>)
 8000e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000e12:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e16:	613b      	str	r3, [r7, #16]
 8000e18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	60fb      	str	r3, [r7, #12]
 8000e1e:	4b11      	ldr	r3, [pc, #68]	@ (8000e64 <HAL_SPI_MspInit+0x88>)
 8000e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e22:	4a10      	ldr	r2, [pc, #64]	@ (8000e64 <HAL_SPI_MspInit+0x88>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e64 <HAL_SPI_MspInit+0x88>)
 8000e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	60fb      	str	r3, [r7, #12]
 8000e34:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000e36:	23e0      	movs	r3, #224	@ 0xe0
 8000e38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e3a:	2302      	movs	r3, #2
 8000e3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e42:	2303      	movs	r3, #3
 8000e44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000e46:	2305      	movs	r3, #5
 8000e48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e4a:	f107 0314 	add.w	r3, r7, #20
 8000e4e:	4619      	mov	r1, r3
 8000e50:	4805      	ldr	r0, [pc, #20]	@ (8000e68 <HAL_SPI_MspInit+0x8c>)
 8000e52:	f000 fadd 	bl	8001410 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8000e56:	bf00      	nop
 8000e58:	3728      	adds	r7, #40	@ 0x28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40013000 	.word	0x40013000
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40020000 	.word	0x40020000

08000e6c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b08a      	sub	sp, #40	@ 0x28
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e74:	f107 0314 	add.w	r3, r7, #20
 8000e78:	2200      	movs	r2, #0
 8000e7a:	601a      	str	r2, [r3, #0]
 8000e7c:	605a      	str	r2, [r3, #4]
 8000e7e:	609a      	str	r2, [r3, #8]
 8000e80:	60da      	str	r2, [r3, #12]
 8000e82:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a19      	ldr	r2, [pc, #100]	@ (8000ef0 <HAL_UART_MspInit+0x84>)
 8000e8a:	4293      	cmp	r3, r2
 8000e8c:	d12b      	bne.n	8000ee6 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	613b      	str	r3, [r7, #16]
 8000e92:	4b18      	ldr	r3, [pc, #96]	@ (8000ef4 <HAL_UART_MspInit+0x88>)
 8000e94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e96:	4a17      	ldr	r2, [pc, #92]	@ (8000ef4 <HAL_UART_MspInit+0x88>)
 8000e98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e9e:	4b15      	ldr	r3, [pc, #84]	@ (8000ef4 <HAL_UART_MspInit+0x88>)
 8000ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ea6:	613b      	str	r3, [r7, #16]
 8000ea8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	4b11      	ldr	r3, [pc, #68]	@ (8000ef4 <HAL_UART_MspInit+0x88>)
 8000eb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eb2:	4a10      	ldr	r2, [pc, #64]	@ (8000ef4 <HAL_UART_MspInit+0x88>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <HAL_UART_MspInit+0x88>)
 8000ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	60fb      	str	r3, [r7, #12]
 8000ec4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000ec6:	230c      	movs	r3, #12
 8000ec8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eca:	2302      	movs	r3, #2
 8000ecc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ed2:	2303      	movs	r3, #3
 8000ed4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000ed6:	2307      	movs	r3, #7
 8000ed8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eda:	f107 0314 	add.w	r3, r7, #20
 8000ede:	4619      	mov	r1, r3
 8000ee0:	4805      	ldr	r0, [pc, #20]	@ (8000ef8 <HAL_UART_MspInit+0x8c>)
 8000ee2:	f000 fa95 	bl	8001410 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000ee6:	bf00      	nop
 8000ee8:	3728      	adds	r7, #40	@ 0x28
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}
 8000eee:	bf00      	nop
 8000ef0:	40004400 	.word	0x40004400
 8000ef4:	40023800 	.word	0x40023800
 8000ef8:	40020000 	.word	0x40020000

08000efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000efc:	b480      	push	{r7}
 8000efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f00:	bf00      	nop
 8000f02:	e7fd      	b.n	8000f00 <NMI_Handler+0x4>

08000f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f08:	bf00      	nop
 8000f0a:	e7fd      	b.n	8000f08 <HardFault_Handler+0x4>

08000f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f10:	bf00      	nop
 8000f12:	e7fd      	b.n	8000f10 <MemManage_Handler+0x4>

08000f14 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f14:	b480      	push	{r7}
 8000f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f18:	bf00      	nop
 8000f1a:	e7fd      	b.n	8000f18 <BusFault_Handler+0x4>

08000f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f20:	bf00      	nop
 8000f22:	e7fd      	b.n	8000f20 <UsageFault_Handler+0x4>

08000f24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f24:	b480      	push	{r7}
 8000f26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f28:	bf00      	nop
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f30:	4770      	bx	lr

08000f32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f32:	b480      	push	{r7}
 8000f34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f36:	bf00      	nop
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr

08000f4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f52:	f000 f933 	bl	80011bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f56:	bf00      	nop
 8000f58:	bd80      	pop	{r7, pc}

08000f5a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000f5a:	b580      	push	{r7, lr}
 8000f5c:	b086      	sub	sp, #24
 8000f5e:	af00      	add	r7, sp, #0
 8000f60:	60f8      	str	r0, [r7, #12]
 8000f62:	60b9      	str	r1, [r7, #8]
 8000f64:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f66:	2300      	movs	r3, #0
 8000f68:	617b      	str	r3, [r7, #20]
 8000f6a:	e00a      	b.n	8000f82 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000f6c:	f3af 8000 	nop.w
 8000f70:	4601      	mov	r1, r0
 8000f72:	68bb      	ldr	r3, [r7, #8]
 8000f74:	1c5a      	adds	r2, r3, #1
 8000f76:	60ba      	str	r2, [r7, #8]
 8000f78:	b2ca      	uxtb	r2, r1
 8000f7a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f7c:	697b      	ldr	r3, [r7, #20]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	617b      	str	r3, [r7, #20]
 8000f82:	697a      	ldr	r2, [r7, #20]
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	dbf0      	blt.n	8000f6c <_read+0x12>
  }

  return len;
 8000f8a:	687b      	ldr	r3, [r7, #4]
}
 8000f8c:	4618      	mov	r0, r3
 8000f8e:	3718      	adds	r7, #24
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b086      	sub	sp, #24
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	60f8      	str	r0, [r7, #12]
 8000f9c:	60b9      	str	r1, [r7, #8]
 8000f9e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	617b      	str	r3, [r7, #20]
 8000fa4:	e009      	b.n	8000fba <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000fa6:	68bb      	ldr	r3, [r7, #8]
 8000fa8:	1c5a      	adds	r2, r3, #1
 8000faa:	60ba      	str	r2, [r7, #8]
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff fc9c 	bl	80008ec <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	617b      	str	r3, [r7, #20]
 8000fba:	697a      	ldr	r2, [r7, #20]
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	429a      	cmp	r2, r3
 8000fc0:	dbf1      	blt.n	8000fa6 <_write+0x12>
  }
  return len;
 8000fc2:	687b      	ldr	r3, [r7, #4]
}
 8000fc4:	4618      	mov	r0, r3
 8000fc6:	3718      	adds	r7, #24
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}

08000fcc <_close>:

int _close(int file)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	b083      	sub	sp, #12
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000fd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fd8:	4618      	mov	r0, r3
 8000fda:	370c      	adds	r7, #12
 8000fdc:	46bd      	mov	sp, r7
 8000fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe2:	4770      	bx	lr

08000fe4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ff4:	605a      	str	r2, [r3, #4]
  return 0;
 8000ff6:	2300      	movs	r3, #0
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	370c      	adds	r7, #12
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001002:	4770      	bx	lr

08001004 <_isatty>:

int _isatty(int file)
{
 8001004:	b480      	push	{r7}
 8001006:	b083      	sub	sp, #12
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800100c:	2301      	movs	r3, #1
}
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800101a:	b480      	push	{r7}
 800101c:	b085      	sub	sp, #20
 800101e:	af00      	add	r7, sp, #0
 8001020:	60f8      	str	r0, [r7, #12]
 8001022:	60b9      	str	r1, [r7, #8]
 8001024:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001026:	2300      	movs	r3, #0
}
 8001028:	4618      	mov	r0, r3
 800102a:	3714      	adds	r7, #20
 800102c:	46bd      	mov	sp, r7
 800102e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001032:	4770      	bx	lr

08001034 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b086      	sub	sp, #24
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800103c:	4a14      	ldr	r2, [pc, #80]	@ (8001090 <_sbrk+0x5c>)
 800103e:	4b15      	ldr	r3, [pc, #84]	@ (8001094 <_sbrk+0x60>)
 8001040:	1ad3      	subs	r3, r2, r3
 8001042:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001044:	697b      	ldr	r3, [r7, #20]
 8001046:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001048:	4b13      	ldr	r3, [pc, #76]	@ (8001098 <_sbrk+0x64>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d102      	bne.n	8001056 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001050:	4b11      	ldr	r3, [pc, #68]	@ (8001098 <_sbrk+0x64>)
 8001052:	4a12      	ldr	r2, [pc, #72]	@ (800109c <_sbrk+0x68>)
 8001054:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001056:	4b10      	ldr	r3, [pc, #64]	@ (8001098 <_sbrk+0x64>)
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4413      	add	r3, r2
 800105e:	693a      	ldr	r2, [r7, #16]
 8001060:	429a      	cmp	r2, r3
 8001062:	d207      	bcs.n	8001074 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001064:	f002 fc40 	bl	80038e8 <__errno>
 8001068:	4603      	mov	r3, r0
 800106a:	220c      	movs	r2, #12
 800106c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
 8001072:	e009      	b.n	8001088 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001074:	4b08      	ldr	r3, [pc, #32]	@ (8001098 <_sbrk+0x64>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800107a:	4b07      	ldr	r3, [pc, #28]	@ (8001098 <_sbrk+0x64>)
 800107c:	681a      	ldr	r2, [r3, #0]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	4413      	add	r3, r2
 8001082:	4a05      	ldr	r2, [pc, #20]	@ (8001098 <_sbrk+0x64>)
 8001084:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001086:	68fb      	ldr	r3, [r7, #12]
}
 8001088:	4618      	mov	r0, r3
 800108a:	3718      	adds	r7, #24
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20020000 	.word	0x20020000
 8001094:	00000400 	.word	0x00000400
 8001098:	2000012c 	.word	0x2000012c
 800109c:	20000280 	.word	0x20000280

080010a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010a0:	b480      	push	{r7}
 80010a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010a4:	4b06      	ldr	r3, [pc, #24]	@ (80010c0 <SystemInit+0x20>)
 80010a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80010aa:	4a05      	ldr	r2, [pc, #20]	@ (80010c0 <SystemInit+0x20>)
 80010ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80010b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010b4:	bf00      	nop
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	e000ed00 	.word	0xe000ed00

080010c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80010c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80010fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80010c8:	f7ff ffea 	bl	80010a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80010cc:	480c      	ldr	r0, [pc, #48]	@ (8001100 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80010ce:	490d      	ldr	r1, [pc, #52]	@ (8001104 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80010d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001108 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80010d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80010d4:	e002      	b.n	80010dc <LoopCopyDataInit>

080010d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80010d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010da:	3304      	adds	r3, #4

080010dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010e0:	d3f9      	bcc.n	80010d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010e2:	4a0a      	ldr	r2, [pc, #40]	@ (800110c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80010e4:	4c0a      	ldr	r4, [pc, #40]	@ (8001110 <LoopFillZerobss+0x22>)
  movs r3, #0
 80010e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010e8:	e001      	b.n	80010ee <LoopFillZerobss>

080010ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010ec:	3204      	adds	r2, #4

080010ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010f0:	d3fb      	bcc.n	80010ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010f2:	f002 fbff 	bl	80038f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80010f6:	f7ff fa59 	bl	80005ac <main>
  bx  lr    
 80010fa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80010fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001100:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001104:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001108:	08004414 	.word	0x08004414
  ldr r2, =_sbss
 800110c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001110:	20000280 	.word	0x20000280

08001114 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001114:	e7fe      	b.n	8001114 <ADC_IRQHandler>
	...

08001118 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800111c:	4b0e      	ldr	r3, [pc, #56]	@ (8001158 <HAL_Init+0x40>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	4a0d      	ldr	r2, [pc, #52]	@ (8001158 <HAL_Init+0x40>)
 8001122:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001126:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001128:	4b0b      	ldr	r3, [pc, #44]	@ (8001158 <HAL_Init+0x40>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a0a      	ldr	r2, [pc, #40]	@ (8001158 <HAL_Init+0x40>)
 800112e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001132:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001134:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <HAL_Init+0x40>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a07      	ldr	r2, [pc, #28]	@ (8001158 <HAL_Init+0x40>)
 800113a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800113e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001140:	2003      	movs	r0, #3
 8001142:	f000 f931 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001146:	2000      	movs	r0, #0
 8001148:	f000 f808 	bl	800115c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800114c:	f7ff fe1e 	bl	8000d8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001150:	2300      	movs	r3, #0
}
 8001152:	4618      	mov	r0, r3
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40023c00 	.word	0x40023c00

0800115c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001164:	4b12      	ldr	r3, [pc, #72]	@ (80011b0 <HAL_InitTick+0x54>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4b12      	ldr	r3, [pc, #72]	@ (80011b4 <HAL_InitTick+0x58>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	4619      	mov	r1, r3
 800116e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001172:	fbb3 f3f1 	udiv	r3, r3, r1
 8001176:	fbb2 f3f3 	udiv	r3, r2, r3
 800117a:	4618      	mov	r0, r3
 800117c:	f000 f93b 	bl	80013f6 <HAL_SYSTICK_Config>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e00e      	b.n	80011a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	2b0f      	cmp	r3, #15
 800118e:	d80a      	bhi.n	80011a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001190:	2200      	movs	r2, #0
 8001192:	6879      	ldr	r1, [r7, #4]
 8001194:	f04f 30ff 	mov.w	r0, #4294967295
 8001198:	f000 f911 	bl	80013be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800119c:	4a06      	ldr	r2, [pc, #24]	@ (80011b8 <HAL_InitTick+0x5c>)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011a2:	2300      	movs	r3, #0
 80011a4:	e000      	b.n	80011a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011a6:	2301      	movs	r3, #1
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3708      	adds	r7, #8
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20000000 	.word	0x20000000
 80011b4:	20000008 	.word	0x20000008
 80011b8:	20000004 	.word	0x20000004

080011bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011c0:	4b06      	ldr	r3, [pc, #24]	@ (80011dc <HAL_IncTick+0x20>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	461a      	mov	r2, r3
 80011c6:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <HAL_IncTick+0x24>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4413      	add	r3, r2
 80011cc:	4a04      	ldr	r2, [pc, #16]	@ (80011e0 <HAL_IncTick+0x24>)
 80011ce:	6013      	str	r3, [r2, #0]
}
 80011d0:	bf00      	nop
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
 80011da:	bf00      	nop
 80011dc:	20000008 	.word	0x20000008
 80011e0:	20000130 	.word	0x20000130

080011e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
  return uwTick;
 80011e8:	4b03      	ldr	r3, [pc, #12]	@ (80011f8 <HAL_GetTick+0x14>)
 80011ea:	681b      	ldr	r3, [r3, #0]
}
 80011ec:	4618      	mov	r0, r3
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr
 80011f6:	bf00      	nop
 80011f8:	20000130 	.word	0x20000130

080011fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001204:	f7ff ffee 	bl	80011e4 <HAL_GetTick>
 8001208:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001214:	d005      	beq.n	8001222 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001216:	4b0a      	ldr	r3, [pc, #40]	@ (8001240 <HAL_Delay+0x44>)
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	461a      	mov	r2, r3
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	4413      	add	r3, r2
 8001220:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001222:	bf00      	nop
 8001224:	f7ff ffde 	bl	80011e4 <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	429a      	cmp	r2, r3
 8001232:	d8f7      	bhi.n	8001224 <HAL_Delay+0x28>
  {
  }
}
 8001234:	bf00      	nop
 8001236:	bf00      	nop
 8001238:	3710      	adds	r7, #16
 800123a:	46bd      	mov	sp, r7
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	20000008 	.word	0x20000008

08001244 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	f003 0307 	and.w	r3, r3, #7
 8001252:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001254:	4b0c      	ldr	r3, [pc, #48]	@ (8001288 <__NVIC_SetPriorityGrouping+0x44>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800125a:	68ba      	ldr	r2, [r7, #8]
 800125c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001260:	4013      	ands	r3, r2
 8001262:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800126c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001270:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001276:	4a04      	ldr	r2, [pc, #16]	@ (8001288 <__NVIC_SetPriorityGrouping+0x44>)
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	60d3      	str	r3, [r2, #12]
}
 800127c:	bf00      	nop
 800127e:	3714      	adds	r7, #20
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001290:	4b04      	ldr	r3, [pc, #16]	@ (80012a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001292:	68db      	ldr	r3, [r3, #12]
 8001294:	0a1b      	lsrs	r3, r3, #8
 8001296:	f003 0307 	and.w	r3, r3, #7
}
 800129a:	4618      	mov	r0, r3
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000ed00 	.word	0xe000ed00

080012a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	4603      	mov	r3, r0
 80012b0:	6039      	str	r1, [r7, #0]
 80012b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	db0a      	blt.n	80012d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	b2da      	uxtb	r2, r3
 80012c0:	490c      	ldr	r1, [pc, #48]	@ (80012f4 <__NVIC_SetPriority+0x4c>)
 80012c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012c6:	0112      	lsls	r2, r2, #4
 80012c8:	b2d2      	uxtb	r2, r2
 80012ca:	440b      	add	r3, r1
 80012cc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012d0:	e00a      	b.n	80012e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	b2da      	uxtb	r2, r3
 80012d6:	4908      	ldr	r1, [pc, #32]	@ (80012f8 <__NVIC_SetPriority+0x50>)
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	f003 030f 	and.w	r3, r3, #15
 80012de:	3b04      	subs	r3, #4
 80012e0:	0112      	lsls	r2, r2, #4
 80012e2:	b2d2      	uxtb	r2, r2
 80012e4:	440b      	add	r3, r1
 80012e6:	761a      	strb	r2, [r3, #24]
}
 80012e8:	bf00      	nop
 80012ea:	370c      	adds	r7, #12
 80012ec:	46bd      	mov	sp, r7
 80012ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f2:	4770      	bx	lr
 80012f4:	e000e100 	.word	0xe000e100
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b089      	sub	sp, #36	@ 0x24
 8001300:	af00      	add	r7, sp, #0
 8001302:	60f8      	str	r0, [r7, #12]
 8001304:	60b9      	str	r1, [r7, #8]
 8001306:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	f003 0307 	and.w	r3, r3, #7
 800130e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001310:	69fb      	ldr	r3, [r7, #28]
 8001312:	f1c3 0307 	rsb	r3, r3, #7
 8001316:	2b04      	cmp	r3, #4
 8001318:	bf28      	it	cs
 800131a:	2304      	movcs	r3, #4
 800131c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	3304      	adds	r3, #4
 8001322:	2b06      	cmp	r3, #6
 8001324:	d902      	bls.n	800132c <NVIC_EncodePriority+0x30>
 8001326:	69fb      	ldr	r3, [r7, #28]
 8001328:	3b03      	subs	r3, #3
 800132a:	e000      	b.n	800132e <NVIC_EncodePriority+0x32>
 800132c:	2300      	movs	r3, #0
 800132e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001330:	f04f 32ff 	mov.w	r2, #4294967295
 8001334:	69bb      	ldr	r3, [r7, #24]
 8001336:	fa02 f303 	lsl.w	r3, r2, r3
 800133a:	43da      	mvns	r2, r3
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	401a      	ands	r2, r3
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001344:	f04f 31ff 	mov.w	r1, #4294967295
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	fa01 f303 	lsl.w	r3, r1, r3
 800134e:	43d9      	mvns	r1, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001354:	4313      	orrs	r3, r2
         );
}
 8001356:	4618      	mov	r0, r3
 8001358:	3724      	adds	r7, #36	@ 0x24
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
	...

08001364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3b01      	subs	r3, #1
 8001370:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001374:	d301      	bcc.n	800137a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001376:	2301      	movs	r3, #1
 8001378:	e00f      	b.n	800139a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800137a:	4a0a      	ldr	r2, [pc, #40]	@ (80013a4 <SysTick_Config+0x40>)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	3b01      	subs	r3, #1
 8001380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001382:	210f      	movs	r1, #15
 8001384:	f04f 30ff 	mov.w	r0, #4294967295
 8001388:	f7ff ff8e 	bl	80012a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800138c:	4b05      	ldr	r3, [pc, #20]	@ (80013a4 <SysTick_Config+0x40>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001392:	4b04      	ldr	r3, [pc, #16]	@ (80013a4 <SysTick_Config+0x40>)
 8001394:	2207      	movs	r2, #7
 8001396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	e000e010 	.word	0xe000e010

080013a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ff47 	bl	8001244 <__NVIC_SetPriorityGrouping>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013be:	b580      	push	{r7, lr}
 80013c0:	b086      	sub	sp, #24
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	4603      	mov	r3, r0
 80013c6:	60b9      	str	r1, [r7, #8]
 80013c8:	607a      	str	r2, [r7, #4]
 80013ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013d0:	f7ff ff5c 	bl	800128c <__NVIC_GetPriorityGrouping>
 80013d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	68b9      	ldr	r1, [r7, #8]
 80013da:	6978      	ldr	r0, [r7, #20]
 80013dc:	f7ff ff8e 	bl	80012fc <NVIC_EncodePriority>
 80013e0:	4602      	mov	r2, r0
 80013e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e6:	4611      	mov	r1, r2
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ff5d 	bl	80012a8 <__NVIC_SetPriority>
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013fe:	6878      	ldr	r0, [r7, #4]
 8001400:	f7ff ffb0 	bl	8001364 <SysTick_Config>
 8001404:	4603      	mov	r3, r0
}
 8001406:	4618      	mov	r0, r3
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
	...

08001410 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001410:	b480      	push	{r7}
 8001412:	b089      	sub	sp, #36	@ 0x24
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
 8001418:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800141a:	2300      	movs	r3, #0
 800141c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800141e:	2300      	movs	r3, #0
 8001420:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001422:	2300      	movs	r3, #0
 8001424:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001426:	2300      	movs	r3, #0
 8001428:	61fb      	str	r3, [r7, #28]
 800142a:	e159      	b.n	80016e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800142c:	2201      	movs	r2, #1
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	fa02 f303 	lsl.w	r3, r2, r3
 8001434:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	4013      	ands	r3, r2
 800143e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001440:	693a      	ldr	r2, [r7, #16]
 8001442:	697b      	ldr	r3, [r7, #20]
 8001444:	429a      	cmp	r2, r3
 8001446:	f040 8148 	bne.w	80016da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	f003 0303 	and.w	r3, r3, #3
 8001452:	2b01      	cmp	r3, #1
 8001454:	d005      	beq.n	8001462 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001456:	683b      	ldr	r3, [r7, #0]
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800145e:	2b02      	cmp	r3, #2
 8001460:	d130      	bne.n	80014c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001468:	69fb      	ldr	r3, [r7, #28]
 800146a:	005b      	lsls	r3, r3, #1
 800146c:	2203      	movs	r2, #3
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	43db      	mvns	r3, r3
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	4013      	ands	r3, r2
 8001478:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	68da      	ldr	r2, [r3, #12]
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	005b      	lsls	r3, r3, #1
 8001482:	fa02 f303 	lsl.w	r3, r2, r3
 8001486:	69ba      	ldr	r2, [r7, #24]
 8001488:	4313      	orrs	r3, r2
 800148a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	69ba      	ldr	r2, [r7, #24]
 8001490:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	685b      	ldr	r3, [r3, #4]
 8001496:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001498:	2201      	movs	r2, #1
 800149a:	69fb      	ldr	r3, [r7, #28]
 800149c:	fa02 f303 	lsl.w	r3, r2, r3
 80014a0:	43db      	mvns	r3, r3
 80014a2:	69ba      	ldr	r2, [r7, #24]
 80014a4:	4013      	ands	r3, r2
 80014a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	091b      	lsrs	r3, r3, #4
 80014ae:	f003 0201 	and.w	r2, r3, #1
 80014b2:	69fb      	ldr	r3, [r7, #28]
 80014b4:	fa02 f303 	lsl.w	r3, r2, r3
 80014b8:	69ba      	ldr	r2, [r7, #24]
 80014ba:	4313      	orrs	r3, r2
 80014bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	69ba      	ldr	r2, [r7, #24]
 80014c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f003 0303 	and.w	r3, r3, #3
 80014cc:	2b03      	cmp	r3, #3
 80014ce:	d017      	beq.n	8001500 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	68db      	ldr	r3, [r3, #12]
 80014d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80014d6:	69fb      	ldr	r3, [r7, #28]
 80014d8:	005b      	lsls	r3, r3, #1
 80014da:	2203      	movs	r2, #3
 80014dc:	fa02 f303 	lsl.w	r3, r2, r3
 80014e0:	43db      	mvns	r3, r3
 80014e2:	69ba      	ldr	r2, [r7, #24]
 80014e4:	4013      	ands	r3, r2
 80014e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	689a      	ldr	r2, [r3, #8]
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	005b      	lsls	r3, r3, #1
 80014f0:	fa02 f303 	lsl.w	r3, r2, r3
 80014f4:	69ba      	ldr	r2, [r7, #24]
 80014f6:	4313      	orrs	r3, r2
 80014f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	69ba      	ldr	r2, [r7, #24]
 80014fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685b      	ldr	r3, [r3, #4]
 8001504:	f003 0303 	and.w	r3, r3, #3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d123      	bne.n	8001554 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800150c:	69fb      	ldr	r3, [r7, #28]
 800150e:	08da      	lsrs	r2, r3, #3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	3208      	adds	r2, #8
 8001514:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001518:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800151a:	69fb      	ldr	r3, [r7, #28]
 800151c:	f003 0307 	and.w	r3, r3, #7
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	220f      	movs	r2, #15
 8001524:	fa02 f303 	lsl.w	r3, r2, r3
 8001528:	43db      	mvns	r3, r3
 800152a:	69ba      	ldr	r2, [r7, #24]
 800152c:	4013      	ands	r3, r2
 800152e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	691a      	ldr	r2, [r3, #16]
 8001534:	69fb      	ldr	r3, [r7, #28]
 8001536:	f003 0307 	and.w	r3, r3, #7
 800153a:	009b      	lsls	r3, r3, #2
 800153c:	fa02 f303 	lsl.w	r3, r2, r3
 8001540:	69ba      	ldr	r2, [r7, #24]
 8001542:	4313      	orrs	r3, r2
 8001544:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001546:	69fb      	ldr	r3, [r7, #28]
 8001548:	08da      	lsrs	r2, r3, #3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	3208      	adds	r2, #8
 800154e:	69b9      	ldr	r1, [r7, #24]
 8001550:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	681b      	ldr	r3, [r3, #0]
 8001558:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800155a:	69fb      	ldr	r3, [r7, #28]
 800155c:	005b      	lsls	r3, r3, #1
 800155e:	2203      	movs	r2, #3
 8001560:	fa02 f303 	lsl.w	r3, r2, r3
 8001564:	43db      	mvns	r3, r3
 8001566:	69ba      	ldr	r2, [r7, #24]
 8001568:	4013      	ands	r3, r2
 800156a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	685b      	ldr	r3, [r3, #4]
 8001570:	f003 0203 	and.w	r2, r3, #3
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	005b      	lsls	r3, r3, #1
 8001578:	fa02 f303 	lsl.w	r3, r2, r3
 800157c:	69ba      	ldr	r2, [r7, #24]
 800157e:	4313      	orrs	r3, r2
 8001580:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	69ba      	ldr	r2, [r7, #24]
 8001586:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	685b      	ldr	r3, [r3, #4]
 800158c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001590:	2b00      	cmp	r3, #0
 8001592:	f000 80a2 	beq.w	80016da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	4b57      	ldr	r3, [pc, #348]	@ (80016f8 <HAL_GPIO_Init+0x2e8>)
 800159c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800159e:	4a56      	ldr	r2, [pc, #344]	@ (80016f8 <HAL_GPIO_Init+0x2e8>)
 80015a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80015a6:	4b54      	ldr	r3, [pc, #336]	@ (80016f8 <HAL_GPIO_Init+0x2e8>)
 80015a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80015aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015ae:	60fb      	str	r3, [r7, #12]
 80015b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80015b2:	4a52      	ldr	r2, [pc, #328]	@ (80016fc <HAL_GPIO_Init+0x2ec>)
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	089b      	lsrs	r3, r3, #2
 80015b8:	3302      	adds	r3, #2
 80015ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80015c0:	69fb      	ldr	r3, [r7, #28]
 80015c2:	f003 0303 	and.w	r3, r3, #3
 80015c6:	009b      	lsls	r3, r3, #2
 80015c8:	220f      	movs	r2, #15
 80015ca:	fa02 f303 	lsl.w	r3, r2, r3
 80015ce:	43db      	mvns	r3, r3
 80015d0:	69ba      	ldr	r2, [r7, #24]
 80015d2:	4013      	ands	r3, r2
 80015d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	4a49      	ldr	r2, [pc, #292]	@ (8001700 <HAL_GPIO_Init+0x2f0>)
 80015da:	4293      	cmp	r3, r2
 80015dc:	d019      	beq.n	8001612 <HAL_GPIO_Init+0x202>
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	4a48      	ldr	r2, [pc, #288]	@ (8001704 <HAL_GPIO_Init+0x2f4>)
 80015e2:	4293      	cmp	r3, r2
 80015e4:	d013      	beq.n	800160e <HAL_GPIO_Init+0x1fe>
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	4a47      	ldr	r2, [pc, #284]	@ (8001708 <HAL_GPIO_Init+0x2f8>)
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d00d      	beq.n	800160a <HAL_GPIO_Init+0x1fa>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	4a46      	ldr	r2, [pc, #280]	@ (800170c <HAL_GPIO_Init+0x2fc>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d007      	beq.n	8001606 <HAL_GPIO_Init+0x1f6>
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	4a45      	ldr	r2, [pc, #276]	@ (8001710 <HAL_GPIO_Init+0x300>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d101      	bne.n	8001602 <HAL_GPIO_Init+0x1f2>
 80015fe:	2304      	movs	r3, #4
 8001600:	e008      	b.n	8001614 <HAL_GPIO_Init+0x204>
 8001602:	2307      	movs	r3, #7
 8001604:	e006      	b.n	8001614 <HAL_GPIO_Init+0x204>
 8001606:	2303      	movs	r3, #3
 8001608:	e004      	b.n	8001614 <HAL_GPIO_Init+0x204>
 800160a:	2302      	movs	r3, #2
 800160c:	e002      	b.n	8001614 <HAL_GPIO_Init+0x204>
 800160e:	2301      	movs	r3, #1
 8001610:	e000      	b.n	8001614 <HAL_GPIO_Init+0x204>
 8001612:	2300      	movs	r3, #0
 8001614:	69fa      	ldr	r2, [r7, #28]
 8001616:	f002 0203 	and.w	r2, r2, #3
 800161a:	0092      	lsls	r2, r2, #2
 800161c:	4093      	lsls	r3, r2
 800161e:	69ba      	ldr	r2, [r7, #24]
 8001620:	4313      	orrs	r3, r2
 8001622:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001624:	4935      	ldr	r1, [pc, #212]	@ (80016fc <HAL_GPIO_Init+0x2ec>)
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	089b      	lsrs	r3, r3, #2
 800162a:	3302      	adds	r3, #2
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001632:	4b38      	ldr	r3, [pc, #224]	@ (8001714 <HAL_GPIO_Init+0x304>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001638:	693b      	ldr	r3, [r7, #16]
 800163a:	43db      	mvns	r3, r3
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4013      	ands	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800164a:	2b00      	cmp	r3, #0
 800164c:	d003      	beq.n	8001656 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800164e:	69ba      	ldr	r2, [r7, #24]
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	4313      	orrs	r3, r2
 8001654:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001656:	4a2f      	ldr	r2, [pc, #188]	@ (8001714 <HAL_GPIO_Init+0x304>)
 8001658:	69bb      	ldr	r3, [r7, #24]
 800165a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800165c:	4b2d      	ldr	r3, [pc, #180]	@ (8001714 <HAL_GPIO_Init+0x304>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001662:	693b      	ldr	r3, [r7, #16]
 8001664:	43db      	mvns	r3, r3
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	4013      	ands	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001674:	2b00      	cmp	r3, #0
 8001676:	d003      	beq.n	8001680 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	693b      	ldr	r3, [r7, #16]
 800167c:	4313      	orrs	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001680:	4a24      	ldr	r2, [pc, #144]	@ (8001714 <HAL_GPIO_Init+0x304>)
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001686:	4b23      	ldr	r3, [pc, #140]	@ (8001714 <HAL_GPIO_Init+0x304>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800168c:	693b      	ldr	r3, [r7, #16]
 800168e:	43db      	mvns	r3, r3
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4013      	ands	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001696:	683b      	ldr	r3, [r7, #0]
 8001698:	685b      	ldr	r3, [r3, #4]
 800169a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d003      	beq.n	80016aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80016a2:	69ba      	ldr	r2, [r7, #24]
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	4313      	orrs	r3, r2
 80016a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80016aa:	4a1a      	ldr	r2, [pc, #104]	@ (8001714 <HAL_GPIO_Init+0x304>)
 80016ac:	69bb      	ldr	r3, [r7, #24]
 80016ae:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80016b0:	4b18      	ldr	r3, [pc, #96]	@ (8001714 <HAL_GPIO_Init+0x304>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80016b6:	693b      	ldr	r3, [r7, #16]
 80016b8:	43db      	mvns	r3, r3
 80016ba:	69ba      	ldr	r2, [r7, #24]
 80016bc:	4013      	ands	r3, r2
 80016be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	685b      	ldr	r3, [r3, #4]
 80016c4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d003      	beq.n	80016d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	4313      	orrs	r3, r2
 80016d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80016d4:	4a0f      	ldr	r2, [pc, #60]	@ (8001714 <HAL_GPIO_Init+0x304>)
 80016d6:	69bb      	ldr	r3, [r7, #24]
 80016d8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	3301      	adds	r3, #1
 80016de:	61fb      	str	r3, [r7, #28]
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	2b0f      	cmp	r3, #15
 80016e4:	f67f aea2 	bls.w	800142c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80016e8:	bf00      	nop
 80016ea:	bf00      	nop
 80016ec:	3724      	adds	r7, #36	@ 0x24
 80016ee:	46bd      	mov	sp, r7
 80016f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f4:	4770      	bx	lr
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800
 80016fc:	40013800 	.word	0x40013800
 8001700:	40020000 	.word	0x40020000
 8001704:	40020400 	.word	0x40020400
 8001708:	40020800 	.word	0x40020800
 800170c:	40020c00 	.word	0x40020c00
 8001710:	40021000 	.word	0x40021000
 8001714:	40013c00 	.word	0x40013c00

08001718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	460b      	mov	r3, r1
 8001722:	807b      	strh	r3, [r7, #2]
 8001724:	4613      	mov	r3, r2
 8001726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001728:	787b      	ldrb	r3, [r7, #1]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d003      	beq.n	8001736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800172e:	887a      	ldrh	r2, [r7, #2]
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001734:	e003      	b.n	800173e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001736:	887b      	ldrh	r3, [r7, #2]
 8001738:	041a      	lsls	r2, r3, #16
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	619a      	str	r2, [r3, #24]
}
 800173e:	bf00      	nop
 8001740:	370c      	adds	r7, #12
 8001742:	46bd      	mov	sp, r7
 8001744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001748:	4770      	bx	lr
	...

0800174c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b086      	sub	sp, #24
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d101      	bne.n	800175e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800175a:	2301      	movs	r3, #1
 800175c:	e267      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f003 0301 	and.w	r3, r3, #1
 8001766:	2b00      	cmp	r3, #0
 8001768:	d075      	beq.n	8001856 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800176a:	4b88      	ldr	r3, [pc, #544]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	f003 030c 	and.w	r3, r3, #12
 8001772:	2b04      	cmp	r3, #4
 8001774:	d00c      	beq.n	8001790 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001776:	4b85      	ldr	r3, [pc, #532]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800177e:	2b08      	cmp	r3, #8
 8001780:	d112      	bne.n	80017a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001782:	4b82      	ldr	r3, [pc, #520]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800178a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800178e:	d10b      	bne.n	80017a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001790:	4b7e      	ldr	r3, [pc, #504]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001798:	2b00      	cmp	r3, #0
 800179a:	d05b      	beq.n	8001854 <HAL_RCC_OscConfig+0x108>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d157      	bne.n	8001854 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e242      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	685b      	ldr	r3, [r3, #4]
 80017ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017b0:	d106      	bne.n	80017c0 <HAL_RCC_OscConfig+0x74>
 80017b2:	4b76      	ldr	r3, [pc, #472]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	4a75      	ldr	r2, [pc, #468]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017bc:	6013      	str	r3, [r2, #0]
 80017be:	e01d      	b.n	80017fc <HAL_RCC_OscConfig+0xb0>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017c8:	d10c      	bne.n	80017e4 <HAL_RCC_OscConfig+0x98>
 80017ca:	4b70      	ldr	r3, [pc, #448]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4a6f      	ldr	r2, [pc, #444]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017d4:	6013      	str	r3, [r2, #0]
 80017d6:	4b6d      	ldr	r3, [pc, #436]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	4a6c      	ldr	r2, [pc, #432]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017e0:	6013      	str	r3, [r2, #0]
 80017e2:	e00b      	b.n	80017fc <HAL_RCC_OscConfig+0xb0>
 80017e4:	4b69      	ldr	r3, [pc, #420]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a68      	ldr	r2, [pc, #416]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017ee:	6013      	str	r3, [r2, #0]
 80017f0:	4b66      	ldr	r3, [pc, #408]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a65      	ldr	r2, [pc, #404]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80017f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685b      	ldr	r3, [r3, #4]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d013      	beq.n	800182c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001804:	f7ff fcee 	bl	80011e4 <HAL_GetTick>
 8001808:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800180c:	f7ff fcea 	bl	80011e4 <HAL_GetTick>
 8001810:	4602      	mov	r2, r0
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b64      	cmp	r3, #100	@ 0x64
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e207      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800181e:	4b5b      	ldr	r3, [pc, #364]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d0f0      	beq.n	800180c <HAL_RCC_OscConfig+0xc0>
 800182a:	e014      	b.n	8001856 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182c:	f7ff fcda 	bl	80011e4 <HAL_GetTick>
 8001830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001832:	e008      	b.n	8001846 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001834:	f7ff fcd6 	bl	80011e4 <HAL_GetTick>
 8001838:	4602      	mov	r2, r0
 800183a:	693b      	ldr	r3, [r7, #16]
 800183c:	1ad3      	subs	r3, r2, r3
 800183e:	2b64      	cmp	r3, #100	@ 0x64
 8001840:	d901      	bls.n	8001846 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e1f3      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001846:	4b51      	ldr	r3, [pc, #324]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184e:	2b00      	cmp	r3, #0
 8001850:	d1f0      	bne.n	8001834 <HAL_RCC_OscConfig+0xe8>
 8001852:	e000      	b.n	8001856 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001854:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d063      	beq.n	800192a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001862:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001864:	689b      	ldr	r3, [r3, #8]
 8001866:	f003 030c 	and.w	r3, r3, #12
 800186a:	2b00      	cmp	r3, #0
 800186c:	d00b      	beq.n	8001886 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800186e:	4b47      	ldr	r3, [pc, #284]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001870:	689b      	ldr	r3, [r3, #8]
 8001872:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001876:	2b08      	cmp	r3, #8
 8001878:	d11c      	bne.n	80018b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800187a:	4b44      	ldr	r3, [pc, #272]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001882:	2b00      	cmp	r3, #0
 8001884:	d116      	bne.n	80018b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001886:	4b41      	ldr	r3, [pc, #260]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	f003 0302 	and.w	r3, r3, #2
 800188e:	2b00      	cmp	r3, #0
 8001890:	d005      	beq.n	800189e <HAL_RCC_OscConfig+0x152>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	68db      	ldr	r3, [r3, #12]
 8001896:	2b01      	cmp	r3, #1
 8001898:	d001      	beq.n	800189e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e1c7      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800189e:	4b3b      	ldr	r3, [pc, #236]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	691b      	ldr	r3, [r3, #16]
 80018aa:	00db      	lsls	r3, r3, #3
 80018ac:	4937      	ldr	r1, [pc, #220]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018ae:	4313      	orrs	r3, r2
 80018b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80018b2:	e03a      	b.n	800192a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	68db      	ldr	r3, [r3, #12]
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d020      	beq.n	80018fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018bc:	4b34      	ldr	r3, [pc, #208]	@ (8001990 <HAL_RCC_OscConfig+0x244>)
 80018be:	2201      	movs	r2, #1
 80018c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018c2:	f7ff fc8f 	bl	80011e4 <HAL_GetTick>
 80018c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c8:	e008      	b.n	80018dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018ca:	f7ff fc8b 	bl	80011e4 <HAL_GetTick>
 80018ce:	4602      	mov	r2, r0
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	1ad3      	subs	r3, r2, r3
 80018d4:	2b02      	cmp	r3, #2
 80018d6:	d901      	bls.n	80018dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80018d8:	2303      	movs	r3, #3
 80018da:	e1a8      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018dc:	4b2b      	ldr	r3, [pc, #172]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f003 0302 	and.w	r3, r3, #2
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d0f0      	beq.n	80018ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018e8:	4b28      	ldr	r3, [pc, #160]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	691b      	ldr	r3, [r3, #16]
 80018f4:	00db      	lsls	r3, r3, #3
 80018f6:	4925      	ldr	r1, [pc, #148]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 80018f8:	4313      	orrs	r3, r2
 80018fa:	600b      	str	r3, [r1, #0]
 80018fc:	e015      	b.n	800192a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018fe:	4b24      	ldr	r3, [pc, #144]	@ (8001990 <HAL_RCC_OscConfig+0x244>)
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001904:	f7ff fc6e 	bl	80011e4 <HAL_GetTick>
 8001908:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800190c:	f7ff fc6a 	bl	80011e4 <HAL_GetTick>
 8001910:	4602      	mov	r2, r0
 8001912:	693b      	ldr	r3, [r7, #16]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b02      	cmp	r3, #2
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e187      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800191e:	4b1b      	ldr	r3, [pc, #108]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f003 0302 	and.w	r3, r3, #2
 8001926:	2b00      	cmp	r3, #0
 8001928:	d1f0      	bne.n	800190c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f003 0308 	and.w	r3, r3, #8
 8001932:	2b00      	cmp	r3, #0
 8001934:	d036      	beq.n	80019a4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	695b      	ldr	r3, [r3, #20]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d016      	beq.n	800196c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800193e:	4b15      	ldr	r3, [pc, #84]	@ (8001994 <HAL_RCC_OscConfig+0x248>)
 8001940:	2201      	movs	r2, #1
 8001942:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001944:	f7ff fc4e 	bl	80011e4 <HAL_GetTick>
 8001948:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800194a:	e008      	b.n	800195e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800194c:	f7ff fc4a 	bl	80011e4 <HAL_GetTick>
 8001950:	4602      	mov	r2, r0
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	1ad3      	subs	r3, r2, r3
 8001956:	2b02      	cmp	r3, #2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e167      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800195e:	4b0b      	ldr	r3, [pc, #44]	@ (800198c <HAL_RCC_OscConfig+0x240>)
 8001960:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001962:	f003 0302 	and.w	r3, r3, #2
 8001966:	2b00      	cmp	r3, #0
 8001968:	d0f0      	beq.n	800194c <HAL_RCC_OscConfig+0x200>
 800196a:	e01b      	b.n	80019a4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800196c:	4b09      	ldr	r3, [pc, #36]	@ (8001994 <HAL_RCC_OscConfig+0x248>)
 800196e:	2200      	movs	r2, #0
 8001970:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001972:	f7ff fc37 	bl	80011e4 <HAL_GetTick>
 8001976:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001978:	e00e      	b.n	8001998 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800197a:	f7ff fc33 	bl	80011e4 <HAL_GetTick>
 800197e:	4602      	mov	r2, r0
 8001980:	693b      	ldr	r3, [r7, #16]
 8001982:	1ad3      	subs	r3, r2, r3
 8001984:	2b02      	cmp	r3, #2
 8001986:	d907      	bls.n	8001998 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001988:	2303      	movs	r3, #3
 800198a:	e150      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
 800198c:	40023800 	.word	0x40023800
 8001990:	42470000 	.word	0x42470000
 8001994:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001998:	4b88      	ldr	r3, [pc, #544]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 800199a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800199c:	f003 0302 	and.w	r3, r3, #2
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	d1ea      	bne.n	800197a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0304 	and.w	r3, r3, #4
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	f000 8097 	beq.w	8001ae0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019b2:	2300      	movs	r3, #0
 80019b4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019b6:	4b81      	ldr	r3, [pc, #516]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d10f      	bne.n	80019e2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	4b7d      	ldr	r3, [pc, #500]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ca:	4a7c      	ldr	r2, [pc, #496]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019cc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019d0:	6413      	str	r3, [r2, #64]	@ 0x40
 80019d2:	4b7a      	ldr	r3, [pc, #488]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019de:	2301      	movs	r3, #1
 80019e0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019e2:	4b77      	ldr	r3, [pc, #476]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d118      	bne.n	8001a20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019ee:	4b74      	ldr	r3, [pc, #464]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4a73      	ldr	r2, [pc, #460]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 80019f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019f8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019fa:	f7ff fbf3 	bl	80011e4 <HAL_GetTick>
 80019fe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a00:	e008      	b.n	8001a14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a02:	f7ff fbef 	bl	80011e4 <HAL_GetTick>
 8001a06:	4602      	mov	r2, r0
 8001a08:	693b      	ldr	r3, [r7, #16]
 8001a0a:	1ad3      	subs	r3, r2, r3
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d901      	bls.n	8001a14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e10c      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a14:	4b6a      	ldr	r3, [pc, #424]	@ (8001bc0 <HAL_RCC_OscConfig+0x474>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d0f0      	beq.n	8001a02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	689b      	ldr	r3, [r3, #8]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d106      	bne.n	8001a36 <HAL_RCC_OscConfig+0x2ea>
 8001a28:	4b64      	ldr	r3, [pc, #400]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a2c:	4a63      	ldr	r2, [pc, #396]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a2e:	f043 0301 	orr.w	r3, r3, #1
 8001a32:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a34:	e01c      	b.n	8001a70 <HAL_RCC_OscConfig+0x324>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	2b05      	cmp	r3, #5
 8001a3c:	d10c      	bne.n	8001a58 <HAL_RCC_OscConfig+0x30c>
 8001a3e:	4b5f      	ldr	r3, [pc, #380]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a42:	4a5e      	ldr	r2, [pc, #376]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a44:	f043 0304 	orr.w	r3, r3, #4
 8001a48:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a4a:	4b5c      	ldr	r3, [pc, #368]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a4e:	4a5b      	ldr	r2, [pc, #364]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a56:	e00b      	b.n	8001a70 <HAL_RCC_OscConfig+0x324>
 8001a58:	4b58      	ldr	r3, [pc, #352]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a5c:	4a57      	ldr	r2, [pc, #348]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a5e:	f023 0301 	bic.w	r3, r3, #1
 8001a62:	6713      	str	r3, [r2, #112]	@ 0x70
 8001a64:	4b55      	ldr	r3, [pc, #340]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a68:	4a54      	ldr	r2, [pc, #336]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a6a:	f023 0304 	bic.w	r3, r3, #4
 8001a6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689b      	ldr	r3, [r3, #8]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d015      	beq.n	8001aa4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a78:	f7ff fbb4 	bl	80011e4 <HAL_GetTick>
 8001a7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a7e:	e00a      	b.n	8001a96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a80:	f7ff fbb0 	bl	80011e4 <HAL_GetTick>
 8001a84:	4602      	mov	r2, r0
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	1ad3      	subs	r3, r2, r3
 8001a8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d901      	bls.n	8001a96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001a92:	2303      	movs	r3, #3
 8001a94:	e0cb      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a96:	4b49      	ldr	r3, [pc, #292]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001a98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001a9a:	f003 0302 	and.w	r3, r3, #2
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d0ee      	beq.n	8001a80 <HAL_RCC_OscConfig+0x334>
 8001aa2:	e014      	b.n	8001ace <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa4:	f7ff fb9e 	bl	80011e4 <HAL_GetTick>
 8001aa8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001aaa:	e00a      	b.n	8001ac2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001aac:	f7ff fb9a 	bl	80011e4 <HAL_GetTick>
 8001ab0:	4602      	mov	r2, r0
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	1ad3      	subs	r3, r2, r3
 8001ab6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aba:	4293      	cmp	r3, r2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e0b5      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ac2:	4b3e      	ldr	r3, [pc, #248]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ac4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ac6:	f003 0302 	and.w	r3, r3, #2
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d1ee      	bne.n	8001aac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ace:	7dfb      	ldrb	r3, [r7, #23]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d105      	bne.n	8001ae0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad4:	4b39      	ldr	r3, [pc, #228]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad8:	4a38      	ldr	r2, [pc, #224]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ada:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001ade:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	f000 80a1 	beq.w	8001c2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001aea:	4b34      	ldr	r3, [pc, #208]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f003 030c 	and.w	r3, r3, #12
 8001af2:	2b08      	cmp	r3, #8
 8001af4:	d05c      	beq.n	8001bb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	699b      	ldr	r3, [r3, #24]
 8001afa:	2b02      	cmp	r3, #2
 8001afc:	d141      	bne.n	8001b82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001afe:	4b31      	ldr	r3, [pc, #196]	@ (8001bc4 <HAL_RCC_OscConfig+0x478>)
 8001b00:	2200      	movs	r2, #0
 8001b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b04:	f7ff fb6e 	bl	80011e4 <HAL_GetTick>
 8001b08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b0a:	e008      	b.n	8001b1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b0c:	f7ff fb6a 	bl	80011e4 <HAL_GetTick>
 8001b10:	4602      	mov	r2, r0
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	1ad3      	subs	r3, r2, r3
 8001b16:	2b02      	cmp	r3, #2
 8001b18:	d901      	bls.n	8001b1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001b1a:	2303      	movs	r3, #3
 8001b1c:	e087      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b1e:	4b27      	ldr	r3, [pc, #156]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d1f0      	bne.n	8001b0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	69da      	ldr	r2, [r3, #28]
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a1b      	ldr	r3, [r3, #32]
 8001b32:	431a      	orrs	r2, r3
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b38:	019b      	lsls	r3, r3, #6
 8001b3a:	431a      	orrs	r2, r3
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b40:	085b      	lsrs	r3, r3, #1
 8001b42:	3b01      	subs	r3, #1
 8001b44:	041b      	lsls	r3, r3, #16
 8001b46:	431a      	orrs	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001b4c:	061b      	lsls	r3, r3, #24
 8001b4e:	491b      	ldr	r1, [pc, #108]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001b50:	4313      	orrs	r3, r2
 8001b52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b54:	4b1b      	ldr	r3, [pc, #108]	@ (8001bc4 <HAL_RCC_OscConfig+0x478>)
 8001b56:	2201      	movs	r2, #1
 8001b58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b5a:	f7ff fb43 	bl	80011e4 <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b62:	f7ff fb3f 	bl	80011e4 <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b02      	cmp	r3, #2
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e05c      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b74:	4b11      	ldr	r3, [pc, #68]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0f0      	beq.n	8001b62 <HAL_RCC_OscConfig+0x416>
 8001b80:	e054      	b.n	8001c2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <HAL_RCC_OscConfig+0x478>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b88:	f7ff fb2c 	bl	80011e4 <HAL_GetTick>
 8001b8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001b8e:	e008      	b.n	8001ba2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b90:	f7ff fb28 	bl	80011e4 <HAL_GetTick>
 8001b94:	4602      	mov	r2, r0
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	1ad3      	subs	r3, r2, r3
 8001b9a:	2b02      	cmp	r3, #2
 8001b9c:	d901      	bls.n	8001ba2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	e045      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ba2:	4b06      	ldr	r3, [pc, #24]	@ (8001bbc <HAL_RCC_OscConfig+0x470>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d1f0      	bne.n	8001b90 <HAL_RCC_OscConfig+0x444>
 8001bae:	e03d      	b.n	8001c2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	2b01      	cmp	r3, #1
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001bb8:	2301      	movs	r3, #1
 8001bba:	e038      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	40007000 	.word	0x40007000
 8001bc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001bc8:	4b1b      	ldr	r3, [pc, #108]	@ (8001c38 <HAL_RCC_OscConfig+0x4ec>)
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	699b      	ldr	r3, [r3, #24]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d028      	beq.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001be0:	429a      	cmp	r2, r3
 8001be2:	d121      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bee:	429a      	cmp	r2, r3
 8001bf0:	d11a      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001bf2:	68fa      	ldr	r2, [r7, #12]
 8001bf4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	687a      	ldr	r2, [r7, #4]
 8001bfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001bfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001c00:	4293      	cmp	r3, r2
 8001c02:	d111      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c0e:	085b      	lsrs	r3, r3, #1
 8001c10:	3b01      	subs	r3, #1
 8001c12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d107      	bne.n	8001c28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001c18:	68fb      	ldr	r3, [r7, #12]
 8001c1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d001      	beq.n	8001c2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e000      	b.n	8001c2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001c2c:	2300      	movs	r3, #0
}
 8001c2e:	4618      	mov	r0, r3
 8001c30:	3718      	adds	r7, #24
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40023800 	.word	0x40023800

08001c3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b084      	sub	sp, #16
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
 8001c44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d101      	bne.n	8001c50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	e0cc      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c50:	4b68      	ldr	r3, [pc, #416]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 0307 	and.w	r3, r3, #7
 8001c58:	683a      	ldr	r2, [r7, #0]
 8001c5a:	429a      	cmp	r2, r3
 8001c5c:	d90c      	bls.n	8001c78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c5e:	4b65      	ldr	r3, [pc, #404]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c60:	683a      	ldr	r2, [r7, #0]
 8001c62:	b2d2      	uxtb	r2, r2
 8001c64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c66:	4b63      	ldr	r3, [pc, #396]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	683a      	ldr	r2, [r7, #0]
 8001c70:	429a      	cmp	r2, r3
 8001c72:	d001      	beq.n	8001c78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001c74:	2301      	movs	r3, #1
 8001c76:	e0b8      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d020      	beq.n	8001cc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d005      	beq.n	8001c9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c90:	4b59      	ldr	r3, [pc, #356]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	4a58      	ldr	r2, [pc, #352]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001c96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001c9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0308 	and.w	r3, r3, #8
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d005      	beq.n	8001cb4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ca8:	4b53      	ldr	r3, [pc, #332]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	4a52      	ldr	r2, [pc, #328]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001cb2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb4:	4b50      	ldr	r3, [pc, #320]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cb6:	689b      	ldr	r3, [r3, #8]
 8001cb8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	494d      	ldr	r1, [pc, #308]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cc2:	4313      	orrs	r3, r2
 8001cc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f003 0301 	and.w	r3, r3, #1
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d044      	beq.n	8001d5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	685b      	ldr	r3, [r3, #4]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d107      	bne.n	8001cea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cda:	4b47      	ldr	r3, [pc, #284]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d119      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e07f      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	2b02      	cmp	r3, #2
 8001cf0:	d003      	beq.n	8001cfa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001cf6:	2b03      	cmp	r3, #3
 8001cf8:	d107      	bne.n	8001d0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d109      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d06:	2301      	movs	r3, #1
 8001d08:	e06f      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d0a:	4b3b      	ldr	r3, [pc, #236]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0302 	and.w	r3, r3, #2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d101      	bne.n	8001d1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d16:	2301      	movs	r3, #1
 8001d18:	e067      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d1a:	4b37      	ldr	r3, [pc, #220]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	f023 0203 	bic.w	r2, r3, #3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	4934      	ldr	r1, [pc, #208]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d2c:	f7ff fa5a 	bl	80011e4 <HAL_GetTick>
 8001d30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d32:	e00a      	b.n	8001d4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d34:	f7ff fa56 	bl	80011e4 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d42:	4293      	cmp	r3, r2
 8001d44:	d901      	bls.n	8001d4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	e04f      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d4a:	4b2b      	ldr	r3, [pc, #172]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	f003 020c 	and.w	r2, r3, #12
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	685b      	ldr	r3, [r3, #4]
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d1eb      	bne.n	8001d34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d5c:	4b25      	ldr	r3, [pc, #148]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	683a      	ldr	r2, [r7, #0]
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d20c      	bcs.n	8001d84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d6a:	4b22      	ldr	r3, [pc, #136]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d6c:	683a      	ldr	r2, [r7, #0]
 8001d6e:	b2d2      	uxtb	r2, r2
 8001d70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d72:	4b20      	ldr	r3, [pc, #128]	@ (8001df4 <HAL_RCC_ClockConfig+0x1b8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	683a      	ldr	r2, [r7, #0]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d001      	beq.n	8001d84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001d80:	2301      	movs	r3, #1
 8001d82:	e032      	b.n	8001dea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f003 0304 	and.w	r3, r3, #4
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d008      	beq.n	8001da2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d90:	4b19      	ldr	r3, [pc, #100]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d92:	689b      	ldr	r3, [r3, #8]
 8001d94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	68db      	ldr	r3, [r3, #12]
 8001d9c:	4916      	ldr	r1, [pc, #88]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001d9e:	4313      	orrs	r3, r2
 8001da0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f003 0308 	and.w	r3, r3, #8
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d009      	beq.n	8001dc2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001dae:	4b12      	ldr	r3, [pc, #72]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	691b      	ldr	r3, [r3, #16]
 8001dba:	00db      	lsls	r3, r3, #3
 8001dbc:	490e      	ldr	r1, [pc, #56]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001dc2:	f000 f821 	bl	8001e08 <HAL_RCC_GetSysClockFreq>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001df8 <HAL_RCC_ClockConfig+0x1bc>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	091b      	lsrs	r3, r3, #4
 8001dce:	f003 030f 	and.w	r3, r3, #15
 8001dd2:	490a      	ldr	r1, [pc, #40]	@ (8001dfc <HAL_RCC_ClockConfig+0x1c0>)
 8001dd4:	5ccb      	ldrb	r3, [r1, r3]
 8001dd6:	fa22 f303 	lsr.w	r3, r2, r3
 8001dda:	4a09      	ldr	r2, [pc, #36]	@ (8001e00 <HAL_RCC_ClockConfig+0x1c4>)
 8001ddc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001dde:	4b09      	ldr	r3, [pc, #36]	@ (8001e04 <HAL_RCC_ClockConfig+0x1c8>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	4618      	mov	r0, r3
 8001de4:	f7ff f9ba 	bl	800115c <HAL_InitTick>

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40023c00 	.word	0x40023c00
 8001df8:	40023800 	.word	0x40023800
 8001dfc:	080043b8 	.word	0x080043b8
 8001e00:	20000000 	.word	0x20000000
 8001e04:	20000004 	.word	0x20000004

08001e08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001e0c:	b094      	sub	sp, #80	@ 0x50
 8001e0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001e10:	2300      	movs	r3, #0
 8001e12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e20:	4b79      	ldr	r3, [pc, #484]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 030c 	and.w	r3, r3, #12
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d00d      	beq.n	8001e48 <HAL_RCC_GetSysClockFreq+0x40>
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	f200 80e1 	bhi.w	8001ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d002      	beq.n	8001e3c <HAL_RCC_GetSysClockFreq+0x34>
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d003      	beq.n	8001e42 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e3a:	e0db      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001e3c:	4b73      	ldr	r3, [pc, #460]	@ (800200c <HAL_RCC_GetSysClockFreq+0x204>)
 8001e3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e40:	e0db      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001e42:	4b73      	ldr	r3, [pc, #460]	@ (8002010 <HAL_RCC_GetSysClockFreq+0x208>)
 8001e44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001e46:	e0d8      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e48:	4b6f      	ldr	r3, [pc, #444]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001e50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e52:	4b6d      	ldr	r3, [pc, #436]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d063      	beq.n	8001f26 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e5e:	4b6a      	ldr	r3, [pc, #424]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	099b      	lsrs	r3, r3, #6
 8001e64:	2200      	movs	r2, #0
 8001e66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001e68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8001e6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001e70:	633b      	str	r3, [r7, #48]	@ 0x30
 8001e72:	2300      	movs	r3, #0
 8001e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8001e76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8001e7a:	4622      	mov	r2, r4
 8001e7c:	462b      	mov	r3, r5
 8001e7e:	f04f 0000 	mov.w	r0, #0
 8001e82:	f04f 0100 	mov.w	r1, #0
 8001e86:	0159      	lsls	r1, r3, #5
 8001e88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001e8c:	0150      	lsls	r0, r2, #5
 8001e8e:	4602      	mov	r2, r0
 8001e90:	460b      	mov	r3, r1
 8001e92:	4621      	mov	r1, r4
 8001e94:	1a51      	subs	r1, r2, r1
 8001e96:	6139      	str	r1, [r7, #16]
 8001e98:	4629      	mov	r1, r5
 8001e9a:	eb63 0301 	sbc.w	r3, r3, r1
 8001e9e:	617b      	str	r3, [r7, #20]
 8001ea0:	f04f 0200 	mov.w	r2, #0
 8001ea4:	f04f 0300 	mov.w	r3, #0
 8001ea8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001eac:	4659      	mov	r1, fp
 8001eae:	018b      	lsls	r3, r1, #6
 8001eb0:	4651      	mov	r1, sl
 8001eb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001eb6:	4651      	mov	r1, sl
 8001eb8:	018a      	lsls	r2, r1, #6
 8001eba:	4651      	mov	r1, sl
 8001ebc:	ebb2 0801 	subs.w	r8, r2, r1
 8001ec0:	4659      	mov	r1, fp
 8001ec2:	eb63 0901 	sbc.w	r9, r3, r1
 8001ec6:	f04f 0200 	mov.w	r2, #0
 8001eca:	f04f 0300 	mov.w	r3, #0
 8001ece:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001ed2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001ed6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001eda:	4690      	mov	r8, r2
 8001edc:	4699      	mov	r9, r3
 8001ede:	4623      	mov	r3, r4
 8001ee0:	eb18 0303 	adds.w	r3, r8, r3
 8001ee4:	60bb      	str	r3, [r7, #8]
 8001ee6:	462b      	mov	r3, r5
 8001ee8:	eb49 0303 	adc.w	r3, r9, r3
 8001eec:	60fb      	str	r3, [r7, #12]
 8001eee:	f04f 0200 	mov.w	r2, #0
 8001ef2:	f04f 0300 	mov.w	r3, #0
 8001ef6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001efa:	4629      	mov	r1, r5
 8001efc:	024b      	lsls	r3, r1, #9
 8001efe:	4621      	mov	r1, r4
 8001f00:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001f04:	4621      	mov	r1, r4
 8001f06:	024a      	lsls	r2, r1, #9
 8001f08:	4610      	mov	r0, r2
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f0e:	2200      	movs	r2, #0
 8001f10:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001f12:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001f14:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001f18:	f7fe f9b2 	bl	8000280 <__aeabi_uldivmod>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	460b      	mov	r3, r1
 8001f20:	4613      	mov	r3, r2
 8001f22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001f24:	e058      	b.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001f26:	4b38      	ldr	r3, [pc, #224]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	099b      	lsrs	r3, r3, #6
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	4618      	mov	r0, r3
 8001f30:	4611      	mov	r1, r2
 8001f32:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001f36:	623b      	str	r3, [r7, #32]
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001f3c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001f40:	4642      	mov	r2, r8
 8001f42:	464b      	mov	r3, r9
 8001f44:	f04f 0000 	mov.w	r0, #0
 8001f48:	f04f 0100 	mov.w	r1, #0
 8001f4c:	0159      	lsls	r1, r3, #5
 8001f4e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001f52:	0150      	lsls	r0, r2, #5
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4641      	mov	r1, r8
 8001f5a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001f5e:	4649      	mov	r1, r9
 8001f60:	eb63 0b01 	sbc.w	fp, r3, r1
 8001f64:	f04f 0200 	mov.w	r2, #0
 8001f68:	f04f 0300 	mov.w	r3, #0
 8001f6c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001f70:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001f74:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001f78:	ebb2 040a 	subs.w	r4, r2, sl
 8001f7c:	eb63 050b 	sbc.w	r5, r3, fp
 8001f80:	f04f 0200 	mov.w	r2, #0
 8001f84:	f04f 0300 	mov.w	r3, #0
 8001f88:	00eb      	lsls	r3, r5, #3
 8001f8a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f8e:	00e2      	lsls	r2, r4, #3
 8001f90:	4614      	mov	r4, r2
 8001f92:	461d      	mov	r5, r3
 8001f94:	4643      	mov	r3, r8
 8001f96:	18e3      	adds	r3, r4, r3
 8001f98:	603b      	str	r3, [r7, #0]
 8001f9a:	464b      	mov	r3, r9
 8001f9c:	eb45 0303 	adc.w	r3, r5, r3
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	f04f 0200 	mov.w	r2, #0
 8001fa6:	f04f 0300 	mov.w	r3, #0
 8001faa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001fae:	4629      	mov	r1, r5
 8001fb0:	028b      	lsls	r3, r1, #10
 8001fb2:	4621      	mov	r1, r4
 8001fb4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001fb8:	4621      	mov	r1, r4
 8001fba:	028a      	lsls	r2, r1, #10
 8001fbc:	4610      	mov	r0, r2
 8001fbe:	4619      	mov	r1, r3
 8001fc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001fc2:	2200      	movs	r2, #0
 8001fc4:	61bb      	str	r3, [r7, #24]
 8001fc6:	61fa      	str	r2, [r7, #28]
 8001fc8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001fcc:	f7fe f958 	bl	8000280 <__aeabi_uldivmod>
 8001fd0:	4602      	mov	r2, r0
 8001fd2:	460b      	mov	r3, r1
 8001fd4:	4613      	mov	r3, r2
 8001fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001fd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002008 <HAL_RCC_GetSysClockFreq+0x200>)
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	0c1b      	lsrs	r3, r3, #16
 8001fde:	f003 0303 	and.w	r3, r3, #3
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001fe8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001fea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ff2:	e002      	b.n	8001ffa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ff4:	4b05      	ldr	r3, [pc, #20]	@ (800200c <HAL_RCC_GetSysClockFreq+0x204>)
 8001ff6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001ff8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ffa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	3750      	adds	r7, #80	@ 0x50
 8002000:	46bd      	mov	sp, r7
 8002002:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002006:	bf00      	nop
 8002008:	40023800 	.word	0x40023800
 800200c:	00f42400 	.word	0x00f42400
 8002010:	007a1200 	.word	0x007a1200

08002014 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002018:	4b03      	ldr	r3, [pc, #12]	@ (8002028 <HAL_RCC_GetHCLKFreq+0x14>)
 800201a:	681b      	ldr	r3, [r3, #0]
}
 800201c:	4618      	mov	r0, r3
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	20000000 	.word	0x20000000

0800202c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002030:	f7ff fff0 	bl	8002014 <HAL_RCC_GetHCLKFreq>
 8002034:	4602      	mov	r2, r0
 8002036:	4b05      	ldr	r3, [pc, #20]	@ (800204c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002038:	689b      	ldr	r3, [r3, #8]
 800203a:	0a9b      	lsrs	r3, r3, #10
 800203c:	f003 0307 	and.w	r3, r3, #7
 8002040:	4903      	ldr	r1, [pc, #12]	@ (8002050 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002042:	5ccb      	ldrb	r3, [r1, r3]
 8002044:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002048:	4618      	mov	r0, r3
 800204a:	bd80      	pop	{r7, pc}
 800204c:	40023800 	.word	0x40023800
 8002050:	080043c8 	.word	0x080043c8

08002054 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002058:	f7ff ffdc 	bl	8002014 <HAL_RCC_GetHCLKFreq>
 800205c:	4602      	mov	r2, r0
 800205e:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	0b5b      	lsrs	r3, r3, #13
 8002064:	f003 0307 	and.w	r3, r3, #7
 8002068:	4903      	ldr	r1, [pc, #12]	@ (8002078 <HAL_RCC_GetPCLK2Freq+0x24>)
 800206a:	5ccb      	ldrb	r3, [r1, r3]
 800206c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002070:	4618      	mov	r0, r3
 8002072:	bd80      	pop	{r7, pc}
 8002074:	40023800 	.word	0x40023800
 8002078:	080043c8 	.word	0x080043c8

0800207c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b082      	sub	sp, #8
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d101      	bne.n	800208e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800208a:	2301      	movs	r3, #1
 800208c:	e07b      	b.n	8002186 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002092:	2b00      	cmp	r3, #0
 8002094:	d108      	bne.n	80020a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800209e:	d009      	beq.n	80020b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2200      	movs	r2, #0
 80020a4:	61da      	str	r2, [r3, #28]
 80020a6:	e005      	b.n	80020b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80020c0:	b2db      	uxtb	r3, r3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d106      	bne.n	80020d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2200      	movs	r2, #0
 80020ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7fe fe84 	bl	8000ddc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2202      	movs	r2, #2
 80020d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	681a      	ldr	r2, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80020ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80020fc:	431a      	orrs	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	68db      	ldr	r3, [r3, #12]
 8002102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002106:	431a      	orrs	r2, r3
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	691b      	ldr	r3, [r3, #16]
 800210c:	f003 0302 	and.w	r3, r3, #2
 8002110:	431a      	orrs	r2, r3
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	695b      	ldr	r3, [r3, #20]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	431a      	orrs	r2, r3
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	699b      	ldr	r3, [r3, #24]
 8002120:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002124:	431a      	orrs	r2, r3
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	69db      	ldr	r3, [r3, #28]
 800212a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800212e:	431a      	orrs	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6a1b      	ldr	r3, [r3, #32]
 8002134:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002138:	ea42 0103 	orr.w	r1, r2, r3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002140:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	430a      	orrs	r2, r1
 800214a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	0c1b      	lsrs	r3, r3, #16
 8002152:	f003 0104 	and.w	r1, r3, #4
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800215a:	f003 0210 	and.w	r2, r3, #16
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	430a      	orrs	r2, r1
 8002164:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	69da      	ldr	r2, [r3, #28]
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002174:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	2201      	movs	r2, #1
 8002180:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002184:	2300      	movs	r3, #0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b088      	sub	sp, #32
 8002192:	af00      	add	r7, sp, #0
 8002194:	60f8      	str	r0, [r7, #12]
 8002196:	60b9      	str	r1, [r7, #8]
 8002198:	603b      	str	r3, [r7, #0]
 800219a:	4613      	mov	r3, r2
 800219c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800219e:	f7ff f821 	bl	80011e4 <HAL_GetTick>
 80021a2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80021a4:	88fb      	ldrh	r3, [r7, #6]
 80021a6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80021ae:	b2db      	uxtb	r3, r3
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d001      	beq.n	80021b8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80021b4:	2302      	movs	r3, #2
 80021b6:	e12a      	b.n	800240e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80021b8:	68bb      	ldr	r3, [r7, #8]
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d002      	beq.n	80021c4 <HAL_SPI_Transmit+0x36>
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d101      	bne.n	80021c8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80021c4:	2301      	movs	r3, #1
 80021c6:	e122      	b.n	800240e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80021c8:	68fb      	ldr	r3, [r7, #12]
 80021ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d101      	bne.n	80021d6 <HAL_SPI_Transmit+0x48>
 80021d2:	2302      	movs	r3, #2
 80021d4:	e11b      	b.n	800240e <HAL_SPI_Transmit+0x280>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2201      	movs	r2, #1
 80021da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2203      	movs	r2, #3
 80021e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021e6:	68fb      	ldr	r3, [r7, #12]
 80021e8:	2200      	movs	r2, #0
 80021ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	68ba      	ldr	r2, [r7, #8]
 80021f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	88fa      	ldrh	r2, [r7, #6]
 80021f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	88fa      	ldrh	r2, [r7, #6]
 80021fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2200      	movs	r2, #0
 8002202:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	2200      	movs	r2, #0
 8002208:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2200      	movs	r2, #0
 800220e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	2200      	movs	r2, #0
 8002214:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	2200      	movs	r2, #0
 800221a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002224:	d10f      	bne.n	8002246 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002234:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681a      	ldr	r2, [r3, #0]
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002244:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002250:	2b40      	cmp	r3, #64	@ 0x40
 8002252:	d007      	beq.n	8002264 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	681a      	ldr	r2, [r3, #0]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002262:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	68db      	ldr	r3, [r3, #12]
 8002268:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800226c:	d152      	bne.n	8002314 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d002      	beq.n	800227c <HAL_SPI_Transmit+0xee>
 8002276:	8b7b      	ldrh	r3, [r7, #26]
 8002278:	2b01      	cmp	r3, #1
 800227a:	d145      	bne.n	8002308 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002280:	881a      	ldrh	r2, [r3, #0]
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228c:	1c9a      	adds	r2, r3, #2
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002296:	b29b      	uxth	r3, r3
 8002298:	3b01      	subs	r3, #1
 800229a:	b29a      	uxth	r2, r3
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80022a0:	e032      	b.n	8002308 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f003 0302 	and.w	r3, r3, #2
 80022ac:	2b02      	cmp	r3, #2
 80022ae:	d112      	bne.n	80022d6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b4:	881a      	ldrh	r2, [r3, #0]
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c0:	1c9a      	adds	r2, r3, #2
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	3b01      	subs	r3, #1
 80022ce:	b29a      	uxth	r2, r3
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80022d4:	e018      	b.n	8002308 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80022d6:	f7fe ff85 	bl	80011e4 <HAL_GetTick>
 80022da:	4602      	mov	r2, r0
 80022dc:	69fb      	ldr	r3, [r7, #28]
 80022de:	1ad3      	subs	r3, r2, r3
 80022e0:	683a      	ldr	r2, [r7, #0]
 80022e2:	429a      	cmp	r2, r3
 80022e4:	d803      	bhi.n	80022ee <HAL_SPI_Transmit+0x160>
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ec:	d102      	bne.n	80022f4 <HAL_SPI_Transmit+0x166>
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d109      	bne.n	8002308 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	2200      	movs	r2, #0
 8002300:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002304:	2303      	movs	r3, #3
 8002306:	e082      	b.n	800240e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800230c:	b29b      	uxth	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1c7      	bne.n	80022a2 <HAL_SPI_Transmit+0x114>
 8002312:	e053      	b.n	80023bc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	2b00      	cmp	r3, #0
 800231a:	d002      	beq.n	8002322 <HAL_SPI_Transmit+0x194>
 800231c:	8b7b      	ldrh	r3, [r7, #26]
 800231e:	2b01      	cmp	r3, #1
 8002320:	d147      	bne.n	80023b2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	330c      	adds	r3, #12
 800232c:	7812      	ldrb	r2, [r2, #0]
 800232e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002334:	1c5a      	adds	r2, r3, #1
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800233e:	b29b      	uxth	r3, r3
 8002340:	3b01      	subs	r3, #1
 8002342:	b29a      	uxth	r2, r3
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002348:	e033      	b.n	80023b2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	f003 0302 	and.w	r3, r3, #2
 8002354:	2b02      	cmp	r3, #2
 8002356:	d113      	bne.n	8002380 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	330c      	adds	r3, #12
 8002362:	7812      	ldrb	r2, [r2, #0]
 8002364:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800236a:	1c5a      	adds	r2, r3, #1
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002374:	b29b      	uxth	r3, r3
 8002376:	3b01      	subs	r3, #1
 8002378:	b29a      	uxth	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800237e:	e018      	b.n	80023b2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002380:	f7fe ff30 	bl	80011e4 <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	69fb      	ldr	r3, [r7, #28]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	683a      	ldr	r2, [r7, #0]
 800238c:	429a      	cmp	r2, r3
 800238e:	d803      	bhi.n	8002398 <HAL_SPI_Transmit+0x20a>
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002396:	d102      	bne.n	800239e <HAL_SPI_Transmit+0x210>
 8002398:	683b      	ldr	r3, [r7, #0]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d109      	bne.n	80023b2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	2201      	movs	r2, #1
 80023a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e02d      	b.n	800240e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80023b6:	b29b      	uxth	r3, r3
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1c6      	bne.n	800234a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80023bc:	69fa      	ldr	r2, [r7, #28]
 80023be:	6839      	ldr	r1, [r7, #0]
 80023c0:	68f8      	ldr	r0, [r7, #12]
 80023c2:	f000 fbd9 	bl	8002b78 <SPI_EndRxTxTransaction>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	2220      	movs	r2, #32
 80023d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d10a      	bne.n	80023f0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80023da:	2300      	movs	r3, #0
 80023dc:	617b      	str	r3, [r7, #20]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	68db      	ldr	r3, [r3, #12]
 80023e4:	617b      	str	r3, [r7, #20]
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	617b      	str	r3, [r7, #20]
 80023ee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	2200      	movs	r2, #0
 80023fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002404:	2b00      	cmp	r3, #0
 8002406:	d001      	beq.n	800240c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e000      	b.n	800240e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800240c:	2300      	movs	r3, #0
  }
}
 800240e:	4618      	mov	r0, r3
 8002410:	3720      	adds	r7, #32
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002416:	b580      	push	{r7, lr}
 8002418:	b088      	sub	sp, #32
 800241a:	af02      	add	r7, sp, #8
 800241c:	60f8      	str	r0, [r7, #12]
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	603b      	str	r3, [r7, #0]
 8002422:	4613      	mov	r3, r2
 8002424:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800242c:	b2db      	uxtb	r3, r3
 800242e:	2b01      	cmp	r3, #1
 8002430:	d001      	beq.n	8002436 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8002432:	2302      	movs	r3, #2
 8002434:	e104      	b.n	8002640 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8002436:	68bb      	ldr	r3, [r7, #8]
 8002438:	2b00      	cmp	r3, #0
 800243a:	d002      	beq.n	8002442 <HAL_SPI_Receive+0x2c>
 800243c:	88fb      	ldrh	r3, [r7, #6]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d101      	bne.n	8002446 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e0fc      	b.n	8002640 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800244e:	d112      	bne.n	8002476 <HAL_SPI_Receive+0x60>
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d10e      	bne.n	8002476 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2204      	movs	r2, #4
 800245c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002460:	88fa      	ldrh	r2, [r7, #6]
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	9300      	str	r3, [sp, #0]
 8002466:	4613      	mov	r3, r2
 8002468:	68ba      	ldr	r2, [r7, #8]
 800246a:	68b9      	ldr	r1, [r7, #8]
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f000 f8eb 	bl	8002648 <HAL_SPI_TransmitReceive>
 8002472:	4603      	mov	r3, r0
 8002474:	e0e4      	b.n	8002640 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002476:	f7fe feb5 	bl	80011e4 <HAL_GetTick>
 800247a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002482:	2b01      	cmp	r3, #1
 8002484:	d101      	bne.n	800248a <HAL_SPI_Receive+0x74>
 8002486:	2302      	movs	r3, #2
 8002488:	e0da      	b.n	8002640 <HAL_SPI_Receive+0x22a>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	2201      	movs	r2, #1
 800248e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	2204      	movs	r2, #4
 8002496:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2200      	movs	r2, #0
 800249e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	68ba      	ldr	r2, [r7, #8]
 80024a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	88fa      	ldrh	r2, [r7, #6]
 80024aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	88fa      	ldrh	r2, [r7, #6]
 80024b0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2200      	movs	r2, #0
 80024b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2200      	movs	r2, #0
 80024bc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2200      	movs	r2, #0
 80024c2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	2200      	movs	r2, #0
 80024c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	2200      	movs	r2, #0
 80024ce:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024d8:	d10f      	bne.n	80024fa <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681a      	ldr	r2, [r3, #0]
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	681a      	ldr	r2, [r3, #0]
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80024f8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002504:	2b40      	cmp	r3, #64	@ 0x40
 8002506:	d007      	beq.n	8002518 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	681a      	ldr	r2, [r3, #0]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002516:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d170      	bne.n	8002602 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8002520:	e035      	b.n	800258e <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	2b01      	cmp	r3, #1
 800252e:	d115      	bne.n	800255c <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f103 020c 	add.w	r2, r3, #12
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800253c:	7812      	ldrb	r2, [r2, #0]
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002546:	1c5a      	adds	r2, r3, #1
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002550:	b29b      	uxth	r3, r3
 8002552:	3b01      	subs	r3, #1
 8002554:	b29a      	uxth	r2, r3
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800255a:	e018      	b.n	800258e <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800255c:	f7fe fe42 	bl	80011e4 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	697b      	ldr	r3, [r7, #20]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	683a      	ldr	r2, [r7, #0]
 8002568:	429a      	cmp	r2, r3
 800256a:	d803      	bhi.n	8002574 <HAL_SPI_Receive+0x15e>
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002572:	d102      	bne.n	800257a <HAL_SPI_Receive+0x164>
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d109      	bne.n	800258e <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	2201      	movs	r2, #1
 800257e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2200      	movs	r2, #0
 8002586:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800258a:	2303      	movs	r3, #3
 800258c:	e058      	b.n	8002640 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002592:	b29b      	uxth	r3, r3
 8002594:	2b00      	cmp	r3, #0
 8002596:	d1c4      	bne.n	8002522 <HAL_SPI_Receive+0x10c>
 8002598:	e038      	b.n	800260c <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	689b      	ldr	r3, [r3, #8]
 80025a0:	f003 0301 	and.w	r3, r3, #1
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d113      	bne.n	80025d0 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	68da      	ldr	r2, [r3, #12]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025b2:	b292      	uxth	r2, r2
 80025b4:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80025ba:	1c9a      	adds	r2, r3, #2
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	3b01      	subs	r3, #1
 80025c8:	b29a      	uxth	r2, r3
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80025ce:	e018      	b.n	8002602 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80025d0:	f7fe fe08 	bl	80011e4 <HAL_GetTick>
 80025d4:	4602      	mov	r2, r0
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	1ad3      	subs	r3, r2, r3
 80025da:	683a      	ldr	r2, [r7, #0]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d803      	bhi.n	80025e8 <HAL_SPI_Receive+0x1d2>
 80025e0:	683b      	ldr	r3, [r7, #0]
 80025e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025e6:	d102      	bne.n	80025ee <HAL_SPI_Receive+0x1d8>
 80025e8:	683b      	ldr	r3, [r7, #0]
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d109      	bne.n	8002602 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2201      	movs	r2, #1
 80025f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	2200      	movs	r2, #0
 80025fa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80025fe:	2303      	movs	r3, #3
 8002600:	e01e      	b.n	8002640 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002606:	b29b      	uxth	r3, r3
 8002608:	2b00      	cmp	r3, #0
 800260a:	d1c6      	bne.n	800259a <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800260c:	697a      	ldr	r2, [r7, #20]
 800260e:	6839      	ldr	r1, [r7, #0]
 8002610:	68f8      	ldr	r0, [r7, #12]
 8002612:	f000 fa4b 	bl	8002aac <SPI_EndRxTransaction>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d002      	beq.n	8002622 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	2220      	movs	r2, #32
 8002620:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002632:	68fb      	ldr	r3, [r7, #12]
 8002634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002636:	2b00      	cmp	r3, #0
 8002638:	d001      	beq.n	800263e <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e000      	b.n	8002640 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800263e:	2300      	movs	r3, #0
  }
}
 8002640:	4618      	mov	r0, r3
 8002642:	3718      	adds	r7, #24
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b08a      	sub	sp, #40	@ 0x28
 800264c:	af00      	add	r7, sp, #0
 800264e:	60f8      	str	r0, [r7, #12]
 8002650:	60b9      	str	r1, [r7, #8]
 8002652:	607a      	str	r2, [r7, #4]
 8002654:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8002656:	2301      	movs	r3, #1
 8002658:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800265a:	f7fe fdc3 	bl	80011e4 <HAL_GetTick>
 800265e:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002666:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800266e:	887b      	ldrh	r3, [r7, #2]
 8002670:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002672:	7ffb      	ldrb	r3, [r7, #31]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d00c      	beq.n	8002692 <HAL_SPI_TransmitReceive+0x4a>
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800267e:	d106      	bne.n	800268e <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	689b      	ldr	r3, [r3, #8]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d102      	bne.n	800268e <HAL_SPI_TransmitReceive+0x46>
 8002688:	7ffb      	ldrb	r3, [r7, #31]
 800268a:	2b04      	cmp	r3, #4
 800268c:	d001      	beq.n	8002692 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800268e:	2302      	movs	r3, #2
 8002690:	e17f      	b.n	8002992 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002692:	68bb      	ldr	r3, [r7, #8]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <HAL_SPI_TransmitReceive+0x5c>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d002      	beq.n	80026a4 <HAL_SPI_TransmitReceive+0x5c>
 800269e:	887b      	ldrh	r3, [r7, #2]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80026a4:	2301      	movs	r3, #1
 80026a6:	e174      	b.n	8002992 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d101      	bne.n	80026b6 <HAL_SPI_TransmitReceive+0x6e>
 80026b2:	2302      	movs	r3, #2
 80026b4:	e16d      	b.n	8002992 <HAL_SPI_TransmitReceive+0x34a>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	2201      	movs	r2, #1
 80026ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026c4:	b2db      	uxtb	r3, r3
 80026c6:	2b04      	cmp	r3, #4
 80026c8:	d003      	beq.n	80026d2 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2205      	movs	r2, #5
 80026ce:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	687a      	ldr	r2, [r7, #4]
 80026dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	887a      	ldrh	r2, [r7, #2]
 80026e2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	887a      	ldrh	r2, [r7, #2]
 80026e8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	68ba      	ldr	r2, [r7, #8]
 80026ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	887a      	ldrh	r2, [r7, #2]
 80026f4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	887a      	ldrh	r2, [r7, #2]
 80026fa:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2200      	movs	r2, #0
 8002706:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002712:	2b40      	cmp	r3, #64	@ 0x40
 8002714:	d007      	beq.n	8002726 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681a      	ldr	r2, [r3, #0]
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002724:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800272e:	d17e      	bne.n	800282e <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d002      	beq.n	800273e <HAL_SPI_TransmitReceive+0xf6>
 8002738:	8afb      	ldrh	r3, [r7, #22]
 800273a:	2b01      	cmp	r3, #1
 800273c:	d16c      	bne.n	8002818 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	881a      	ldrh	r2, [r3, #0]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800274e:	1c9a      	adds	r2, r3, #2
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002758:	b29b      	uxth	r3, r3
 800275a:	3b01      	subs	r3, #1
 800275c:	b29a      	uxth	r2, r3
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002762:	e059      	b.n	8002818 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	f003 0302 	and.w	r3, r3, #2
 800276e:	2b02      	cmp	r3, #2
 8002770:	d11b      	bne.n	80027aa <HAL_SPI_TransmitReceive+0x162>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002776:	b29b      	uxth	r3, r3
 8002778:	2b00      	cmp	r3, #0
 800277a:	d016      	beq.n	80027aa <HAL_SPI_TransmitReceive+0x162>
 800277c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800277e:	2b01      	cmp	r3, #1
 8002780:	d113      	bne.n	80027aa <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002786:	881a      	ldrh	r2, [r3, #0]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	1c9a      	adds	r2, r3, #2
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800279c:	b29b      	uxth	r3, r3
 800279e:	3b01      	subs	r3, #1
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80027a6:	2300      	movs	r3, #0
 80027a8:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	689b      	ldr	r3, [r3, #8]
 80027b0:	f003 0301 	and.w	r3, r3, #1
 80027b4:	2b01      	cmp	r3, #1
 80027b6:	d119      	bne.n	80027ec <HAL_SPI_TransmitReceive+0x1a4>
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027bc:	b29b      	uxth	r3, r3
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d014      	beq.n	80027ec <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	68da      	ldr	r2, [r3, #12]
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027cc:	b292      	uxth	r2, r2
 80027ce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027d4:	1c9a      	adds	r2, r3, #2
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80027de:	b29b      	uxth	r3, r3
 80027e0:	3b01      	subs	r3, #1
 80027e2:	b29a      	uxth	r2, r3
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80027e8:	2301      	movs	r3, #1
 80027ea:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80027ec:	f7fe fcfa 	bl	80011e4 <HAL_GetTick>
 80027f0:	4602      	mov	r2, r0
 80027f2:	6a3b      	ldr	r3, [r7, #32]
 80027f4:	1ad3      	subs	r3, r2, r3
 80027f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d80d      	bhi.n	8002818 <HAL_SPI_TransmitReceive+0x1d0>
 80027fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027fe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002802:	d009      	beq.n	8002818 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	2201      	movs	r2, #1
 8002808:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	2200      	movs	r2, #0
 8002810:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002814:	2303      	movs	r3, #3
 8002816:	e0bc      	b.n	8002992 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800281c:	b29b      	uxth	r3, r3
 800281e:	2b00      	cmp	r3, #0
 8002820:	d1a0      	bne.n	8002764 <HAL_SPI_TransmitReceive+0x11c>
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002826:	b29b      	uxth	r3, r3
 8002828:	2b00      	cmp	r3, #0
 800282a:	d19b      	bne.n	8002764 <HAL_SPI_TransmitReceive+0x11c>
 800282c:	e082      	b.n	8002934 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d002      	beq.n	800283c <HAL_SPI_TransmitReceive+0x1f4>
 8002836:	8afb      	ldrh	r3, [r7, #22]
 8002838:	2b01      	cmp	r3, #1
 800283a:	d171      	bne.n	8002920 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	330c      	adds	r3, #12
 8002846:	7812      	ldrb	r2, [r2, #0]
 8002848:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800284e:	1c5a      	adds	r2, r3, #1
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002858:	b29b      	uxth	r3, r3
 800285a:	3b01      	subs	r3, #1
 800285c:	b29a      	uxth	r2, r3
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002862:	e05d      	b.n	8002920 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	689b      	ldr	r3, [r3, #8]
 800286a:	f003 0302 	and.w	r3, r3, #2
 800286e:	2b02      	cmp	r3, #2
 8002870:	d11c      	bne.n	80028ac <HAL_SPI_TransmitReceive+0x264>
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002876:	b29b      	uxth	r3, r3
 8002878:	2b00      	cmp	r3, #0
 800287a:	d017      	beq.n	80028ac <HAL_SPI_TransmitReceive+0x264>
 800287c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800287e:	2b01      	cmp	r3, #1
 8002880:	d114      	bne.n	80028ac <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	330c      	adds	r3, #12
 800288c:	7812      	ldrb	r2, [r2, #0]
 800288e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002894:	1c5a      	adds	r2, r3, #1
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800289e:	b29b      	uxth	r3, r3
 80028a0:	3b01      	subs	r3, #1
 80028a2:	b29a      	uxth	r2, r3
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80028a8:	2300      	movs	r3, #0
 80028aa:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	689b      	ldr	r3, [r3, #8]
 80028b2:	f003 0301 	and.w	r3, r3, #1
 80028b6:	2b01      	cmp	r3, #1
 80028b8:	d119      	bne.n	80028ee <HAL_SPI_TransmitReceive+0x2a6>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028be:	b29b      	uxth	r3, r3
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d014      	beq.n	80028ee <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68da      	ldr	r2, [r3, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028ce:	b2d2      	uxtb	r2, r2
 80028d0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80028d6:	1c5a      	adds	r2, r3, #1
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80028e0:	b29b      	uxth	r3, r3
 80028e2:	3b01      	subs	r3, #1
 80028e4:	b29a      	uxth	r2, r3
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80028ea:	2301      	movs	r3, #1
 80028ec:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80028ee:	f7fe fc79 	bl	80011e4 <HAL_GetTick>
 80028f2:	4602      	mov	r2, r0
 80028f4:	6a3b      	ldr	r3, [r7, #32]
 80028f6:	1ad3      	subs	r3, r2, r3
 80028f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80028fa:	429a      	cmp	r2, r3
 80028fc:	d803      	bhi.n	8002906 <HAL_SPI_TransmitReceive+0x2be>
 80028fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002904:	d102      	bne.n	800290c <HAL_SPI_TransmitReceive+0x2c4>
 8002906:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002908:	2b00      	cmp	r3, #0
 800290a:	d109      	bne.n	8002920 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800291c:	2303      	movs	r3, #3
 800291e:	e038      	b.n	8002992 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002924:	b29b      	uxth	r3, r3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d19c      	bne.n	8002864 <HAL_SPI_TransmitReceive+0x21c>
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800292e:	b29b      	uxth	r3, r3
 8002930:	2b00      	cmp	r3, #0
 8002932:	d197      	bne.n	8002864 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002934:	6a3a      	ldr	r2, [r7, #32]
 8002936:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002938:	68f8      	ldr	r0, [r7, #12]
 800293a:	f000 f91d 	bl	8002b78 <SPI_EndRxTxTransaction>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d008      	beq.n	8002956 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2220      	movs	r2, #32
 8002948:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2200      	movs	r2, #0
 800294e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e01d      	b.n	8002992 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	689b      	ldr	r3, [r3, #8]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d10a      	bne.n	8002974 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	68db      	ldr	r3, [r3, #12]
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	689b      	ldr	r3, [r3, #8]
 8002970:	613b      	str	r3, [r7, #16]
 8002972:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	2201      	movs	r2, #1
 8002978:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	2200      	movs	r2, #0
 8002980:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002988:	2b00      	cmp	r3, #0
 800298a:	d001      	beq.n	8002990 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800298c:	2301      	movs	r3, #1
 800298e:	e000      	b.n	8002992 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002990:	2300      	movs	r3, #0
  }
}
 8002992:	4618      	mov	r0, r3
 8002994:	3728      	adds	r7, #40	@ 0x28
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b088      	sub	sp, #32
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	60f8      	str	r0, [r7, #12]
 80029a4:	60b9      	str	r1, [r7, #8]
 80029a6:	603b      	str	r3, [r7, #0]
 80029a8:	4613      	mov	r3, r2
 80029aa:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80029ac:	f7fe fc1a 	bl	80011e4 <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	683a      	ldr	r2, [r7, #0]
 80029b8:	4413      	add	r3, r2
 80029ba:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80029bc:	f7fe fc12 	bl	80011e4 <HAL_GetTick>
 80029c0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80029c2:	4b39      	ldr	r3, [pc, #228]	@ (8002aa8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	015b      	lsls	r3, r3, #5
 80029c8:	0d1b      	lsrs	r3, r3, #20
 80029ca:	69fa      	ldr	r2, [r7, #28]
 80029cc:	fb02 f303 	mul.w	r3, r2, r3
 80029d0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80029d2:	e055      	b.n	8002a80 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029da:	d051      	beq.n	8002a80 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80029dc:	f7fe fc02 	bl	80011e4 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	1ad3      	subs	r3, r2, r3
 80029e6:	69fa      	ldr	r2, [r7, #28]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d902      	bls.n	80029f2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80029ec:	69fb      	ldr	r3, [r7, #28]
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d13d      	bne.n	8002a6e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	685a      	ldr	r2, [r3, #4]
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002a00:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a0a:	d111      	bne.n	8002a30 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	689b      	ldr	r3, [r3, #8]
 8002a10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002a14:	d004      	beq.n	8002a20 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a1e:	d107      	bne.n	8002a30 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002a2e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a34:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a38:	d10f      	bne.n	8002a5a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	681a      	ldr	r2, [r3, #0]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002a48:	601a      	str	r2, [r3, #0]
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	681a      	ldr	r2, [r3, #0]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a58:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	2200      	movs	r2, #0
 8002a66:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e018      	b.n	8002aa0 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a6e:	697b      	ldr	r3, [r7, #20]
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d102      	bne.n	8002a7a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	61fb      	str	r3, [r7, #28]
 8002a78:	e002      	b.n	8002a80 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	3b01      	subs	r3, #1
 8002a7e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689a      	ldr	r2, [r3, #8]
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	4013      	ands	r3, r2
 8002a8a:	68ba      	ldr	r2, [r7, #8]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	bf0c      	ite	eq
 8002a90:	2301      	moveq	r3, #1
 8002a92:	2300      	movne	r3, #0
 8002a94:	b2db      	uxtb	r3, r3
 8002a96:	461a      	mov	r2, r3
 8002a98:	79fb      	ldrb	r3, [r7, #7]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d19a      	bne.n	80029d4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8002a9e:	2300      	movs	r3, #0
}
 8002aa0:	4618      	mov	r0, r3
 8002aa2:	3720      	adds	r7, #32
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd80      	pop	{r7, pc}
 8002aa8:	20000000 	.word	0x20000000

08002aac <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af02      	add	r7, sp, #8
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002ac0:	d111      	bne.n	8002ae6 <SPI_EndRxTransaction+0x3a>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	689b      	ldr	r3, [r3, #8]
 8002ac6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002aca:	d004      	beq.n	8002ad6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ad4:	d107      	bne.n	8002ae6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ae4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002aee:	d12a      	bne.n	8002b46 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002af8:	d012      	beq.n	8002b20 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	9300      	str	r3, [sp, #0]
 8002afe:	68bb      	ldr	r3, [r7, #8]
 8002b00:	2200      	movs	r2, #0
 8002b02:	2180      	movs	r1, #128	@ 0x80
 8002b04:	68f8      	ldr	r0, [r7, #12]
 8002b06:	f7ff ff49 	bl	800299c <SPI_WaitFlagStateUntilTimeout>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d02d      	beq.n	8002b6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b14:	f043 0220 	orr.w	r2, r3, #32
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002b1c:	2303      	movs	r3, #3
 8002b1e:	e026      	b.n	8002b6e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	9300      	str	r3, [sp, #0]
 8002b24:	68bb      	ldr	r3, [r7, #8]
 8002b26:	2200      	movs	r2, #0
 8002b28:	2101      	movs	r1, #1
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f7ff ff36 	bl	800299c <SPI_WaitFlagStateUntilTimeout>
 8002b30:	4603      	mov	r3, r0
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d01a      	beq.n	8002b6c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b3a:	f043 0220 	orr.w	r2, r3, #32
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8002b42:	2303      	movs	r3, #3
 8002b44:	e013      	b.n	8002b6e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	9300      	str	r3, [sp, #0]
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	2101      	movs	r1, #1
 8002b50:	68f8      	ldr	r0, [r7, #12]
 8002b52:	f7ff ff23 	bl	800299c <SPI_WaitFlagStateUntilTimeout>
 8002b56:	4603      	mov	r3, r0
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d007      	beq.n	8002b6c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b60:	f043 0220 	orr.w	r2, r3, #32
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e000      	b.n	8002b6e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3710      	adds	r7, #16
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}
	...

08002b78 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af02      	add	r7, sp, #8
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	68bb      	ldr	r3, [r7, #8]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	2102      	movs	r1, #2
 8002b8e:	68f8      	ldr	r0, [r7, #12]
 8002b90:	f7ff ff04 	bl	800299c <SPI_WaitFlagStateUntilTimeout>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d007      	beq.n	8002baa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b9e:	f043 0220 	orr.w	r2, r3, #32
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e032      	b.n	8002c10 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002baa:	4b1b      	ldr	r3, [pc, #108]	@ (8002c18 <SPI_EndRxTxTransaction+0xa0>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4a1b      	ldr	r2, [pc, #108]	@ (8002c1c <SPI_EndRxTxTransaction+0xa4>)
 8002bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb4:	0d5b      	lsrs	r3, r3, #21
 8002bb6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002bc8:	d112      	bne.n	8002bf0 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	68bb      	ldr	r3, [r7, #8]
 8002bd0:	2200      	movs	r2, #0
 8002bd2:	2180      	movs	r1, #128	@ 0x80
 8002bd4:	68f8      	ldr	r0, [r7, #12]
 8002bd6:	f7ff fee1 	bl	800299c <SPI_WaitFlagStateUntilTimeout>
 8002bda:	4603      	mov	r3, r0
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d016      	beq.n	8002c0e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002be4:	f043 0220 	orr.w	r2, r3, #32
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8002bec:	2303      	movs	r3, #3
 8002bee:	e00f      	b.n	8002c10 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002bf0:	697b      	ldr	r3, [r7, #20]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00a      	beq.n	8002c0c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	689b      	ldr	r3, [r3, #8]
 8002c02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c06:	2b80      	cmp	r3, #128	@ 0x80
 8002c08:	d0f2      	beq.n	8002bf0 <SPI_EndRxTxTransaction+0x78>
 8002c0a:	e000      	b.n	8002c0e <SPI_EndRxTxTransaction+0x96>
        break;
 8002c0c:	bf00      	nop
  }

  return HAL_OK;
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	3718      	adds	r7, #24
 8002c14:	46bd      	mov	sp, r7
 8002c16:	bd80      	pop	{r7, pc}
 8002c18:	20000000 	.word	0x20000000
 8002c1c:	165e9f81 	.word	0x165e9f81

08002c20 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d101      	bne.n	8002c32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e042      	b.n	8002cb8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c38:	b2db      	uxtb	r3, r3
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d106      	bne.n	8002c4c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	2200      	movs	r2, #0
 8002c42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7fe f910 	bl	8000e6c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2224      	movs	r2, #36	@ 0x24
 8002c50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	68da      	ldr	r2, [r3, #12]
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c62:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c64:	6878      	ldr	r0, [r7, #4]
 8002c66:	f000 f973 	bl	8002f50 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	691a      	ldr	r2, [r3, #16]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002c78:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	695a      	ldr	r2, [r3, #20]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002c88:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	68da      	ldr	r2, [r3, #12]
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002c98:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	2220      	movs	r2, #32
 8002cac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}

08002cc0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b08a      	sub	sp, #40	@ 0x28
 8002cc4:	af02      	add	r7, sp, #8
 8002cc6:	60f8      	str	r0, [r7, #12]
 8002cc8:	60b9      	str	r1, [r7, #8]
 8002cca:	603b      	str	r3, [r7, #0]
 8002ccc:	4613      	mov	r3, r2
 8002cce:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	2b20      	cmp	r3, #32
 8002cde:	d175      	bne.n	8002dcc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d002      	beq.n	8002cec <HAL_UART_Transmit+0x2c>
 8002ce6:	88fb      	ldrh	r3, [r7, #6]
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d101      	bne.n	8002cf0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e06e      	b.n	8002dce <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	2221      	movs	r2, #33	@ 0x21
 8002cfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002cfe:	f7fe fa71 	bl	80011e4 <HAL_GetTick>
 8002d02:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	88fa      	ldrh	r2, [r7, #6]
 8002d08:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	88fa      	ldrh	r2, [r7, #6]
 8002d0e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	689b      	ldr	r3, [r3, #8]
 8002d14:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d18:	d108      	bne.n	8002d2c <HAL_UART_Transmit+0x6c>
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d104      	bne.n	8002d2c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	61bb      	str	r3, [r7, #24]
 8002d2a:	e003      	b.n	8002d34 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d30:	2300      	movs	r3, #0
 8002d32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d34:	e02e      	b.n	8002d94 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	9300      	str	r3, [sp, #0]
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2180      	movs	r1, #128	@ 0x80
 8002d40:	68f8      	ldr	r0, [r7, #12]
 8002d42:	f000 f848 	bl	8002dd6 <UART_WaitOnFlagUntilTimeout>
 8002d46:	4603      	mov	r3, r0
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d005      	beq.n	8002d58 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	2220      	movs	r2, #32
 8002d50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002d54:	2303      	movs	r3, #3
 8002d56:	e03a      	b.n	8002dce <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d10b      	bne.n	8002d76 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002d5e:	69bb      	ldr	r3, [r7, #24]
 8002d60:	881b      	ldrh	r3, [r3, #0]
 8002d62:	461a      	mov	r2, r3
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d6c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002d6e:	69bb      	ldr	r3, [r7, #24]
 8002d70:	3302      	adds	r3, #2
 8002d72:	61bb      	str	r3, [r7, #24]
 8002d74:	e007      	b.n	8002d86 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002d76:	69fb      	ldr	r3, [r7, #28]
 8002d78:	781a      	ldrb	r2, [r3, #0]
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	3301      	adds	r3, #1
 8002d84:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d8a:	b29b      	uxth	r3, r3
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	b29a      	uxth	r2, r3
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d1cb      	bne.n	8002d36 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002d9e:	683b      	ldr	r3, [r7, #0]
 8002da0:	9300      	str	r3, [sp, #0]
 8002da2:	697b      	ldr	r3, [r7, #20]
 8002da4:	2200      	movs	r2, #0
 8002da6:	2140      	movs	r1, #64	@ 0x40
 8002da8:	68f8      	ldr	r0, [r7, #12]
 8002daa:	f000 f814 	bl	8002dd6 <UART_WaitOnFlagUntilTimeout>
 8002dae:	4603      	mov	r3, r0
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d005      	beq.n	8002dc0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	2220      	movs	r2, #32
 8002db8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002dbc:	2303      	movs	r3, #3
 8002dbe:	e006      	b.n	8002dce <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2220      	movs	r2, #32
 8002dc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002dc8:	2300      	movs	r3, #0
 8002dca:	e000      	b.n	8002dce <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002dcc:	2302      	movs	r3, #2
  }
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3720      	adds	r7, #32
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}

08002dd6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002dd6:	b580      	push	{r7, lr}
 8002dd8:	b086      	sub	sp, #24
 8002dda:	af00      	add	r7, sp, #0
 8002ddc:	60f8      	str	r0, [r7, #12]
 8002dde:	60b9      	str	r1, [r7, #8]
 8002de0:	603b      	str	r3, [r7, #0]
 8002de2:	4613      	mov	r3, r2
 8002de4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002de6:	e03b      	b.n	8002e60 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002de8:	6a3b      	ldr	r3, [r7, #32]
 8002dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dee:	d037      	beq.n	8002e60 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002df0:	f7fe f9f8 	bl	80011e4 <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	6a3a      	ldr	r2, [r7, #32]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d302      	bcc.n	8002e06 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e00:	6a3b      	ldr	r3, [r7, #32]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d101      	bne.n	8002e0a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e03a      	b.n	8002e80 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d023      	beq.n	8002e60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	2b80      	cmp	r3, #128	@ 0x80
 8002e1c:	d020      	beq.n	8002e60 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	2b40      	cmp	r3, #64	@ 0x40
 8002e22:	d01d      	beq.n	8002e60 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f003 0308 	and.w	r3, r3, #8
 8002e2e:	2b08      	cmp	r3, #8
 8002e30:	d116      	bne.n	8002e60 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e32:	2300      	movs	r3, #0
 8002e34:	617b      	str	r3, [r7, #20]
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	617b      	str	r3, [r7, #20]
 8002e46:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002e48:	68f8      	ldr	r0, [r7, #12]
 8002e4a:	f000 f81d 	bl	8002e88 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2208      	movs	r2, #8
 8002e52:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	e00f      	b.n	8002e80 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	68bb      	ldr	r3, [r7, #8]
 8002e68:	4013      	ands	r3, r2
 8002e6a:	68ba      	ldr	r2, [r7, #8]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	bf0c      	ite	eq
 8002e70:	2301      	moveq	r3, #1
 8002e72:	2300      	movne	r3, #0
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	461a      	mov	r2, r3
 8002e78:	79fb      	ldrb	r3, [r7, #7]
 8002e7a:	429a      	cmp	r2, r3
 8002e7c:	d0b4      	beq.n	8002de8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e7e:	2300      	movs	r3, #0
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	3718      	adds	r7, #24
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bd80      	pop	{r7, pc}

08002e88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b095      	sub	sp, #84	@ 0x54
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	330c      	adds	r3, #12
 8002e96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002e98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002e9a:	e853 3f00 	ldrex	r3, [r3]
 8002e9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ea2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002ea6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	330c      	adds	r3, #12
 8002eae:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002eb0:	643a      	str	r2, [r7, #64]	@ 0x40
 8002eb2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002eb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002eb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002eb8:	e841 2300 	strex	r3, r2, [r1]
 8002ebc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002ebe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d1e5      	bne.n	8002e90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	3314      	adds	r3, #20
 8002eca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ecc:	6a3b      	ldr	r3, [r7, #32]
 8002ece:	e853 3f00 	ldrex	r3, [r3]
 8002ed2:	61fb      	str	r3, [r7, #28]
   return(result);
 8002ed4:	69fb      	ldr	r3, [r7, #28]
 8002ed6:	f023 0301 	bic.w	r3, r3, #1
 8002eda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	3314      	adds	r3, #20
 8002ee2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002ee4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002ee6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002ee8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002eea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002eec:	e841 2300 	strex	r3, r2, [r1]
 8002ef0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d1e5      	bne.n	8002ec4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002efc:	2b01      	cmp	r3, #1
 8002efe:	d119      	bne.n	8002f34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	330c      	adds	r3, #12
 8002f06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	e853 3f00 	ldrex	r3, [r3]
 8002f0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	f023 0310 	bic.w	r3, r3, #16
 8002f16:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	330c      	adds	r3, #12
 8002f1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f20:	61ba      	str	r2, [r7, #24]
 8002f22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f24:	6979      	ldr	r1, [r7, #20]
 8002f26:	69ba      	ldr	r2, [r7, #24]
 8002f28:	e841 2300 	strex	r3, r2, [r1]
 8002f2c:	613b      	str	r3, [r7, #16]
   return(result);
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1e5      	bne.n	8002f00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2220      	movs	r2, #32
 8002f38:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002f42:	bf00      	nop
 8002f44:	3754      	adds	r7, #84	@ 0x54
 8002f46:	46bd      	mov	sp, r7
 8002f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4c:	4770      	bx	lr
	...

08002f50 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002f50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f54:	b0c0      	sub	sp, #256	@ 0x100
 8002f56:	af00      	add	r7, sp, #0
 8002f58:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002f5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	691b      	ldr	r3, [r3, #16]
 8002f64:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002f68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f6c:	68d9      	ldr	r1, [r3, #12]
 8002f6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	ea40 0301 	orr.w	r3, r0, r1
 8002f78:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002f7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f7e:	689a      	ldr	r2, [r3, #8]
 8002f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f84:	691b      	ldr	r3, [r3, #16]
 8002f86:	431a      	orrs	r2, r3
 8002f88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f8c:	695b      	ldr	r3, [r3, #20]
 8002f8e:	431a      	orrs	r2, r3
 8002f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f94:	69db      	ldr	r3, [r3, #28]
 8002f96:	4313      	orrs	r3, r2
 8002f98:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002fa8:	f021 010c 	bic.w	r1, r1, #12
 8002fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002fb6:	430b      	orrs	r3, r1
 8002fb8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	695b      	ldr	r3, [r3, #20]
 8002fc2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002fc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fca:	6999      	ldr	r1, [r3, #24]
 8002fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	ea40 0301 	orr.w	r3, r0, r1
 8002fd6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002fd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	4b8f      	ldr	r3, [pc, #572]	@ (800321c <UART_SetConfig+0x2cc>)
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d005      	beq.n	8002ff0 <UART_SetConfig+0xa0>
 8002fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	4b8d      	ldr	r3, [pc, #564]	@ (8003220 <UART_SetConfig+0x2d0>)
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d104      	bne.n	8002ffa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ff0:	f7ff f830 	bl	8002054 <HAL_RCC_GetPCLK2Freq>
 8002ff4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ff8:	e003      	b.n	8003002 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ffa:	f7ff f817 	bl	800202c <HAL_RCC_GetPCLK1Freq>
 8002ffe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003002:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800300c:	f040 810c 	bne.w	8003228 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003010:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003014:	2200      	movs	r2, #0
 8003016:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800301a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800301e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8003022:	4622      	mov	r2, r4
 8003024:	462b      	mov	r3, r5
 8003026:	1891      	adds	r1, r2, r2
 8003028:	65b9      	str	r1, [r7, #88]	@ 0x58
 800302a:	415b      	adcs	r3, r3
 800302c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800302e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003032:	4621      	mov	r1, r4
 8003034:	eb12 0801 	adds.w	r8, r2, r1
 8003038:	4629      	mov	r1, r5
 800303a:	eb43 0901 	adc.w	r9, r3, r1
 800303e:	f04f 0200 	mov.w	r2, #0
 8003042:	f04f 0300 	mov.w	r3, #0
 8003046:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800304a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800304e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003052:	4690      	mov	r8, r2
 8003054:	4699      	mov	r9, r3
 8003056:	4623      	mov	r3, r4
 8003058:	eb18 0303 	adds.w	r3, r8, r3
 800305c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003060:	462b      	mov	r3, r5
 8003062:	eb49 0303 	adc.w	r3, r9, r3
 8003066:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800306a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	2200      	movs	r2, #0
 8003072:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003076:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800307a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800307e:	460b      	mov	r3, r1
 8003080:	18db      	adds	r3, r3, r3
 8003082:	653b      	str	r3, [r7, #80]	@ 0x50
 8003084:	4613      	mov	r3, r2
 8003086:	eb42 0303 	adc.w	r3, r2, r3
 800308a:	657b      	str	r3, [r7, #84]	@ 0x54
 800308c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003090:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003094:	f7fd f8f4 	bl	8000280 <__aeabi_uldivmod>
 8003098:	4602      	mov	r2, r0
 800309a:	460b      	mov	r3, r1
 800309c:	4b61      	ldr	r3, [pc, #388]	@ (8003224 <UART_SetConfig+0x2d4>)
 800309e:	fba3 2302 	umull	r2, r3, r3, r2
 80030a2:	095b      	lsrs	r3, r3, #5
 80030a4:	011c      	lsls	r4, r3, #4
 80030a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030aa:	2200      	movs	r2, #0
 80030ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80030b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80030b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80030b8:	4642      	mov	r2, r8
 80030ba:	464b      	mov	r3, r9
 80030bc:	1891      	adds	r1, r2, r2
 80030be:	64b9      	str	r1, [r7, #72]	@ 0x48
 80030c0:	415b      	adcs	r3, r3
 80030c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80030c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80030c8:	4641      	mov	r1, r8
 80030ca:	eb12 0a01 	adds.w	sl, r2, r1
 80030ce:	4649      	mov	r1, r9
 80030d0:	eb43 0b01 	adc.w	fp, r3, r1
 80030d4:	f04f 0200 	mov.w	r2, #0
 80030d8:	f04f 0300 	mov.w	r3, #0
 80030dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80030e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80030e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030e8:	4692      	mov	sl, r2
 80030ea:	469b      	mov	fp, r3
 80030ec:	4643      	mov	r3, r8
 80030ee:	eb1a 0303 	adds.w	r3, sl, r3
 80030f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80030f6:	464b      	mov	r3, r9
 80030f8:	eb4b 0303 	adc.w	r3, fp, r3
 80030fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003104:	685b      	ldr	r3, [r3, #4]
 8003106:	2200      	movs	r2, #0
 8003108:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800310c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003110:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003114:	460b      	mov	r3, r1
 8003116:	18db      	adds	r3, r3, r3
 8003118:	643b      	str	r3, [r7, #64]	@ 0x40
 800311a:	4613      	mov	r3, r2
 800311c:	eb42 0303 	adc.w	r3, r2, r3
 8003120:	647b      	str	r3, [r7, #68]	@ 0x44
 8003122:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003126:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800312a:	f7fd f8a9 	bl	8000280 <__aeabi_uldivmod>
 800312e:	4602      	mov	r2, r0
 8003130:	460b      	mov	r3, r1
 8003132:	4611      	mov	r1, r2
 8003134:	4b3b      	ldr	r3, [pc, #236]	@ (8003224 <UART_SetConfig+0x2d4>)
 8003136:	fba3 2301 	umull	r2, r3, r3, r1
 800313a:	095b      	lsrs	r3, r3, #5
 800313c:	2264      	movs	r2, #100	@ 0x64
 800313e:	fb02 f303 	mul.w	r3, r2, r3
 8003142:	1acb      	subs	r3, r1, r3
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800314a:	4b36      	ldr	r3, [pc, #216]	@ (8003224 <UART_SetConfig+0x2d4>)
 800314c:	fba3 2302 	umull	r2, r3, r3, r2
 8003150:	095b      	lsrs	r3, r3, #5
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003158:	441c      	add	r4, r3
 800315a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800315e:	2200      	movs	r2, #0
 8003160:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003164:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003168:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800316c:	4642      	mov	r2, r8
 800316e:	464b      	mov	r3, r9
 8003170:	1891      	adds	r1, r2, r2
 8003172:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003174:	415b      	adcs	r3, r3
 8003176:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003178:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800317c:	4641      	mov	r1, r8
 800317e:	1851      	adds	r1, r2, r1
 8003180:	6339      	str	r1, [r7, #48]	@ 0x30
 8003182:	4649      	mov	r1, r9
 8003184:	414b      	adcs	r3, r1
 8003186:	637b      	str	r3, [r7, #52]	@ 0x34
 8003188:	f04f 0200 	mov.w	r2, #0
 800318c:	f04f 0300 	mov.w	r3, #0
 8003190:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003194:	4659      	mov	r1, fp
 8003196:	00cb      	lsls	r3, r1, #3
 8003198:	4651      	mov	r1, sl
 800319a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800319e:	4651      	mov	r1, sl
 80031a0:	00ca      	lsls	r2, r1, #3
 80031a2:	4610      	mov	r0, r2
 80031a4:	4619      	mov	r1, r3
 80031a6:	4603      	mov	r3, r0
 80031a8:	4642      	mov	r2, r8
 80031aa:	189b      	adds	r3, r3, r2
 80031ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80031b0:	464b      	mov	r3, r9
 80031b2:	460a      	mov	r2, r1
 80031b4:	eb42 0303 	adc.w	r3, r2, r3
 80031b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80031bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2200      	movs	r2, #0
 80031c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80031c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80031cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80031d0:	460b      	mov	r3, r1
 80031d2:	18db      	adds	r3, r3, r3
 80031d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80031d6:	4613      	mov	r3, r2
 80031d8:	eb42 0303 	adc.w	r3, r2, r3
 80031dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80031de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80031e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80031e6:	f7fd f84b 	bl	8000280 <__aeabi_uldivmod>
 80031ea:	4602      	mov	r2, r0
 80031ec:	460b      	mov	r3, r1
 80031ee:	4b0d      	ldr	r3, [pc, #52]	@ (8003224 <UART_SetConfig+0x2d4>)
 80031f0:	fba3 1302 	umull	r1, r3, r3, r2
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	2164      	movs	r1, #100	@ 0x64
 80031f8:	fb01 f303 	mul.w	r3, r1, r3
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	00db      	lsls	r3, r3, #3
 8003200:	3332      	adds	r3, #50	@ 0x32
 8003202:	4a08      	ldr	r2, [pc, #32]	@ (8003224 <UART_SetConfig+0x2d4>)
 8003204:	fba2 2303 	umull	r2, r3, r2, r3
 8003208:	095b      	lsrs	r3, r3, #5
 800320a:	f003 0207 	and.w	r2, r3, #7
 800320e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4422      	add	r2, r4
 8003216:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003218:	e106      	b.n	8003428 <UART_SetConfig+0x4d8>
 800321a:	bf00      	nop
 800321c:	40011000 	.word	0x40011000
 8003220:	40011400 	.word	0x40011400
 8003224:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003228:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800322c:	2200      	movs	r2, #0
 800322e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003232:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003236:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800323a:	4642      	mov	r2, r8
 800323c:	464b      	mov	r3, r9
 800323e:	1891      	adds	r1, r2, r2
 8003240:	6239      	str	r1, [r7, #32]
 8003242:	415b      	adcs	r3, r3
 8003244:	627b      	str	r3, [r7, #36]	@ 0x24
 8003246:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800324a:	4641      	mov	r1, r8
 800324c:	1854      	adds	r4, r2, r1
 800324e:	4649      	mov	r1, r9
 8003250:	eb43 0501 	adc.w	r5, r3, r1
 8003254:	f04f 0200 	mov.w	r2, #0
 8003258:	f04f 0300 	mov.w	r3, #0
 800325c:	00eb      	lsls	r3, r5, #3
 800325e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003262:	00e2      	lsls	r2, r4, #3
 8003264:	4614      	mov	r4, r2
 8003266:	461d      	mov	r5, r3
 8003268:	4643      	mov	r3, r8
 800326a:	18e3      	adds	r3, r4, r3
 800326c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003270:	464b      	mov	r3, r9
 8003272:	eb45 0303 	adc.w	r3, r5, r3
 8003276:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800327a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	2200      	movs	r2, #0
 8003282:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003286:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800328a:	f04f 0200 	mov.w	r2, #0
 800328e:	f04f 0300 	mov.w	r3, #0
 8003292:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003296:	4629      	mov	r1, r5
 8003298:	008b      	lsls	r3, r1, #2
 800329a:	4621      	mov	r1, r4
 800329c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032a0:	4621      	mov	r1, r4
 80032a2:	008a      	lsls	r2, r1, #2
 80032a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80032a8:	f7fc ffea 	bl	8000280 <__aeabi_uldivmod>
 80032ac:	4602      	mov	r2, r0
 80032ae:	460b      	mov	r3, r1
 80032b0:	4b60      	ldr	r3, [pc, #384]	@ (8003434 <UART_SetConfig+0x4e4>)
 80032b2:	fba3 2302 	umull	r2, r3, r3, r2
 80032b6:	095b      	lsrs	r3, r3, #5
 80032b8:	011c      	lsls	r4, r3, #4
 80032ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032be:	2200      	movs	r2, #0
 80032c0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032c4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80032c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80032cc:	4642      	mov	r2, r8
 80032ce:	464b      	mov	r3, r9
 80032d0:	1891      	adds	r1, r2, r2
 80032d2:	61b9      	str	r1, [r7, #24]
 80032d4:	415b      	adcs	r3, r3
 80032d6:	61fb      	str	r3, [r7, #28]
 80032d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80032dc:	4641      	mov	r1, r8
 80032de:	1851      	adds	r1, r2, r1
 80032e0:	6139      	str	r1, [r7, #16]
 80032e2:	4649      	mov	r1, r9
 80032e4:	414b      	adcs	r3, r1
 80032e6:	617b      	str	r3, [r7, #20]
 80032e8:	f04f 0200 	mov.w	r2, #0
 80032ec:	f04f 0300 	mov.w	r3, #0
 80032f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80032f4:	4659      	mov	r1, fp
 80032f6:	00cb      	lsls	r3, r1, #3
 80032f8:	4651      	mov	r1, sl
 80032fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032fe:	4651      	mov	r1, sl
 8003300:	00ca      	lsls	r2, r1, #3
 8003302:	4610      	mov	r0, r2
 8003304:	4619      	mov	r1, r3
 8003306:	4603      	mov	r3, r0
 8003308:	4642      	mov	r2, r8
 800330a:	189b      	adds	r3, r3, r2
 800330c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003310:	464b      	mov	r3, r9
 8003312:	460a      	mov	r2, r1
 8003314:	eb42 0303 	adc.w	r3, r2, r3
 8003318:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800331c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003326:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003328:	f04f 0200 	mov.w	r2, #0
 800332c:	f04f 0300 	mov.w	r3, #0
 8003330:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003334:	4649      	mov	r1, r9
 8003336:	008b      	lsls	r3, r1, #2
 8003338:	4641      	mov	r1, r8
 800333a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800333e:	4641      	mov	r1, r8
 8003340:	008a      	lsls	r2, r1, #2
 8003342:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003346:	f7fc ff9b 	bl	8000280 <__aeabi_uldivmod>
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4611      	mov	r1, r2
 8003350:	4b38      	ldr	r3, [pc, #224]	@ (8003434 <UART_SetConfig+0x4e4>)
 8003352:	fba3 2301 	umull	r2, r3, r3, r1
 8003356:	095b      	lsrs	r3, r3, #5
 8003358:	2264      	movs	r2, #100	@ 0x64
 800335a:	fb02 f303 	mul.w	r3, r2, r3
 800335e:	1acb      	subs	r3, r1, r3
 8003360:	011b      	lsls	r3, r3, #4
 8003362:	3332      	adds	r3, #50	@ 0x32
 8003364:	4a33      	ldr	r2, [pc, #204]	@ (8003434 <UART_SetConfig+0x4e4>)
 8003366:	fba2 2303 	umull	r2, r3, r2, r3
 800336a:	095b      	lsrs	r3, r3, #5
 800336c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003370:	441c      	add	r4, r3
 8003372:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003376:	2200      	movs	r2, #0
 8003378:	673b      	str	r3, [r7, #112]	@ 0x70
 800337a:	677a      	str	r2, [r7, #116]	@ 0x74
 800337c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003380:	4642      	mov	r2, r8
 8003382:	464b      	mov	r3, r9
 8003384:	1891      	adds	r1, r2, r2
 8003386:	60b9      	str	r1, [r7, #8]
 8003388:	415b      	adcs	r3, r3
 800338a:	60fb      	str	r3, [r7, #12]
 800338c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003390:	4641      	mov	r1, r8
 8003392:	1851      	adds	r1, r2, r1
 8003394:	6039      	str	r1, [r7, #0]
 8003396:	4649      	mov	r1, r9
 8003398:	414b      	adcs	r3, r1
 800339a:	607b      	str	r3, [r7, #4]
 800339c:	f04f 0200 	mov.w	r2, #0
 80033a0:	f04f 0300 	mov.w	r3, #0
 80033a4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80033a8:	4659      	mov	r1, fp
 80033aa:	00cb      	lsls	r3, r1, #3
 80033ac:	4651      	mov	r1, sl
 80033ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033b2:	4651      	mov	r1, sl
 80033b4:	00ca      	lsls	r2, r1, #3
 80033b6:	4610      	mov	r0, r2
 80033b8:	4619      	mov	r1, r3
 80033ba:	4603      	mov	r3, r0
 80033bc:	4642      	mov	r2, r8
 80033be:	189b      	adds	r3, r3, r2
 80033c0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80033c2:	464b      	mov	r3, r9
 80033c4:	460a      	mov	r2, r1
 80033c6:	eb42 0303 	adc.w	r3, r2, r3
 80033ca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80033cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033d0:	685b      	ldr	r3, [r3, #4]
 80033d2:	2200      	movs	r2, #0
 80033d4:	663b      	str	r3, [r7, #96]	@ 0x60
 80033d6:	667a      	str	r2, [r7, #100]	@ 0x64
 80033d8:	f04f 0200 	mov.w	r2, #0
 80033dc:	f04f 0300 	mov.w	r3, #0
 80033e0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80033e4:	4649      	mov	r1, r9
 80033e6:	008b      	lsls	r3, r1, #2
 80033e8:	4641      	mov	r1, r8
 80033ea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033ee:	4641      	mov	r1, r8
 80033f0:	008a      	lsls	r2, r1, #2
 80033f2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80033f6:	f7fc ff43 	bl	8000280 <__aeabi_uldivmod>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4b0d      	ldr	r3, [pc, #52]	@ (8003434 <UART_SetConfig+0x4e4>)
 8003400:	fba3 1302 	umull	r1, r3, r3, r2
 8003404:	095b      	lsrs	r3, r3, #5
 8003406:	2164      	movs	r1, #100	@ 0x64
 8003408:	fb01 f303 	mul.w	r3, r1, r3
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	3332      	adds	r3, #50	@ 0x32
 8003412:	4a08      	ldr	r2, [pc, #32]	@ (8003434 <UART_SetConfig+0x4e4>)
 8003414:	fba2 2303 	umull	r2, r3, r2, r3
 8003418:	095b      	lsrs	r3, r3, #5
 800341a:	f003 020f 	and.w	r2, r3, #15
 800341e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4422      	add	r2, r4
 8003426:	609a      	str	r2, [r3, #8]
}
 8003428:	bf00      	nop
 800342a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800342e:	46bd      	mov	sp, r7
 8003430:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003434:	51eb851f 	.word	0x51eb851f

08003438 <std>:
 8003438:	2300      	movs	r3, #0
 800343a:	b510      	push	{r4, lr}
 800343c:	4604      	mov	r4, r0
 800343e:	e9c0 3300 	strd	r3, r3, [r0]
 8003442:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003446:	6083      	str	r3, [r0, #8]
 8003448:	8181      	strh	r1, [r0, #12]
 800344a:	6643      	str	r3, [r0, #100]	@ 0x64
 800344c:	81c2      	strh	r2, [r0, #14]
 800344e:	6183      	str	r3, [r0, #24]
 8003450:	4619      	mov	r1, r3
 8003452:	2208      	movs	r2, #8
 8003454:	305c      	adds	r0, #92	@ 0x5c
 8003456:	f000 f9f9 	bl	800384c <memset>
 800345a:	4b0d      	ldr	r3, [pc, #52]	@ (8003490 <std+0x58>)
 800345c:	6263      	str	r3, [r4, #36]	@ 0x24
 800345e:	4b0d      	ldr	r3, [pc, #52]	@ (8003494 <std+0x5c>)
 8003460:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003462:	4b0d      	ldr	r3, [pc, #52]	@ (8003498 <std+0x60>)
 8003464:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003466:	4b0d      	ldr	r3, [pc, #52]	@ (800349c <std+0x64>)
 8003468:	6323      	str	r3, [r4, #48]	@ 0x30
 800346a:	4b0d      	ldr	r3, [pc, #52]	@ (80034a0 <std+0x68>)
 800346c:	6224      	str	r4, [r4, #32]
 800346e:	429c      	cmp	r4, r3
 8003470:	d006      	beq.n	8003480 <std+0x48>
 8003472:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003476:	4294      	cmp	r4, r2
 8003478:	d002      	beq.n	8003480 <std+0x48>
 800347a:	33d0      	adds	r3, #208	@ 0xd0
 800347c:	429c      	cmp	r4, r3
 800347e:	d105      	bne.n	800348c <std+0x54>
 8003480:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003484:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003488:	f000 ba58 	b.w	800393c <__retarget_lock_init_recursive>
 800348c:	bd10      	pop	{r4, pc}
 800348e:	bf00      	nop
 8003490:	0800369d 	.word	0x0800369d
 8003494:	080036bf 	.word	0x080036bf
 8003498:	080036f7 	.word	0x080036f7
 800349c:	0800371b 	.word	0x0800371b
 80034a0:	20000134 	.word	0x20000134

080034a4 <stdio_exit_handler>:
 80034a4:	4a02      	ldr	r2, [pc, #8]	@ (80034b0 <stdio_exit_handler+0xc>)
 80034a6:	4903      	ldr	r1, [pc, #12]	@ (80034b4 <stdio_exit_handler+0x10>)
 80034a8:	4803      	ldr	r0, [pc, #12]	@ (80034b8 <stdio_exit_handler+0x14>)
 80034aa:	f000 b869 	b.w	8003580 <_fwalk_sglue>
 80034ae:	bf00      	nop
 80034b0:	2000000c 	.word	0x2000000c
 80034b4:	080041d9 	.word	0x080041d9
 80034b8:	2000001c 	.word	0x2000001c

080034bc <cleanup_stdio>:
 80034bc:	6841      	ldr	r1, [r0, #4]
 80034be:	4b0c      	ldr	r3, [pc, #48]	@ (80034f0 <cleanup_stdio+0x34>)
 80034c0:	4299      	cmp	r1, r3
 80034c2:	b510      	push	{r4, lr}
 80034c4:	4604      	mov	r4, r0
 80034c6:	d001      	beq.n	80034cc <cleanup_stdio+0x10>
 80034c8:	f000 fe86 	bl	80041d8 <_fflush_r>
 80034cc:	68a1      	ldr	r1, [r4, #8]
 80034ce:	4b09      	ldr	r3, [pc, #36]	@ (80034f4 <cleanup_stdio+0x38>)
 80034d0:	4299      	cmp	r1, r3
 80034d2:	d002      	beq.n	80034da <cleanup_stdio+0x1e>
 80034d4:	4620      	mov	r0, r4
 80034d6:	f000 fe7f 	bl	80041d8 <_fflush_r>
 80034da:	68e1      	ldr	r1, [r4, #12]
 80034dc:	4b06      	ldr	r3, [pc, #24]	@ (80034f8 <cleanup_stdio+0x3c>)
 80034de:	4299      	cmp	r1, r3
 80034e0:	d004      	beq.n	80034ec <cleanup_stdio+0x30>
 80034e2:	4620      	mov	r0, r4
 80034e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034e8:	f000 be76 	b.w	80041d8 <_fflush_r>
 80034ec:	bd10      	pop	{r4, pc}
 80034ee:	bf00      	nop
 80034f0:	20000134 	.word	0x20000134
 80034f4:	2000019c 	.word	0x2000019c
 80034f8:	20000204 	.word	0x20000204

080034fc <global_stdio_init.part.0>:
 80034fc:	b510      	push	{r4, lr}
 80034fe:	4b0b      	ldr	r3, [pc, #44]	@ (800352c <global_stdio_init.part.0+0x30>)
 8003500:	4c0b      	ldr	r4, [pc, #44]	@ (8003530 <global_stdio_init.part.0+0x34>)
 8003502:	4a0c      	ldr	r2, [pc, #48]	@ (8003534 <global_stdio_init.part.0+0x38>)
 8003504:	601a      	str	r2, [r3, #0]
 8003506:	4620      	mov	r0, r4
 8003508:	2200      	movs	r2, #0
 800350a:	2104      	movs	r1, #4
 800350c:	f7ff ff94 	bl	8003438 <std>
 8003510:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003514:	2201      	movs	r2, #1
 8003516:	2109      	movs	r1, #9
 8003518:	f7ff ff8e 	bl	8003438 <std>
 800351c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003520:	2202      	movs	r2, #2
 8003522:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003526:	2112      	movs	r1, #18
 8003528:	f7ff bf86 	b.w	8003438 <std>
 800352c:	2000026c 	.word	0x2000026c
 8003530:	20000134 	.word	0x20000134
 8003534:	080034a5 	.word	0x080034a5

08003538 <__sfp_lock_acquire>:
 8003538:	4801      	ldr	r0, [pc, #4]	@ (8003540 <__sfp_lock_acquire+0x8>)
 800353a:	f000 ba00 	b.w	800393e <__retarget_lock_acquire_recursive>
 800353e:	bf00      	nop
 8003540:	20000275 	.word	0x20000275

08003544 <__sfp_lock_release>:
 8003544:	4801      	ldr	r0, [pc, #4]	@ (800354c <__sfp_lock_release+0x8>)
 8003546:	f000 b9fb 	b.w	8003940 <__retarget_lock_release_recursive>
 800354a:	bf00      	nop
 800354c:	20000275 	.word	0x20000275

08003550 <__sinit>:
 8003550:	b510      	push	{r4, lr}
 8003552:	4604      	mov	r4, r0
 8003554:	f7ff fff0 	bl	8003538 <__sfp_lock_acquire>
 8003558:	6a23      	ldr	r3, [r4, #32]
 800355a:	b11b      	cbz	r3, 8003564 <__sinit+0x14>
 800355c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003560:	f7ff bff0 	b.w	8003544 <__sfp_lock_release>
 8003564:	4b04      	ldr	r3, [pc, #16]	@ (8003578 <__sinit+0x28>)
 8003566:	6223      	str	r3, [r4, #32]
 8003568:	4b04      	ldr	r3, [pc, #16]	@ (800357c <__sinit+0x2c>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d1f5      	bne.n	800355c <__sinit+0xc>
 8003570:	f7ff ffc4 	bl	80034fc <global_stdio_init.part.0>
 8003574:	e7f2      	b.n	800355c <__sinit+0xc>
 8003576:	bf00      	nop
 8003578:	080034bd 	.word	0x080034bd
 800357c:	2000026c 	.word	0x2000026c

08003580 <_fwalk_sglue>:
 8003580:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003584:	4607      	mov	r7, r0
 8003586:	4688      	mov	r8, r1
 8003588:	4614      	mov	r4, r2
 800358a:	2600      	movs	r6, #0
 800358c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003590:	f1b9 0901 	subs.w	r9, r9, #1
 8003594:	d505      	bpl.n	80035a2 <_fwalk_sglue+0x22>
 8003596:	6824      	ldr	r4, [r4, #0]
 8003598:	2c00      	cmp	r4, #0
 800359a:	d1f7      	bne.n	800358c <_fwalk_sglue+0xc>
 800359c:	4630      	mov	r0, r6
 800359e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035a2:	89ab      	ldrh	r3, [r5, #12]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d907      	bls.n	80035b8 <_fwalk_sglue+0x38>
 80035a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80035ac:	3301      	adds	r3, #1
 80035ae:	d003      	beq.n	80035b8 <_fwalk_sglue+0x38>
 80035b0:	4629      	mov	r1, r5
 80035b2:	4638      	mov	r0, r7
 80035b4:	47c0      	blx	r8
 80035b6:	4306      	orrs	r6, r0
 80035b8:	3568      	adds	r5, #104	@ 0x68
 80035ba:	e7e9      	b.n	8003590 <_fwalk_sglue+0x10>

080035bc <iprintf>:
 80035bc:	b40f      	push	{r0, r1, r2, r3}
 80035be:	b507      	push	{r0, r1, r2, lr}
 80035c0:	4906      	ldr	r1, [pc, #24]	@ (80035dc <iprintf+0x20>)
 80035c2:	ab04      	add	r3, sp, #16
 80035c4:	6808      	ldr	r0, [r1, #0]
 80035c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80035ca:	6881      	ldr	r1, [r0, #8]
 80035cc:	9301      	str	r3, [sp, #4]
 80035ce:	f000 fadb 	bl	8003b88 <_vfiprintf_r>
 80035d2:	b003      	add	sp, #12
 80035d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80035d8:	b004      	add	sp, #16
 80035da:	4770      	bx	lr
 80035dc:	20000018 	.word	0x20000018

080035e0 <_puts_r>:
 80035e0:	6a03      	ldr	r3, [r0, #32]
 80035e2:	b570      	push	{r4, r5, r6, lr}
 80035e4:	6884      	ldr	r4, [r0, #8]
 80035e6:	4605      	mov	r5, r0
 80035e8:	460e      	mov	r6, r1
 80035ea:	b90b      	cbnz	r3, 80035f0 <_puts_r+0x10>
 80035ec:	f7ff ffb0 	bl	8003550 <__sinit>
 80035f0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80035f2:	07db      	lsls	r3, r3, #31
 80035f4:	d405      	bmi.n	8003602 <_puts_r+0x22>
 80035f6:	89a3      	ldrh	r3, [r4, #12]
 80035f8:	0598      	lsls	r0, r3, #22
 80035fa:	d402      	bmi.n	8003602 <_puts_r+0x22>
 80035fc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80035fe:	f000 f99e 	bl	800393e <__retarget_lock_acquire_recursive>
 8003602:	89a3      	ldrh	r3, [r4, #12]
 8003604:	0719      	lsls	r1, r3, #28
 8003606:	d502      	bpl.n	800360e <_puts_r+0x2e>
 8003608:	6923      	ldr	r3, [r4, #16]
 800360a:	2b00      	cmp	r3, #0
 800360c:	d135      	bne.n	800367a <_puts_r+0x9a>
 800360e:	4621      	mov	r1, r4
 8003610:	4628      	mov	r0, r5
 8003612:	f000 f8c5 	bl	80037a0 <__swsetup_r>
 8003616:	b380      	cbz	r0, 800367a <_puts_r+0x9a>
 8003618:	f04f 35ff 	mov.w	r5, #4294967295
 800361c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800361e:	07da      	lsls	r2, r3, #31
 8003620:	d405      	bmi.n	800362e <_puts_r+0x4e>
 8003622:	89a3      	ldrh	r3, [r4, #12]
 8003624:	059b      	lsls	r3, r3, #22
 8003626:	d402      	bmi.n	800362e <_puts_r+0x4e>
 8003628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800362a:	f000 f989 	bl	8003940 <__retarget_lock_release_recursive>
 800362e:	4628      	mov	r0, r5
 8003630:	bd70      	pop	{r4, r5, r6, pc}
 8003632:	2b00      	cmp	r3, #0
 8003634:	da04      	bge.n	8003640 <_puts_r+0x60>
 8003636:	69a2      	ldr	r2, [r4, #24]
 8003638:	429a      	cmp	r2, r3
 800363a:	dc17      	bgt.n	800366c <_puts_r+0x8c>
 800363c:	290a      	cmp	r1, #10
 800363e:	d015      	beq.n	800366c <_puts_r+0x8c>
 8003640:	6823      	ldr	r3, [r4, #0]
 8003642:	1c5a      	adds	r2, r3, #1
 8003644:	6022      	str	r2, [r4, #0]
 8003646:	7019      	strb	r1, [r3, #0]
 8003648:	68a3      	ldr	r3, [r4, #8]
 800364a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800364e:	3b01      	subs	r3, #1
 8003650:	60a3      	str	r3, [r4, #8]
 8003652:	2900      	cmp	r1, #0
 8003654:	d1ed      	bne.n	8003632 <_puts_r+0x52>
 8003656:	2b00      	cmp	r3, #0
 8003658:	da11      	bge.n	800367e <_puts_r+0x9e>
 800365a:	4622      	mov	r2, r4
 800365c:	210a      	movs	r1, #10
 800365e:	4628      	mov	r0, r5
 8003660:	f000 f85f 	bl	8003722 <__swbuf_r>
 8003664:	3001      	adds	r0, #1
 8003666:	d0d7      	beq.n	8003618 <_puts_r+0x38>
 8003668:	250a      	movs	r5, #10
 800366a:	e7d7      	b.n	800361c <_puts_r+0x3c>
 800366c:	4622      	mov	r2, r4
 800366e:	4628      	mov	r0, r5
 8003670:	f000 f857 	bl	8003722 <__swbuf_r>
 8003674:	3001      	adds	r0, #1
 8003676:	d1e7      	bne.n	8003648 <_puts_r+0x68>
 8003678:	e7ce      	b.n	8003618 <_puts_r+0x38>
 800367a:	3e01      	subs	r6, #1
 800367c:	e7e4      	b.n	8003648 <_puts_r+0x68>
 800367e:	6823      	ldr	r3, [r4, #0]
 8003680:	1c5a      	adds	r2, r3, #1
 8003682:	6022      	str	r2, [r4, #0]
 8003684:	220a      	movs	r2, #10
 8003686:	701a      	strb	r2, [r3, #0]
 8003688:	e7ee      	b.n	8003668 <_puts_r+0x88>
	...

0800368c <puts>:
 800368c:	4b02      	ldr	r3, [pc, #8]	@ (8003698 <puts+0xc>)
 800368e:	4601      	mov	r1, r0
 8003690:	6818      	ldr	r0, [r3, #0]
 8003692:	f7ff bfa5 	b.w	80035e0 <_puts_r>
 8003696:	bf00      	nop
 8003698:	20000018 	.word	0x20000018

0800369c <__sread>:
 800369c:	b510      	push	{r4, lr}
 800369e:	460c      	mov	r4, r1
 80036a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036a4:	f000 f8fc 	bl	80038a0 <_read_r>
 80036a8:	2800      	cmp	r0, #0
 80036aa:	bfab      	itete	ge
 80036ac:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80036ae:	89a3      	ldrhlt	r3, [r4, #12]
 80036b0:	181b      	addge	r3, r3, r0
 80036b2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80036b6:	bfac      	ite	ge
 80036b8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80036ba:	81a3      	strhlt	r3, [r4, #12]
 80036bc:	bd10      	pop	{r4, pc}

080036be <__swrite>:
 80036be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80036c2:	461f      	mov	r7, r3
 80036c4:	898b      	ldrh	r3, [r1, #12]
 80036c6:	05db      	lsls	r3, r3, #23
 80036c8:	4605      	mov	r5, r0
 80036ca:	460c      	mov	r4, r1
 80036cc:	4616      	mov	r6, r2
 80036ce:	d505      	bpl.n	80036dc <__swrite+0x1e>
 80036d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036d4:	2302      	movs	r3, #2
 80036d6:	2200      	movs	r2, #0
 80036d8:	f000 f8d0 	bl	800387c <_lseek_r>
 80036dc:	89a3      	ldrh	r3, [r4, #12]
 80036de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036e2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80036e6:	81a3      	strh	r3, [r4, #12]
 80036e8:	4632      	mov	r2, r6
 80036ea:	463b      	mov	r3, r7
 80036ec:	4628      	mov	r0, r5
 80036ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80036f2:	f000 b8e7 	b.w	80038c4 <_write_r>

080036f6 <__sseek>:
 80036f6:	b510      	push	{r4, lr}
 80036f8:	460c      	mov	r4, r1
 80036fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036fe:	f000 f8bd 	bl	800387c <_lseek_r>
 8003702:	1c43      	adds	r3, r0, #1
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	bf15      	itete	ne
 8003708:	6560      	strne	r0, [r4, #84]	@ 0x54
 800370a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800370e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003712:	81a3      	strheq	r3, [r4, #12]
 8003714:	bf18      	it	ne
 8003716:	81a3      	strhne	r3, [r4, #12]
 8003718:	bd10      	pop	{r4, pc}

0800371a <__sclose>:
 800371a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800371e:	f000 b89d 	b.w	800385c <_close_r>

08003722 <__swbuf_r>:
 8003722:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003724:	460e      	mov	r6, r1
 8003726:	4614      	mov	r4, r2
 8003728:	4605      	mov	r5, r0
 800372a:	b118      	cbz	r0, 8003734 <__swbuf_r+0x12>
 800372c:	6a03      	ldr	r3, [r0, #32]
 800372e:	b90b      	cbnz	r3, 8003734 <__swbuf_r+0x12>
 8003730:	f7ff ff0e 	bl	8003550 <__sinit>
 8003734:	69a3      	ldr	r3, [r4, #24]
 8003736:	60a3      	str	r3, [r4, #8]
 8003738:	89a3      	ldrh	r3, [r4, #12]
 800373a:	071a      	lsls	r2, r3, #28
 800373c:	d501      	bpl.n	8003742 <__swbuf_r+0x20>
 800373e:	6923      	ldr	r3, [r4, #16]
 8003740:	b943      	cbnz	r3, 8003754 <__swbuf_r+0x32>
 8003742:	4621      	mov	r1, r4
 8003744:	4628      	mov	r0, r5
 8003746:	f000 f82b 	bl	80037a0 <__swsetup_r>
 800374a:	b118      	cbz	r0, 8003754 <__swbuf_r+0x32>
 800374c:	f04f 37ff 	mov.w	r7, #4294967295
 8003750:	4638      	mov	r0, r7
 8003752:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003754:	6823      	ldr	r3, [r4, #0]
 8003756:	6922      	ldr	r2, [r4, #16]
 8003758:	1a98      	subs	r0, r3, r2
 800375a:	6963      	ldr	r3, [r4, #20]
 800375c:	b2f6      	uxtb	r6, r6
 800375e:	4283      	cmp	r3, r0
 8003760:	4637      	mov	r7, r6
 8003762:	dc05      	bgt.n	8003770 <__swbuf_r+0x4e>
 8003764:	4621      	mov	r1, r4
 8003766:	4628      	mov	r0, r5
 8003768:	f000 fd36 	bl	80041d8 <_fflush_r>
 800376c:	2800      	cmp	r0, #0
 800376e:	d1ed      	bne.n	800374c <__swbuf_r+0x2a>
 8003770:	68a3      	ldr	r3, [r4, #8]
 8003772:	3b01      	subs	r3, #1
 8003774:	60a3      	str	r3, [r4, #8]
 8003776:	6823      	ldr	r3, [r4, #0]
 8003778:	1c5a      	adds	r2, r3, #1
 800377a:	6022      	str	r2, [r4, #0]
 800377c:	701e      	strb	r6, [r3, #0]
 800377e:	6962      	ldr	r2, [r4, #20]
 8003780:	1c43      	adds	r3, r0, #1
 8003782:	429a      	cmp	r2, r3
 8003784:	d004      	beq.n	8003790 <__swbuf_r+0x6e>
 8003786:	89a3      	ldrh	r3, [r4, #12]
 8003788:	07db      	lsls	r3, r3, #31
 800378a:	d5e1      	bpl.n	8003750 <__swbuf_r+0x2e>
 800378c:	2e0a      	cmp	r6, #10
 800378e:	d1df      	bne.n	8003750 <__swbuf_r+0x2e>
 8003790:	4621      	mov	r1, r4
 8003792:	4628      	mov	r0, r5
 8003794:	f000 fd20 	bl	80041d8 <_fflush_r>
 8003798:	2800      	cmp	r0, #0
 800379a:	d0d9      	beq.n	8003750 <__swbuf_r+0x2e>
 800379c:	e7d6      	b.n	800374c <__swbuf_r+0x2a>
	...

080037a0 <__swsetup_r>:
 80037a0:	b538      	push	{r3, r4, r5, lr}
 80037a2:	4b29      	ldr	r3, [pc, #164]	@ (8003848 <__swsetup_r+0xa8>)
 80037a4:	4605      	mov	r5, r0
 80037a6:	6818      	ldr	r0, [r3, #0]
 80037a8:	460c      	mov	r4, r1
 80037aa:	b118      	cbz	r0, 80037b4 <__swsetup_r+0x14>
 80037ac:	6a03      	ldr	r3, [r0, #32]
 80037ae:	b90b      	cbnz	r3, 80037b4 <__swsetup_r+0x14>
 80037b0:	f7ff fece 	bl	8003550 <__sinit>
 80037b4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80037b8:	0719      	lsls	r1, r3, #28
 80037ba:	d422      	bmi.n	8003802 <__swsetup_r+0x62>
 80037bc:	06da      	lsls	r2, r3, #27
 80037be:	d407      	bmi.n	80037d0 <__swsetup_r+0x30>
 80037c0:	2209      	movs	r2, #9
 80037c2:	602a      	str	r2, [r5, #0]
 80037c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80037c8:	81a3      	strh	r3, [r4, #12]
 80037ca:	f04f 30ff 	mov.w	r0, #4294967295
 80037ce:	e033      	b.n	8003838 <__swsetup_r+0x98>
 80037d0:	0758      	lsls	r0, r3, #29
 80037d2:	d512      	bpl.n	80037fa <__swsetup_r+0x5a>
 80037d4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037d6:	b141      	cbz	r1, 80037ea <__swsetup_r+0x4a>
 80037d8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037dc:	4299      	cmp	r1, r3
 80037de:	d002      	beq.n	80037e6 <__swsetup_r+0x46>
 80037e0:	4628      	mov	r0, r5
 80037e2:	f000 f8af 	bl	8003944 <_free_r>
 80037e6:	2300      	movs	r3, #0
 80037e8:	6363      	str	r3, [r4, #52]	@ 0x34
 80037ea:	89a3      	ldrh	r3, [r4, #12]
 80037ec:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80037f0:	81a3      	strh	r3, [r4, #12]
 80037f2:	2300      	movs	r3, #0
 80037f4:	6063      	str	r3, [r4, #4]
 80037f6:	6923      	ldr	r3, [r4, #16]
 80037f8:	6023      	str	r3, [r4, #0]
 80037fa:	89a3      	ldrh	r3, [r4, #12]
 80037fc:	f043 0308 	orr.w	r3, r3, #8
 8003800:	81a3      	strh	r3, [r4, #12]
 8003802:	6923      	ldr	r3, [r4, #16]
 8003804:	b94b      	cbnz	r3, 800381a <__swsetup_r+0x7a>
 8003806:	89a3      	ldrh	r3, [r4, #12]
 8003808:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800380c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003810:	d003      	beq.n	800381a <__swsetup_r+0x7a>
 8003812:	4621      	mov	r1, r4
 8003814:	4628      	mov	r0, r5
 8003816:	f000 fd2d 	bl	8004274 <__smakebuf_r>
 800381a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800381e:	f013 0201 	ands.w	r2, r3, #1
 8003822:	d00a      	beq.n	800383a <__swsetup_r+0x9a>
 8003824:	2200      	movs	r2, #0
 8003826:	60a2      	str	r2, [r4, #8]
 8003828:	6962      	ldr	r2, [r4, #20]
 800382a:	4252      	negs	r2, r2
 800382c:	61a2      	str	r2, [r4, #24]
 800382e:	6922      	ldr	r2, [r4, #16]
 8003830:	b942      	cbnz	r2, 8003844 <__swsetup_r+0xa4>
 8003832:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003836:	d1c5      	bne.n	80037c4 <__swsetup_r+0x24>
 8003838:	bd38      	pop	{r3, r4, r5, pc}
 800383a:	0799      	lsls	r1, r3, #30
 800383c:	bf58      	it	pl
 800383e:	6962      	ldrpl	r2, [r4, #20]
 8003840:	60a2      	str	r2, [r4, #8]
 8003842:	e7f4      	b.n	800382e <__swsetup_r+0x8e>
 8003844:	2000      	movs	r0, #0
 8003846:	e7f7      	b.n	8003838 <__swsetup_r+0x98>
 8003848:	20000018 	.word	0x20000018

0800384c <memset>:
 800384c:	4402      	add	r2, r0
 800384e:	4603      	mov	r3, r0
 8003850:	4293      	cmp	r3, r2
 8003852:	d100      	bne.n	8003856 <memset+0xa>
 8003854:	4770      	bx	lr
 8003856:	f803 1b01 	strb.w	r1, [r3], #1
 800385a:	e7f9      	b.n	8003850 <memset+0x4>

0800385c <_close_r>:
 800385c:	b538      	push	{r3, r4, r5, lr}
 800385e:	4d06      	ldr	r5, [pc, #24]	@ (8003878 <_close_r+0x1c>)
 8003860:	2300      	movs	r3, #0
 8003862:	4604      	mov	r4, r0
 8003864:	4608      	mov	r0, r1
 8003866:	602b      	str	r3, [r5, #0]
 8003868:	f7fd fbb0 	bl	8000fcc <_close>
 800386c:	1c43      	adds	r3, r0, #1
 800386e:	d102      	bne.n	8003876 <_close_r+0x1a>
 8003870:	682b      	ldr	r3, [r5, #0]
 8003872:	b103      	cbz	r3, 8003876 <_close_r+0x1a>
 8003874:	6023      	str	r3, [r4, #0]
 8003876:	bd38      	pop	{r3, r4, r5, pc}
 8003878:	20000270 	.word	0x20000270

0800387c <_lseek_r>:
 800387c:	b538      	push	{r3, r4, r5, lr}
 800387e:	4d07      	ldr	r5, [pc, #28]	@ (800389c <_lseek_r+0x20>)
 8003880:	4604      	mov	r4, r0
 8003882:	4608      	mov	r0, r1
 8003884:	4611      	mov	r1, r2
 8003886:	2200      	movs	r2, #0
 8003888:	602a      	str	r2, [r5, #0]
 800388a:	461a      	mov	r2, r3
 800388c:	f7fd fbc5 	bl	800101a <_lseek>
 8003890:	1c43      	adds	r3, r0, #1
 8003892:	d102      	bne.n	800389a <_lseek_r+0x1e>
 8003894:	682b      	ldr	r3, [r5, #0]
 8003896:	b103      	cbz	r3, 800389a <_lseek_r+0x1e>
 8003898:	6023      	str	r3, [r4, #0]
 800389a:	bd38      	pop	{r3, r4, r5, pc}
 800389c:	20000270 	.word	0x20000270

080038a0 <_read_r>:
 80038a0:	b538      	push	{r3, r4, r5, lr}
 80038a2:	4d07      	ldr	r5, [pc, #28]	@ (80038c0 <_read_r+0x20>)
 80038a4:	4604      	mov	r4, r0
 80038a6:	4608      	mov	r0, r1
 80038a8:	4611      	mov	r1, r2
 80038aa:	2200      	movs	r2, #0
 80038ac:	602a      	str	r2, [r5, #0]
 80038ae:	461a      	mov	r2, r3
 80038b0:	f7fd fb53 	bl	8000f5a <_read>
 80038b4:	1c43      	adds	r3, r0, #1
 80038b6:	d102      	bne.n	80038be <_read_r+0x1e>
 80038b8:	682b      	ldr	r3, [r5, #0]
 80038ba:	b103      	cbz	r3, 80038be <_read_r+0x1e>
 80038bc:	6023      	str	r3, [r4, #0]
 80038be:	bd38      	pop	{r3, r4, r5, pc}
 80038c0:	20000270 	.word	0x20000270

080038c4 <_write_r>:
 80038c4:	b538      	push	{r3, r4, r5, lr}
 80038c6:	4d07      	ldr	r5, [pc, #28]	@ (80038e4 <_write_r+0x20>)
 80038c8:	4604      	mov	r4, r0
 80038ca:	4608      	mov	r0, r1
 80038cc:	4611      	mov	r1, r2
 80038ce:	2200      	movs	r2, #0
 80038d0:	602a      	str	r2, [r5, #0]
 80038d2:	461a      	mov	r2, r3
 80038d4:	f7fd fb5e 	bl	8000f94 <_write>
 80038d8:	1c43      	adds	r3, r0, #1
 80038da:	d102      	bne.n	80038e2 <_write_r+0x1e>
 80038dc:	682b      	ldr	r3, [r5, #0]
 80038de:	b103      	cbz	r3, 80038e2 <_write_r+0x1e>
 80038e0:	6023      	str	r3, [r4, #0]
 80038e2:	bd38      	pop	{r3, r4, r5, pc}
 80038e4:	20000270 	.word	0x20000270

080038e8 <__errno>:
 80038e8:	4b01      	ldr	r3, [pc, #4]	@ (80038f0 <__errno+0x8>)
 80038ea:	6818      	ldr	r0, [r3, #0]
 80038ec:	4770      	bx	lr
 80038ee:	bf00      	nop
 80038f0:	20000018 	.word	0x20000018

080038f4 <__libc_init_array>:
 80038f4:	b570      	push	{r4, r5, r6, lr}
 80038f6:	4d0d      	ldr	r5, [pc, #52]	@ (800392c <__libc_init_array+0x38>)
 80038f8:	4c0d      	ldr	r4, [pc, #52]	@ (8003930 <__libc_init_array+0x3c>)
 80038fa:	1b64      	subs	r4, r4, r5
 80038fc:	10a4      	asrs	r4, r4, #2
 80038fe:	2600      	movs	r6, #0
 8003900:	42a6      	cmp	r6, r4
 8003902:	d109      	bne.n	8003918 <__libc_init_array+0x24>
 8003904:	4d0b      	ldr	r5, [pc, #44]	@ (8003934 <__libc_init_array+0x40>)
 8003906:	4c0c      	ldr	r4, [pc, #48]	@ (8003938 <__libc_init_array+0x44>)
 8003908:	f000 fd22 	bl	8004350 <_init>
 800390c:	1b64      	subs	r4, r4, r5
 800390e:	10a4      	asrs	r4, r4, #2
 8003910:	2600      	movs	r6, #0
 8003912:	42a6      	cmp	r6, r4
 8003914:	d105      	bne.n	8003922 <__libc_init_array+0x2e>
 8003916:	bd70      	pop	{r4, r5, r6, pc}
 8003918:	f855 3b04 	ldr.w	r3, [r5], #4
 800391c:	4798      	blx	r3
 800391e:	3601      	adds	r6, #1
 8003920:	e7ee      	b.n	8003900 <__libc_init_array+0xc>
 8003922:	f855 3b04 	ldr.w	r3, [r5], #4
 8003926:	4798      	blx	r3
 8003928:	3601      	adds	r6, #1
 800392a:	e7f2      	b.n	8003912 <__libc_init_array+0x1e>
 800392c:	0800440c 	.word	0x0800440c
 8003930:	0800440c 	.word	0x0800440c
 8003934:	0800440c 	.word	0x0800440c
 8003938:	08004410 	.word	0x08004410

0800393c <__retarget_lock_init_recursive>:
 800393c:	4770      	bx	lr

0800393e <__retarget_lock_acquire_recursive>:
 800393e:	4770      	bx	lr

08003940 <__retarget_lock_release_recursive>:
 8003940:	4770      	bx	lr
	...

08003944 <_free_r>:
 8003944:	b538      	push	{r3, r4, r5, lr}
 8003946:	4605      	mov	r5, r0
 8003948:	2900      	cmp	r1, #0
 800394a:	d041      	beq.n	80039d0 <_free_r+0x8c>
 800394c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003950:	1f0c      	subs	r4, r1, #4
 8003952:	2b00      	cmp	r3, #0
 8003954:	bfb8      	it	lt
 8003956:	18e4      	addlt	r4, r4, r3
 8003958:	f000 f8e0 	bl	8003b1c <__malloc_lock>
 800395c:	4a1d      	ldr	r2, [pc, #116]	@ (80039d4 <_free_r+0x90>)
 800395e:	6813      	ldr	r3, [r2, #0]
 8003960:	b933      	cbnz	r3, 8003970 <_free_r+0x2c>
 8003962:	6063      	str	r3, [r4, #4]
 8003964:	6014      	str	r4, [r2, #0]
 8003966:	4628      	mov	r0, r5
 8003968:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800396c:	f000 b8dc 	b.w	8003b28 <__malloc_unlock>
 8003970:	42a3      	cmp	r3, r4
 8003972:	d908      	bls.n	8003986 <_free_r+0x42>
 8003974:	6820      	ldr	r0, [r4, #0]
 8003976:	1821      	adds	r1, r4, r0
 8003978:	428b      	cmp	r3, r1
 800397a:	bf01      	itttt	eq
 800397c:	6819      	ldreq	r1, [r3, #0]
 800397e:	685b      	ldreq	r3, [r3, #4]
 8003980:	1809      	addeq	r1, r1, r0
 8003982:	6021      	streq	r1, [r4, #0]
 8003984:	e7ed      	b.n	8003962 <_free_r+0x1e>
 8003986:	461a      	mov	r2, r3
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	b10b      	cbz	r3, 8003990 <_free_r+0x4c>
 800398c:	42a3      	cmp	r3, r4
 800398e:	d9fa      	bls.n	8003986 <_free_r+0x42>
 8003990:	6811      	ldr	r1, [r2, #0]
 8003992:	1850      	adds	r0, r2, r1
 8003994:	42a0      	cmp	r0, r4
 8003996:	d10b      	bne.n	80039b0 <_free_r+0x6c>
 8003998:	6820      	ldr	r0, [r4, #0]
 800399a:	4401      	add	r1, r0
 800399c:	1850      	adds	r0, r2, r1
 800399e:	4283      	cmp	r3, r0
 80039a0:	6011      	str	r1, [r2, #0]
 80039a2:	d1e0      	bne.n	8003966 <_free_r+0x22>
 80039a4:	6818      	ldr	r0, [r3, #0]
 80039a6:	685b      	ldr	r3, [r3, #4]
 80039a8:	6053      	str	r3, [r2, #4]
 80039aa:	4408      	add	r0, r1
 80039ac:	6010      	str	r0, [r2, #0]
 80039ae:	e7da      	b.n	8003966 <_free_r+0x22>
 80039b0:	d902      	bls.n	80039b8 <_free_r+0x74>
 80039b2:	230c      	movs	r3, #12
 80039b4:	602b      	str	r3, [r5, #0]
 80039b6:	e7d6      	b.n	8003966 <_free_r+0x22>
 80039b8:	6820      	ldr	r0, [r4, #0]
 80039ba:	1821      	adds	r1, r4, r0
 80039bc:	428b      	cmp	r3, r1
 80039be:	bf04      	itt	eq
 80039c0:	6819      	ldreq	r1, [r3, #0]
 80039c2:	685b      	ldreq	r3, [r3, #4]
 80039c4:	6063      	str	r3, [r4, #4]
 80039c6:	bf04      	itt	eq
 80039c8:	1809      	addeq	r1, r1, r0
 80039ca:	6021      	streq	r1, [r4, #0]
 80039cc:	6054      	str	r4, [r2, #4]
 80039ce:	e7ca      	b.n	8003966 <_free_r+0x22>
 80039d0:	bd38      	pop	{r3, r4, r5, pc}
 80039d2:	bf00      	nop
 80039d4:	2000027c 	.word	0x2000027c

080039d8 <sbrk_aligned>:
 80039d8:	b570      	push	{r4, r5, r6, lr}
 80039da:	4e0f      	ldr	r6, [pc, #60]	@ (8003a18 <sbrk_aligned+0x40>)
 80039dc:	460c      	mov	r4, r1
 80039de:	6831      	ldr	r1, [r6, #0]
 80039e0:	4605      	mov	r5, r0
 80039e2:	b911      	cbnz	r1, 80039ea <sbrk_aligned+0x12>
 80039e4:	f000 fca4 	bl	8004330 <_sbrk_r>
 80039e8:	6030      	str	r0, [r6, #0]
 80039ea:	4621      	mov	r1, r4
 80039ec:	4628      	mov	r0, r5
 80039ee:	f000 fc9f 	bl	8004330 <_sbrk_r>
 80039f2:	1c43      	adds	r3, r0, #1
 80039f4:	d103      	bne.n	80039fe <sbrk_aligned+0x26>
 80039f6:	f04f 34ff 	mov.w	r4, #4294967295
 80039fa:	4620      	mov	r0, r4
 80039fc:	bd70      	pop	{r4, r5, r6, pc}
 80039fe:	1cc4      	adds	r4, r0, #3
 8003a00:	f024 0403 	bic.w	r4, r4, #3
 8003a04:	42a0      	cmp	r0, r4
 8003a06:	d0f8      	beq.n	80039fa <sbrk_aligned+0x22>
 8003a08:	1a21      	subs	r1, r4, r0
 8003a0a:	4628      	mov	r0, r5
 8003a0c:	f000 fc90 	bl	8004330 <_sbrk_r>
 8003a10:	3001      	adds	r0, #1
 8003a12:	d1f2      	bne.n	80039fa <sbrk_aligned+0x22>
 8003a14:	e7ef      	b.n	80039f6 <sbrk_aligned+0x1e>
 8003a16:	bf00      	nop
 8003a18:	20000278 	.word	0x20000278

08003a1c <_malloc_r>:
 8003a1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a20:	1ccd      	adds	r5, r1, #3
 8003a22:	f025 0503 	bic.w	r5, r5, #3
 8003a26:	3508      	adds	r5, #8
 8003a28:	2d0c      	cmp	r5, #12
 8003a2a:	bf38      	it	cc
 8003a2c:	250c      	movcc	r5, #12
 8003a2e:	2d00      	cmp	r5, #0
 8003a30:	4606      	mov	r6, r0
 8003a32:	db01      	blt.n	8003a38 <_malloc_r+0x1c>
 8003a34:	42a9      	cmp	r1, r5
 8003a36:	d904      	bls.n	8003a42 <_malloc_r+0x26>
 8003a38:	230c      	movs	r3, #12
 8003a3a:	6033      	str	r3, [r6, #0]
 8003a3c:	2000      	movs	r0, #0
 8003a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a42:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003b18 <_malloc_r+0xfc>
 8003a46:	f000 f869 	bl	8003b1c <__malloc_lock>
 8003a4a:	f8d8 3000 	ldr.w	r3, [r8]
 8003a4e:	461c      	mov	r4, r3
 8003a50:	bb44      	cbnz	r4, 8003aa4 <_malloc_r+0x88>
 8003a52:	4629      	mov	r1, r5
 8003a54:	4630      	mov	r0, r6
 8003a56:	f7ff ffbf 	bl	80039d8 <sbrk_aligned>
 8003a5a:	1c43      	adds	r3, r0, #1
 8003a5c:	4604      	mov	r4, r0
 8003a5e:	d158      	bne.n	8003b12 <_malloc_r+0xf6>
 8003a60:	f8d8 4000 	ldr.w	r4, [r8]
 8003a64:	4627      	mov	r7, r4
 8003a66:	2f00      	cmp	r7, #0
 8003a68:	d143      	bne.n	8003af2 <_malloc_r+0xd6>
 8003a6a:	2c00      	cmp	r4, #0
 8003a6c:	d04b      	beq.n	8003b06 <_malloc_r+0xea>
 8003a6e:	6823      	ldr	r3, [r4, #0]
 8003a70:	4639      	mov	r1, r7
 8003a72:	4630      	mov	r0, r6
 8003a74:	eb04 0903 	add.w	r9, r4, r3
 8003a78:	f000 fc5a 	bl	8004330 <_sbrk_r>
 8003a7c:	4581      	cmp	r9, r0
 8003a7e:	d142      	bne.n	8003b06 <_malloc_r+0xea>
 8003a80:	6821      	ldr	r1, [r4, #0]
 8003a82:	1a6d      	subs	r5, r5, r1
 8003a84:	4629      	mov	r1, r5
 8003a86:	4630      	mov	r0, r6
 8003a88:	f7ff ffa6 	bl	80039d8 <sbrk_aligned>
 8003a8c:	3001      	adds	r0, #1
 8003a8e:	d03a      	beq.n	8003b06 <_malloc_r+0xea>
 8003a90:	6823      	ldr	r3, [r4, #0]
 8003a92:	442b      	add	r3, r5
 8003a94:	6023      	str	r3, [r4, #0]
 8003a96:	f8d8 3000 	ldr.w	r3, [r8]
 8003a9a:	685a      	ldr	r2, [r3, #4]
 8003a9c:	bb62      	cbnz	r2, 8003af8 <_malloc_r+0xdc>
 8003a9e:	f8c8 7000 	str.w	r7, [r8]
 8003aa2:	e00f      	b.n	8003ac4 <_malloc_r+0xa8>
 8003aa4:	6822      	ldr	r2, [r4, #0]
 8003aa6:	1b52      	subs	r2, r2, r5
 8003aa8:	d420      	bmi.n	8003aec <_malloc_r+0xd0>
 8003aaa:	2a0b      	cmp	r2, #11
 8003aac:	d917      	bls.n	8003ade <_malloc_r+0xc2>
 8003aae:	1961      	adds	r1, r4, r5
 8003ab0:	42a3      	cmp	r3, r4
 8003ab2:	6025      	str	r5, [r4, #0]
 8003ab4:	bf18      	it	ne
 8003ab6:	6059      	strne	r1, [r3, #4]
 8003ab8:	6863      	ldr	r3, [r4, #4]
 8003aba:	bf08      	it	eq
 8003abc:	f8c8 1000 	streq.w	r1, [r8]
 8003ac0:	5162      	str	r2, [r4, r5]
 8003ac2:	604b      	str	r3, [r1, #4]
 8003ac4:	4630      	mov	r0, r6
 8003ac6:	f000 f82f 	bl	8003b28 <__malloc_unlock>
 8003aca:	f104 000b 	add.w	r0, r4, #11
 8003ace:	1d23      	adds	r3, r4, #4
 8003ad0:	f020 0007 	bic.w	r0, r0, #7
 8003ad4:	1ac2      	subs	r2, r0, r3
 8003ad6:	bf1c      	itt	ne
 8003ad8:	1a1b      	subne	r3, r3, r0
 8003ada:	50a3      	strne	r3, [r4, r2]
 8003adc:	e7af      	b.n	8003a3e <_malloc_r+0x22>
 8003ade:	6862      	ldr	r2, [r4, #4]
 8003ae0:	42a3      	cmp	r3, r4
 8003ae2:	bf0c      	ite	eq
 8003ae4:	f8c8 2000 	streq.w	r2, [r8]
 8003ae8:	605a      	strne	r2, [r3, #4]
 8003aea:	e7eb      	b.n	8003ac4 <_malloc_r+0xa8>
 8003aec:	4623      	mov	r3, r4
 8003aee:	6864      	ldr	r4, [r4, #4]
 8003af0:	e7ae      	b.n	8003a50 <_malloc_r+0x34>
 8003af2:	463c      	mov	r4, r7
 8003af4:	687f      	ldr	r7, [r7, #4]
 8003af6:	e7b6      	b.n	8003a66 <_malloc_r+0x4a>
 8003af8:	461a      	mov	r2, r3
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	42a3      	cmp	r3, r4
 8003afe:	d1fb      	bne.n	8003af8 <_malloc_r+0xdc>
 8003b00:	2300      	movs	r3, #0
 8003b02:	6053      	str	r3, [r2, #4]
 8003b04:	e7de      	b.n	8003ac4 <_malloc_r+0xa8>
 8003b06:	230c      	movs	r3, #12
 8003b08:	6033      	str	r3, [r6, #0]
 8003b0a:	4630      	mov	r0, r6
 8003b0c:	f000 f80c 	bl	8003b28 <__malloc_unlock>
 8003b10:	e794      	b.n	8003a3c <_malloc_r+0x20>
 8003b12:	6005      	str	r5, [r0, #0]
 8003b14:	e7d6      	b.n	8003ac4 <_malloc_r+0xa8>
 8003b16:	bf00      	nop
 8003b18:	2000027c 	.word	0x2000027c

08003b1c <__malloc_lock>:
 8003b1c:	4801      	ldr	r0, [pc, #4]	@ (8003b24 <__malloc_lock+0x8>)
 8003b1e:	f7ff bf0e 	b.w	800393e <__retarget_lock_acquire_recursive>
 8003b22:	bf00      	nop
 8003b24:	20000274 	.word	0x20000274

08003b28 <__malloc_unlock>:
 8003b28:	4801      	ldr	r0, [pc, #4]	@ (8003b30 <__malloc_unlock+0x8>)
 8003b2a:	f7ff bf09 	b.w	8003940 <__retarget_lock_release_recursive>
 8003b2e:	bf00      	nop
 8003b30:	20000274 	.word	0x20000274

08003b34 <__sfputc_r>:
 8003b34:	6893      	ldr	r3, [r2, #8]
 8003b36:	3b01      	subs	r3, #1
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	b410      	push	{r4}
 8003b3c:	6093      	str	r3, [r2, #8]
 8003b3e:	da08      	bge.n	8003b52 <__sfputc_r+0x1e>
 8003b40:	6994      	ldr	r4, [r2, #24]
 8003b42:	42a3      	cmp	r3, r4
 8003b44:	db01      	blt.n	8003b4a <__sfputc_r+0x16>
 8003b46:	290a      	cmp	r1, #10
 8003b48:	d103      	bne.n	8003b52 <__sfputc_r+0x1e>
 8003b4a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b4e:	f7ff bde8 	b.w	8003722 <__swbuf_r>
 8003b52:	6813      	ldr	r3, [r2, #0]
 8003b54:	1c58      	adds	r0, r3, #1
 8003b56:	6010      	str	r0, [r2, #0]
 8003b58:	7019      	strb	r1, [r3, #0]
 8003b5a:	4608      	mov	r0, r1
 8003b5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003b60:	4770      	bx	lr

08003b62 <__sfputs_r>:
 8003b62:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b64:	4606      	mov	r6, r0
 8003b66:	460f      	mov	r7, r1
 8003b68:	4614      	mov	r4, r2
 8003b6a:	18d5      	adds	r5, r2, r3
 8003b6c:	42ac      	cmp	r4, r5
 8003b6e:	d101      	bne.n	8003b74 <__sfputs_r+0x12>
 8003b70:	2000      	movs	r0, #0
 8003b72:	e007      	b.n	8003b84 <__sfputs_r+0x22>
 8003b74:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b78:	463a      	mov	r2, r7
 8003b7a:	4630      	mov	r0, r6
 8003b7c:	f7ff ffda 	bl	8003b34 <__sfputc_r>
 8003b80:	1c43      	adds	r3, r0, #1
 8003b82:	d1f3      	bne.n	8003b6c <__sfputs_r+0xa>
 8003b84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003b88 <_vfiprintf_r>:
 8003b88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003b8c:	460d      	mov	r5, r1
 8003b8e:	b09d      	sub	sp, #116	@ 0x74
 8003b90:	4614      	mov	r4, r2
 8003b92:	4698      	mov	r8, r3
 8003b94:	4606      	mov	r6, r0
 8003b96:	b118      	cbz	r0, 8003ba0 <_vfiprintf_r+0x18>
 8003b98:	6a03      	ldr	r3, [r0, #32]
 8003b9a:	b90b      	cbnz	r3, 8003ba0 <_vfiprintf_r+0x18>
 8003b9c:	f7ff fcd8 	bl	8003550 <__sinit>
 8003ba0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003ba2:	07d9      	lsls	r1, r3, #31
 8003ba4:	d405      	bmi.n	8003bb2 <_vfiprintf_r+0x2a>
 8003ba6:	89ab      	ldrh	r3, [r5, #12]
 8003ba8:	059a      	lsls	r2, r3, #22
 8003baa:	d402      	bmi.n	8003bb2 <_vfiprintf_r+0x2a>
 8003bac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bae:	f7ff fec6 	bl	800393e <__retarget_lock_acquire_recursive>
 8003bb2:	89ab      	ldrh	r3, [r5, #12]
 8003bb4:	071b      	lsls	r3, r3, #28
 8003bb6:	d501      	bpl.n	8003bbc <_vfiprintf_r+0x34>
 8003bb8:	692b      	ldr	r3, [r5, #16]
 8003bba:	b99b      	cbnz	r3, 8003be4 <_vfiprintf_r+0x5c>
 8003bbc:	4629      	mov	r1, r5
 8003bbe:	4630      	mov	r0, r6
 8003bc0:	f7ff fdee 	bl	80037a0 <__swsetup_r>
 8003bc4:	b170      	cbz	r0, 8003be4 <_vfiprintf_r+0x5c>
 8003bc6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003bc8:	07dc      	lsls	r4, r3, #31
 8003bca:	d504      	bpl.n	8003bd6 <_vfiprintf_r+0x4e>
 8003bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003bd0:	b01d      	add	sp, #116	@ 0x74
 8003bd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003bd6:	89ab      	ldrh	r3, [r5, #12]
 8003bd8:	0598      	lsls	r0, r3, #22
 8003bda:	d4f7      	bmi.n	8003bcc <_vfiprintf_r+0x44>
 8003bdc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003bde:	f7ff feaf 	bl	8003940 <__retarget_lock_release_recursive>
 8003be2:	e7f3      	b.n	8003bcc <_vfiprintf_r+0x44>
 8003be4:	2300      	movs	r3, #0
 8003be6:	9309      	str	r3, [sp, #36]	@ 0x24
 8003be8:	2320      	movs	r3, #32
 8003bea:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003bee:	f8cd 800c 	str.w	r8, [sp, #12]
 8003bf2:	2330      	movs	r3, #48	@ 0x30
 8003bf4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003da4 <_vfiprintf_r+0x21c>
 8003bf8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003bfc:	f04f 0901 	mov.w	r9, #1
 8003c00:	4623      	mov	r3, r4
 8003c02:	469a      	mov	sl, r3
 8003c04:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003c08:	b10a      	cbz	r2, 8003c0e <_vfiprintf_r+0x86>
 8003c0a:	2a25      	cmp	r2, #37	@ 0x25
 8003c0c:	d1f9      	bne.n	8003c02 <_vfiprintf_r+0x7a>
 8003c0e:	ebba 0b04 	subs.w	fp, sl, r4
 8003c12:	d00b      	beq.n	8003c2c <_vfiprintf_r+0xa4>
 8003c14:	465b      	mov	r3, fp
 8003c16:	4622      	mov	r2, r4
 8003c18:	4629      	mov	r1, r5
 8003c1a:	4630      	mov	r0, r6
 8003c1c:	f7ff ffa1 	bl	8003b62 <__sfputs_r>
 8003c20:	3001      	adds	r0, #1
 8003c22:	f000 80a7 	beq.w	8003d74 <_vfiprintf_r+0x1ec>
 8003c26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003c28:	445a      	add	r2, fp
 8003c2a:	9209      	str	r2, [sp, #36]	@ 0x24
 8003c2c:	f89a 3000 	ldrb.w	r3, [sl]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	f000 809f 	beq.w	8003d74 <_vfiprintf_r+0x1ec>
 8003c36:	2300      	movs	r3, #0
 8003c38:	f04f 32ff 	mov.w	r2, #4294967295
 8003c3c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003c40:	f10a 0a01 	add.w	sl, sl, #1
 8003c44:	9304      	str	r3, [sp, #16]
 8003c46:	9307      	str	r3, [sp, #28]
 8003c48:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003c4c:	931a      	str	r3, [sp, #104]	@ 0x68
 8003c4e:	4654      	mov	r4, sl
 8003c50:	2205      	movs	r2, #5
 8003c52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003c56:	4853      	ldr	r0, [pc, #332]	@ (8003da4 <_vfiprintf_r+0x21c>)
 8003c58:	f7fc fac2 	bl	80001e0 <memchr>
 8003c5c:	9a04      	ldr	r2, [sp, #16]
 8003c5e:	b9d8      	cbnz	r0, 8003c98 <_vfiprintf_r+0x110>
 8003c60:	06d1      	lsls	r1, r2, #27
 8003c62:	bf44      	itt	mi
 8003c64:	2320      	movmi	r3, #32
 8003c66:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c6a:	0713      	lsls	r3, r2, #28
 8003c6c:	bf44      	itt	mi
 8003c6e:	232b      	movmi	r3, #43	@ 0x2b
 8003c70:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003c74:	f89a 3000 	ldrb.w	r3, [sl]
 8003c78:	2b2a      	cmp	r3, #42	@ 0x2a
 8003c7a:	d015      	beq.n	8003ca8 <_vfiprintf_r+0x120>
 8003c7c:	9a07      	ldr	r2, [sp, #28]
 8003c7e:	4654      	mov	r4, sl
 8003c80:	2000      	movs	r0, #0
 8003c82:	f04f 0c0a 	mov.w	ip, #10
 8003c86:	4621      	mov	r1, r4
 8003c88:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003c8c:	3b30      	subs	r3, #48	@ 0x30
 8003c8e:	2b09      	cmp	r3, #9
 8003c90:	d94b      	bls.n	8003d2a <_vfiprintf_r+0x1a2>
 8003c92:	b1b0      	cbz	r0, 8003cc2 <_vfiprintf_r+0x13a>
 8003c94:	9207      	str	r2, [sp, #28]
 8003c96:	e014      	b.n	8003cc2 <_vfiprintf_r+0x13a>
 8003c98:	eba0 0308 	sub.w	r3, r0, r8
 8003c9c:	fa09 f303 	lsl.w	r3, r9, r3
 8003ca0:	4313      	orrs	r3, r2
 8003ca2:	9304      	str	r3, [sp, #16]
 8003ca4:	46a2      	mov	sl, r4
 8003ca6:	e7d2      	b.n	8003c4e <_vfiprintf_r+0xc6>
 8003ca8:	9b03      	ldr	r3, [sp, #12]
 8003caa:	1d19      	adds	r1, r3, #4
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	9103      	str	r1, [sp, #12]
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	bfbb      	ittet	lt
 8003cb4:	425b      	neglt	r3, r3
 8003cb6:	f042 0202 	orrlt.w	r2, r2, #2
 8003cba:	9307      	strge	r3, [sp, #28]
 8003cbc:	9307      	strlt	r3, [sp, #28]
 8003cbe:	bfb8      	it	lt
 8003cc0:	9204      	strlt	r2, [sp, #16]
 8003cc2:	7823      	ldrb	r3, [r4, #0]
 8003cc4:	2b2e      	cmp	r3, #46	@ 0x2e
 8003cc6:	d10a      	bne.n	8003cde <_vfiprintf_r+0x156>
 8003cc8:	7863      	ldrb	r3, [r4, #1]
 8003cca:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ccc:	d132      	bne.n	8003d34 <_vfiprintf_r+0x1ac>
 8003cce:	9b03      	ldr	r3, [sp, #12]
 8003cd0:	1d1a      	adds	r2, r3, #4
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	9203      	str	r2, [sp, #12]
 8003cd6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8003cda:	3402      	adds	r4, #2
 8003cdc:	9305      	str	r3, [sp, #20]
 8003cde:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003db4 <_vfiprintf_r+0x22c>
 8003ce2:	7821      	ldrb	r1, [r4, #0]
 8003ce4:	2203      	movs	r2, #3
 8003ce6:	4650      	mov	r0, sl
 8003ce8:	f7fc fa7a 	bl	80001e0 <memchr>
 8003cec:	b138      	cbz	r0, 8003cfe <_vfiprintf_r+0x176>
 8003cee:	9b04      	ldr	r3, [sp, #16]
 8003cf0:	eba0 000a 	sub.w	r0, r0, sl
 8003cf4:	2240      	movs	r2, #64	@ 0x40
 8003cf6:	4082      	lsls	r2, r0
 8003cf8:	4313      	orrs	r3, r2
 8003cfa:	3401      	adds	r4, #1
 8003cfc:	9304      	str	r3, [sp, #16]
 8003cfe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003d02:	4829      	ldr	r0, [pc, #164]	@ (8003da8 <_vfiprintf_r+0x220>)
 8003d04:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003d08:	2206      	movs	r2, #6
 8003d0a:	f7fc fa69 	bl	80001e0 <memchr>
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	d03f      	beq.n	8003d92 <_vfiprintf_r+0x20a>
 8003d12:	4b26      	ldr	r3, [pc, #152]	@ (8003dac <_vfiprintf_r+0x224>)
 8003d14:	bb1b      	cbnz	r3, 8003d5e <_vfiprintf_r+0x1d6>
 8003d16:	9b03      	ldr	r3, [sp, #12]
 8003d18:	3307      	adds	r3, #7
 8003d1a:	f023 0307 	bic.w	r3, r3, #7
 8003d1e:	3308      	adds	r3, #8
 8003d20:	9303      	str	r3, [sp, #12]
 8003d22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d24:	443b      	add	r3, r7
 8003d26:	9309      	str	r3, [sp, #36]	@ 0x24
 8003d28:	e76a      	b.n	8003c00 <_vfiprintf_r+0x78>
 8003d2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8003d2e:	460c      	mov	r4, r1
 8003d30:	2001      	movs	r0, #1
 8003d32:	e7a8      	b.n	8003c86 <_vfiprintf_r+0xfe>
 8003d34:	2300      	movs	r3, #0
 8003d36:	3401      	adds	r4, #1
 8003d38:	9305      	str	r3, [sp, #20]
 8003d3a:	4619      	mov	r1, r3
 8003d3c:	f04f 0c0a 	mov.w	ip, #10
 8003d40:	4620      	mov	r0, r4
 8003d42:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003d46:	3a30      	subs	r2, #48	@ 0x30
 8003d48:	2a09      	cmp	r2, #9
 8003d4a:	d903      	bls.n	8003d54 <_vfiprintf_r+0x1cc>
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d0c6      	beq.n	8003cde <_vfiprintf_r+0x156>
 8003d50:	9105      	str	r1, [sp, #20]
 8003d52:	e7c4      	b.n	8003cde <_vfiprintf_r+0x156>
 8003d54:	fb0c 2101 	mla	r1, ip, r1, r2
 8003d58:	4604      	mov	r4, r0
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	e7f0      	b.n	8003d40 <_vfiprintf_r+0x1b8>
 8003d5e:	ab03      	add	r3, sp, #12
 8003d60:	9300      	str	r3, [sp, #0]
 8003d62:	462a      	mov	r2, r5
 8003d64:	4b12      	ldr	r3, [pc, #72]	@ (8003db0 <_vfiprintf_r+0x228>)
 8003d66:	a904      	add	r1, sp, #16
 8003d68:	4630      	mov	r0, r6
 8003d6a:	f3af 8000 	nop.w
 8003d6e:	4607      	mov	r7, r0
 8003d70:	1c78      	adds	r0, r7, #1
 8003d72:	d1d6      	bne.n	8003d22 <_vfiprintf_r+0x19a>
 8003d74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003d76:	07d9      	lsls	r1, r3, #31
 8003d78:	d405      	bmi.n	8003d86 <_vfiprintf_r+0x1fe>
 8003d7a:	89ab      	ldrh	r3, [r5, #12]
 8003d7c:	059a      	lsls	r2, r3, #22
 8003d7e:	d402      	bmi.n	8003d86 <_vfiprintf_r+0x1fe>
 8003d80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003d82:	f7ff fddd 	bl	8003940 <__retarget_lock_release_recursive>
 8003d86:	89ab      	ldrh	r3, [r5, #12]
 8003d88:	065b      	lsls	r3, r3, #25
 8003d8a:	f53f af1f 	bmi.w	8003bcc <_vfiprintf_r+0x44>
 8003d8e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003d90:	e71e      	b.n	8003bd0 <_vfiprintf_r+0x48>
 8003d92:	ab03      	add	r3, sp, #12
 8003d94:	9300      	str	r3, [sp, #0]
 8003d96:	462a      	mov	r2, r5
 8003d98:	4b05      	ldr	r3, [pc, #20]	@ (8003db0 <_vfiprintf_r+0x228>)
 8003d9a:	a904      	add	r1, sp, #16
 8003d9c:	4630      	mov	r0, r6
 8003d9e:	f000 f879 	bl	8003e94 <_printf_i>
 8003da2:	e7e4      	b.n	8003d6e <_vfiprintf_r+0x1e6>
 8003da4:	080043d0 	.word	0x080043d0
 8003da8:	080043da 	.word	0x080043da
 8003dac:	00000000 	.word	0x00000000
 8003db0:	08003b63 	.word	0x08003b63
 8003db4:	080043d6 	.word	0x080043d6

08003db8 <_printf_common>:
 8003db8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003dbc:	4616      	mov	r6, r2
 8003dbe:	4698      	mov	r8, r3
 8003dc0:	688a      	ldr	r2, [r1, #8]
 8003dc2:	690b      	ldr	r3, [r1, #16]
 8003dc4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	bfb8      	it	lt
 8003dcc:	4613      	movlt	r3, r2
 8003dce:	6033      	str	r3, [r6, #0]
 8003dd0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003dd4:	4607      	mov	r7, r0
 8003dd6:	460c      	mov	r4, r1
 8003dd8:	b10a      	cbz	r2, 8003dde <_printf_common+0x26>
 8003dda:	3301      	adds	r3, #1
 8003ddc:	6033      	str	r3, [r6, #0]
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	0699      	lsls	r1, r3, #26
 8003de2:	bf42      	ittt	mi
 8003de4:	6833      	ldrmi	r3, [r6, #0]
 8003de6:	3302      	addmi	r3, #2
 8003de8:	6033      	strmi	r3, [r6, #0]
 8003dea:	6825      	ldr	r5, [r4, #0]
 8003dec:	f015 0506 	ands.w	r5, r5, #6
 8003df0:	d106      	bne.n	8003e00 <_printf_common+0x48>
 8003df2:	f104 0a19 	add.w	sl, r4, #25
 8003df6:	68e3      	ldr	r3, [r4, #12]
 8003df8:	6832      	ldr	r2, [r6, #0]
 8003dfa:	1a9b      	subs	r3, r3, r2
 8003dfc:	42ab      	cmp	r3, r5
 8003dfe:	dc26      	bgt.n	8003e4e <_printf_common+0x96>
 8003e00:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003e04:	6822      	ldr	r2, [r4, #0]
 8003e06:	3b00      	subs	r3, #0
 8003e08:	bf18      	it	ne
 8003e0a:	2301      	movne	r3, #1
 8003e0c:	0692      	lsls	r2, r2, #26
 8003e0e:	d42b      	bmi.n	8003e68 <_printf_common+0xb0>
 8003e10:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003e14:	4641      	mov	r1, r8
 8003e16:	4638      	mov	r0, r7
 8003e18:	47c8      	blx	r9
 8003e1a:	3001      	adds	r0, #1
 8003e1c:	d01e      	beq.n	8003e5c <_printf_common+0xa4>
 8003e1e:	6823      	ldr	r3, [r4, #0]
 8003e20:	6922      	ldr	r2, [r4, #16]
 8003e22:	f003 0306 	and.w	r3, r3, #6
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	bf02      	ittt	eq
 8003e2a:	68e5      	ldreq	r5, [r4, #12]
 8003e2c:	6833      	ldreq	r3, [r6, #0]
 8003e2e:	1aed      	subeq	r5, r5, r3
 8003e30:	68a3      	ldr	r3, [r4, #8]
 8003e32:	bf0c      	ite	eq
 8003e34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003e38:	2500      	movne	r5, #0
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	bfc4      	itt	gt
 8003e3e:	1a9b      	subgt	r3, r3, r2
 8003e40:	18ed      	addgt	r5, r5, r3
 8003e42:	2600      	movs	r6, #0
 8003e44:	341a      	adds	r4, #26
 8003e46:	42b5      	cmp	r5, r6
 8003e48:	d11a      	bne.n	8003e80 <_printf_common+0xc8>
 8003e4a:	2000      	movs	r0, #0
 8003e4c:	e008      	b.n	8003e60 <_printf_common+0xa8>
 8003e4e:	2301      	movs	r3, #1
 8003e50:	4652      	mov	r2, sl
 8003e52:	4641      	mov	r1, r8
 8003e54:	4638      	mov	r0, r7
 8003e56:	47c8      	blx	r9
 8003e58:	3001      	adds	r0, #1
 8003e5a:	d103      	bne.n	8003e64 <_printf_common+0xac>
 8003e5c:	f04f 30ff 	mov.w	r0, #4294967295
 8003e60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e64:	3501      	adds	r5, #1
 8003e66:	e7c6      	b.n	8003df6 <_printf_common+0x3e>
 8003e68:	18e1      	adds	r1, r4, r3
 8003e6a:	1c5a      	adds	r2, r3, #1
 8003e6c:	2030      	movs	r0, #48	@ 0x30
 8003e6e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003e72:	4422      	add	r2, r4
 8003e74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003e78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003e7c:	3302      	adds	r3, #2
 8003e7e:	e7c7      	b.n	8003e10 <_printf_common+0x58>
 8003e80:	2301      	movs	r3, #1
 8003e82:	4622      	mov	r2, r4
 8003e84:	4641      	mov	r1, r8
 8003e86:	4638      	mov	r0, r7
 8003e88:	47c8      	blx	r9
 8003e8a:	3001      	adds	r0, #1
 8003e8c:	d0e6      	beq.n	8003e5c <_printf_common+0xa4>
 8003e8e:	3601      	adds	r6, #1
 8003e90:	e7d9      	b.n	8003e46 <_printf_common+0x8e>
	...

08003e94 <_printf_i>:
 8003e94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003e98:	7e0f      	ldrb	r7, [r1, #24]
 8003e9a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003e9c:	2f78      	cmp	r7, #120	@ 0x78
 8003e9e:	4691      	mov	r9, r2
 8003ea0:	4680      	mov	r8, r0
 8003ea2:	460c      	mov	r4, r1
 8003ea4:	469a      	mov	sl, r3
 8003ea6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003eaa:	d807      	bhi.n	8003ebc <_printf_i+0x28>
 8003eac:	2f62      	cmp	r7, #98	@ 0x62
 8003eae:	d80a      	bhi.n	8003ec6 <_printf_i+0x32>
 8003eb0:	2f00      	cmp	r7, #0
 8003eb2:	f000 80d1 	beq.w	8004058 <_printf_i+0x1c4>
 8003eb6:	2f58      	cmp	r7, #88	@ 0x58
 8003eb8:	f000 80b8 	beq.w	800402c <_printf_i+0x198>
 8003ebc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ec0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003ec4:	e03a      	b.n	8003f3c <_printf_i+0xa8>
 8003ec6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003eca:	2b15      	cmp	r3, #21
 8003ecc:	d8f6      	bhi.n	8003ebc <_printf_i+0x28>
 8003ece:	a101      	add	r1, pc, #4	@ (adr r1, 8003ed4 <_printf_i+0x40>)
 8003ed0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003ed4:	08003f2d 	.word	0x08003f2d
 8003ed8:	08003f41 	.word	0x08003f41
 8003edc:	08003ebd 	.word	0x08003ebd
 8003ee0:	08003ebd 	.word	0x08003ebd
 8003ee4:	08003ebd 	.word	0x08003ebd
 8003ee8:	08003ebd 	.word	0x08003ebd
 8003eec:	08003f41 	.word	0x08003f41
 8003ef0:	08003ebd 	.word	0x08003ebd
 8003ef4:	08003ebd 	.word	0x08003ebd
 8003ef8:	08003ebd 	.word	0x08003ebd
 8003efc:	08003ebd 	.word	0x08003ebd
 8003f00:	0800403f 	.word	0x0800403f
 8003f04:	08003f6b 	.word	0x08003f6b
 8003f08:	08003ff9 	.word	0x08003ff9
 8003f0c:	08003ebd 	.word	0x08003ebd
 8003f10:	08003ebd 	.word	0x08003ebd
 8003f14:	08004061 	.word	0x08004061
 8003f18:	08003ebd 	.word	0x08003ebd
 8003f1c:	08003f6b 	.word	0x08003f6b
 8003f20:	08003ebd 	.word	0x08003ebd
 8003f24:	08003ebd 	.word	0x08003ebd
 8003f28:	08004001 	.word	0x08004001
 8003f2c:	6833      	ldr	r3, [r6, #0]
 8003f2e:	1d1a      	adds	r2, r3, #4
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	6032      	str	r2, [r6, #0]
 8003f34:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f38:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e09c      	b.n	800407a <_printf_i+0x1e6>
 8003f40:	6833      	ldr	r3, [r6, #0]
 8003f42:	6820      	ldr	r0, [r4, #0]
 8003f44:	1d19      	adds	r1, r3, #4
 8003f46:	6031      	str	r1, [r6, #0]
 8003f48:	0606      	lsls	r6, r0, #24
 8003f4a:	d501      	bpl.n	8003f50 <_printf_i+0xbc>
 8003f4c:	681d      	ldr	r5, [r3, #0]
 8003f4e:	e003      	b.n	8003f58 <_printf_i+0xc4>
 8003f50:	0645      	lsls	r5, r0, #25
 8003f52:	d5fb      	bpl.n	8003f4c <_printf_i+0xb8>
 8003f54:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003f58:	2d00      	cmp	r5, #0
 8003f5a:	da03      	bge.n	8003f64 <_printf_i+0xd0>
 8003f5c:	232d      	movs	r3, #45	@ 0x2d
 8003f5e:	426d      	negs	r5, r5
 8003f60:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003f64:	4858      	ldr	r0, [pc, #352]	@ (80040c8 <_printf_i+0x234>)
 8003f66:	230a      	movs	r3, #10
 8003f68:	e011      	b.n	8003f8e <_printf_i+0xfa>
 8003f6a:	6821      	ldr	r1, [r4, #0]
 8003f6c:	6833      	ldr	r3, [r6, #0]
 8003f6e:	0608      	lsls	r0, r1, #24
 8003f70:	f853 5b04 	ldr.w	r5, [r3], #4
 8003f74:	d402      	bmi.n	8003f7c <_printf_i+0xe8>
 8003f76:	0649      	lsls	r1, r1, #25
 8003f78:	bf48      	it	mi
 8003f7a:	b2ad      	uxthmi	r5, r5
 8003f7c:	2f6f      	cmp	r7, #111	@ 0x6f
 8003f7e:	4852      	ldr	r0, [pc, #328]	@ (80040c8 <_printf_i+0x234>)
 8003f80:	6033      	str	r3, [r6, #0]
 8003f82:	bf14      	ite	ne
 8003f84:	230a      	movne	r3, #10
 8003f86:	2308      	moveq	r3, #8
 8003f88:	2100      	movs	r1, #0
 8003f8a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003f8e:	6866      	ldr	r6, [r4, #4]
 8003f90:	60a6      	str	r6, [r4, #8]
 8003f92:	2e00      	cmp	r6, #0
 8003f94:	db05      	blt.n	8003fa2 <_printf_i+0x10e>
 8003f96:	6821      	ldr	r1, [r4, #0]
 8003f98:	432e      	orrs	r6, r5
 8003f9a:	f021 0104 	bic.w	r1, r1, #4
 8003f9e:	6021      	str	r1, [r4, #0]
 8003fa0:	d04b      	beq.n	800403a <_printf_i+0x1a6>
 8003fa2:	4616      	mov	r6, r2
 8003fa4:	fbb5 f1f3 	udiv	r1, r5, r3
 8003fa8:	fb03 5711 	mls	r7, r3, r1, r5
 8003fac:	5dc7      	ldrb	r7, [r0, r7]
 8003fae:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003fb2:	462f      	mov	r7, r5
 8003fb4:	42bb      	cmp	r3, r7
 8003fb6:	460d      	mov	r5, r1
 8003fb8:	d9f4      	bls.n	8003fa4 <_printf_i+0x110>
 8003fba:	2b08      	cmp	r3, #8
 8003fbc:	d10b      	bne.n	8003fd6 <_printf_i+0x142>
 8003fbe:	6823      	ldr	r3, [r4, #0]
 8003fc0:	07df      	lsls	r7, r3, #31
 8003fc2:	d508      	bpl.n	8003fd6 <_printf_i+0x142>
 8003fc4:	6923      	ldr	r3, [r4, #16]
 8003fc6:	6861      	ldr	r1, [r4, #4]
 8003fc8:	4299      	cmp	r1, r3
 8003fca:	bfde      	ittt	le
 8003fcc:	2330      	movle	r3, #48	@ 0x30
 8003fce:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003fd2:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003fd6:	1b92      	subs	r2, r2, r6
 8003fd8:	6122      	str	r2, [r4, #16]
 8003fda:	f8cd a000 	str.w	sl, [sp]
 8003fde:	464b      	mov	r3, r9
 8003fe0:	aa03      	add	r2, sp, #12
 8003fe2:	4621      	mov	r1, r4
 8003fe4:	4640      	mov	r0, r8
 8003fe6:	f7ff fee7 	bl	8003db8 <_printf_common>
 8003fea:	3001      	adds	r0, #1
 8003fec:	d14a      	bne.n	8004084 <_printf_i+0x1f0>
 8003fee:	f04f 30ff 	mov.w	r0, #4294967295
 8003ff2:	b004      	add	sp, #16
 8003ff4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ff8:	6823      	ldr	r3, [r4, #0]
 8003ffa:	f043 0320 	orr.w	r3, r3, #32
 8003ffe:	6023      	str	r3, [r4, #0]
 8004000:	4832      	ldr	r0, [pc, #200]	@ (80040cc <_printf_i+0x238>)
 8004002:	2778      	movs	r7, #120	@ 0x78
 8004004:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004008:	6823      	ldr	r3, [r4, #0]
 800400a:	6831      	ldr	r1, [r6, #0]
 800400c:	061f      	lsls	r7, r3, #24
 800400e:	f851 5b04 	ldr.w	r5, [r1], #4
 8004012:	d402      	bmi.n	800401a <_printf_i+0x186>
 8004014:	065f      	lsls	r7, r3, #25
 8004016:	bf48      	it	mi
 8004018:	b2ad      	uxthmi	r5, r5
 800401a:	6031      	str	r1, [r6, #0]
 800401c:	07d9      	lsls	r1, r3, #31
 800401e:	bf44      	itt	mi
 8004020:	f043 0320 	orrmi.w	r3, r3, #32
 8004024:	6023      	strmi	r3, [r4, #0]
 8004026:	b11d      	cbz	r5, 8004030 <_printf_i+0x19c>
 8004028:	2310      	movs	r3, #16
 800402a:	e7ad      	b.n	8003f88 <_printf_i+0xf4>
 800402c:	4826      	ldr	r0, [pc, #152]	@ (80040c8 <_printf_i+0x234>)
 800402e:	e7e9      	b.n	8004004 <_printf_i+0x170>
 8004030:	6823      	ldr	r3, [r4, #0]
 8004032:	f023 0320 	bic.w	r3, r3, #32
 8004036:	6023      	str	r3, [r4, #0]
 8004038:	e7f6      	b.n	8004028 <_printf_i+0x194>
 800403a:	4616      	mov	r6, r2
 800403c:	e7bd      	b.n	8003fba <_printf_i+0x126>
 800403e:	6833      	ldr	r3, [r6, #0]
 8004040:	6825      	ldr	r5, [r4, #0]
 8004042:	6961      	ldr	r1, [r4, #20]
 8004044:	1d18      	adds	r0, r3, #4
 8004046:	6030      	str	r0, [r6, #0]
 8004048:	062e      	lsls	r6, r5, #24
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	d501      	bpl.n	8004052 <_printf_i+0x1be>
 800404e:	6019      	str	r1, [r3, #0]
 8004050:	e002      	b.n	8004058 <_printf_i+0x1c4>
 8004052:	0668      	lsls	r0, r5, #25
 8004054:	d5fb      	bpl.n	800404e <_printf_i+0x1ba>
 8004056:	8019      	strh	r1, [r3, #0]
 8004058:	2300      	movs	r3, #0
 800405a:	6123      	str	r3, [r4, #16]
 800405c:	4616      	mov	r6, r2
 800405e:	e7bc      	b.n	8003fda <_printf_i+0x146>
 8004060:	6833      	ldr	r3, [r6, #0]
 8004062:	1d1a      	adds	r2, r3, #4
 8004064:	6032      	str	r2, [r6, #0]
 8004066:	681e      	ldr	r6, [r3, #0]
 8004068:	6862      	ldr	r2, [r4, #4]
 800406a:	2100      	movs	r1, #0
 800406c:	4630      	mov	r0, r6
 800406e:	f7fc f8b7 	bl	80001e0 <memchr>
 8004072:	b108      	cbz	r0, 8004078 <_printf_i+0x1e4>
 8004074:	1b80      	subs	r0, r0, r6
 8004076:	6060      	str	r0, [r4, #4]
 8004078:	6863      	ldr	r3, [r4, #4]
 800407a:	6123      	str	r3, [r4, #16]
 800407c:	2300      	movs	r3, #0
 800407e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004082:	e7aa      	b.n	8003fda <_printf_i+0x146>
 8004084:	6923      	ldr	r3, [r4, #16]
 8004086:	4632      	mov	r2, r6
 8004088:	4649      	mov	r1, r9
 800408a:	4640      	mov	r0, r8
 800408c:	47d0      	blx	sl
 800408e:	3001      	adds	r0, #1
 8004090:	d0ad      	beq.n	8003fee <_printf_i+0x15a>
 8004092:	6823      	ldr	r3, [r4, #0]
 8004094:	079b      	lsls	r3, r3, #30
 8004096:	d413      	bmi.n	80040c0 <_printf_i+0x22c>
 8004098:	68e0      	ldr	r0, [r4, #12]
 800409a:	9b03      	ldr	r3, [sp, #12]
 800409c:	4298      	cmp	r0, r3
 800409e:	bfb8      	it	lt
 80040a0:	4618      	movlt	r0, r3
 80040a2:	e7a6      	b.n	8003ff2 <_printf_i+0x15e>
 80040a4:	2301      	movs	r3, #1
 80040a6:	4632      	mov	r2, r6
 80040a8:	4649      	mov	r1, r9
 80040aa:	4640      	mov	r0, r8
 80040ac:	47d0      	blx	sl
 80040ae:	3001      	adds	r0, #1
 80040b0:	d09d      	beq.n	8003fee <_printf_i+0x15a>
 80040b2:	3501      	adds	r5, #1
 80040b4:	68e3      	ldr	r3, [r4, #12]
 80040b6:	9903      	ldr	r1, [sp, #12]
 80040b8:	1a5b      	subs	r3, r3, r1
 80040ba:	42ab      	cmp	r3, r5
 80040bc:	dcf2      	bgt.n	80040a4 <_printf_i+0x210>
 80040be:	e7eb      	b.n	8004098 <_printf_i+0x204>
 80040c0:	2500      	movs	r5, #0
 80040c2:	f104 0619 	add.w	r6, r4, #25
 80040c6:	e7f5      	b.n	80040b4 <_printf_i+0x220>
 80040c8:	080043e1 	.word	0x080043e1
 80040cc:	080043f2 	.word	0x080043f2

080040d0 <__sflush_r>:
 80040d0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80040d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040d8:	0716      	lsls	r6, r2, #28
 80040da:	4605      	mov	r5, r0
 80040dc:	460c      	mov	r4, r1
 80040de:	d454      	bmi.n	800418a <__sflush_r+0xba>
 80040e0:	684b      	ldr	r3, [r1, #4]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	dc02      	bgt.n	80040ec <__sflush_r+0x1c>
 80040e6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	dd48      	ble.n	800417e <__sflush_r+0xae>
 80040ec:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80040ee:	2e00      	cmp	r6, #0
 80040f0:	d045      	beq.n	800417e <__sflush_r+0xae>
 80040f2:	2300      	movs	r3, #0
 80040f4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80040f8:	682f      	ldr	r7, [r5, #0]
 80040fa:	6a21      	ldr	r1, [r4, #32]
 80040fc:	602b      	str	r3, [r5, #0]
 80040fe:	d030      	beq.n	8004162 <__sflush_r+0x92>
 8004100:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004102:	89a3      	ldrh	r3, [r4, #12]
 8004104:	0759      	lsls	r1, r3, #29
 8004106:	d505      	bpl.n	8004114 <__sflush_r+0x44>
 8004108:	6863      	ldr	r3, [r4, #4]
 800410a:	1ad2      	subs	r2, r2, r3
 800410c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800410e:	b10b      	cbz	r3, 8004114 <__sflush_r+0x44>
 8004110:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004112:	1ad2      	subs	r2, r2, r3
 8004114:	2300      	movs	r3, #0
 8004116:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004118:	6a21      	ldr	r1, [r4, #32]
 800411a:	4628      	mov	r0, r5
 800411c:	47b0      	blx	r6
 800411e:	1c43      	adds	r3, r0, #1
 8004120:	89a3      	ldrh	r3, [r4, #12]
 8004122:	d106      	bne.n	8004132 <__sflush_r+0x62>
 8004124:	6829      	ldr	r1, [r5, #0]
 8004126:	291d      	cmp	r1, #29
 8004128:	d82b      	bhi.n	8004182 <__sflush_r+0xb2>
 800412a:	4a2a      	ldr	r2, [pc, #168]	@ (80041d4 <__sflush_r+0x104>)
 800412c:	40ca      	lsrs	r2, r1
 800412e:	07d6      	lsls	r6, r2, #31
 8004130:	d527      	bpl.n	8004182 <__sflush_r+0xb2>
 8004132:	2200      	movs	r2, #0
 8004134:	6062      	str	r2, [r4, #4]
 8004136:	04d9      	lsls	r1, r3, #19
 8004138:	6922      	ldr	r2, [r4, #16]
 800413a:	6022      	str	r2, [r4, #0]
 800413c:	d504      	bpl.n	8004148 <__sflush_r+0x78>
 800413e:	1c42      	adds	r2, r0, #1
 8004140:	d101      	bne.n	8004146 <__sflush_r+0x76>
 8004142:	682b      	ldr	r3, [r5, #0]
 8004144:	b903      	cbnz	r3, 8004148 <__sflush_r+0x78>
 8004146:	6560      	str	r0, [r4, #84]	@ 0x54
 8004148:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800414a:	602f      	str	r7, [r5, #0]
 800414c:	b1b9      	cbz	r1, 800417e <__sflush_r+0xae>
 800414e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004152:	4299      	cmp	r1, r3
 8004154:	d002      	beq.n	800415c <__sflush_r+0x8c>
 8004156:	4628      	mov	r0, r5
 8004158:	f7ff fbf4 	bl	8003944 <_free_r>
 800415c:	2300      	movs	r3, #0
 800415e:	6363      	str	r3, [r4, #52]	@ 0x34
 8004160:	e00d      	b.n	800417e <__sflush_r+0xae>
 8004162:	2301      	movs	r3, #1
 8004164:	4628      	mov	r0, r5
 8004166:	47b0      	blx	r6
 8004168:	4602      	mov	r2, r0
 800416a:	1c50      	adds	r0, r2, #1
 800416c:	d1c9      	bne.n	8004102 <__sflush_r+0x32>
 800416e:	682b      	ldr	r3, [r5, #0]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d0c6      	beq.n	8004102 <__sflush_r+0x32>
 8004174:	2b1d      	cmp	r3, #29
 8004176:	d001      	beq.n	800417c <__sflush_r+0xac>
 8004178:	2b16      	cmp	r3, #22
 800417a:	d11e      	bne.n	80041ba <__sflush_r+0xea>
 800417c:	602f      	str	r7, [r5, #0]
 800417e:	2000      	movs	r0, #0
 8004180:	e022      	b.n	80041c8 <__sflush_r+0xf8>
 8004182:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004186:	b21b      	sxth	r3, r3
 8004188:	e01b      	b.n	80041c2 <__sflush_r+0xf2>
 800418a:	690f      	ldr	r7, [r1, #16]
 800418c:	2f00      	cmp	r7, #0
 800418e:	d0f6      	beq.n	800417e <__sflush_r+0xae>
 8004190:	0793      	lsls	r3, r2, #30
 8004192:	680e      	ldr	r6, [r1, #0]
 8004194:	bf08      	it	eq
 8004196:	694b      	ldreq	r3, [r1, #20]
 8004198:	600f      	str	r7, [r1, #0]
 800419a:	bf18      	it	ne
 800419c:	2300      	movne	r3, #0
 800419e:	eba6 0807 	sub.w	r8, r6, r7
 80041a2:	608b      	str	r3, [r1, #8]
 80041a4:	f1b8 0f00 	cmp.w	r8, #0
 80041a8:	dde9      	ble.n	800417e <__sflush_r+0xae>
 80041aa:	6a21      	ldr	r1, [r4, #32]
 80041ac:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80041ae:	4643      	mov	r3, r8
 80041b0:	463a      	mov	r2, r7
 80041b2:	4628      	mov	r0, r5
 80041b4:	47b0      	blx	r6
 80041b6:	2800      	cmp	r0, #0
 80041b8:	dc08      	bgt.n	80041cc <__sflush_r+0xfc>
 80041ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c2:	81a3      	strh	r3, [r4, #12]
 80041c4:	f04f 30ff 	mov.w	r0, #4294967295
 80041c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041cc:	4407      	add	r7, r0
 80041ce:	eba8 0800 	sub.w	r8, r8, r0
 80041d2:	e7e7      	b.n	80041a4 <__sflush_r+0xd4>
 80041d4:	20400001 	.word	0x20400001

080041d8 <_fflush_r>:
 80041d8:	b538      	push	{r3, r4, r5, lr}
 80041da:	690b      	ldr	r3, [r1, #16]
 80041dc:	4605      	mov	r5, r0
 80041de:	460c      	mov	r4, r1
 80041e0:	b913      	cbnz	r3, 80041e8 <_fflush_r+0x10>
 80041e2:	2500      	movs	r5, #0
 80041e4:	4628      	mov	r0, r5
 80041e6:	bd38      	pop	{r3, r4, r5, pc}
 80041e8:	b118      	cbz	r0, 80041f2 <_fflush_r+0x1a>
 80041ea:	6a03      	ldr	r3, [r0, #32]
 80041ec:	b90b      	cbnz	r3, 80041f2 <_fflush_r+0x1a>
 80041ee:	f7ff f9af 	bl	8003550 <__sinit>
 80041f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0f3      	beq.n	80041e2 <_fflush_r+0xa>
 80041fa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80041fc:	07d0      	lsls	r0, r2, #31
 80041fe:	d404      	bmi.n	800420a <_fflush_r+0x32>
 8004200:	0599      	lsls	r1, r3, #22
 8004202:	d402      	bmi.n	800420a <_fflush_r+0x32>
 8004204:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004206:	f7ff fb9a 	bl	800393e <__retarget_lock_acquire_recursive>
 800420a:	4628      	mov	r0, r5
 800420c:	4621      	mov	r1, r4
 800420e:	f7ff ff5f 	bl	80040d0 <__sflush_r>
 8004212:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004214:	07da      	lsls	r2, r3, #31
 8004216:	4605      	mov	r5, r0
 8004218:	d4e4      	bmi.n	80041e4 <_fflush_r+0xc>
 800421a:	89a3      	ldrh	r3, [r4, #12]
 800421c:	059b      	lsls	r3, r3, #22
 800421e:	d4e1      	bmi.n	80041e4 <_fflush_r+0xc>
 8004220:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004222:	f7ff fb8d 	bl	8003940 <__retarget_lock_release_recursive>
 8004226:	e7dd      	b.n	80041e4 <_fflush_r+0xc>

08004228 <__swhatbuf_r>:
 8004228:	b570      	push	{r4, r5, r6, lr}
 800422a:	460c      	mov	r4, r1
 800422c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004230:	2900      	cmp	r1, #0
 8004232:	b096      	sub	sp, #88	@ 0x58
 8004234:	4615      	mov	r5, r2
 8004236:	461e      	mov	r6, r3
 8004238:	da0d      	bge.n	8004256 <__swhatbuf_r+0x2e>
 800423a:	89a3      	ldrh	r3, [r4, #12]
 800423c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004240:	f04f 0100 	mov.w	r1, #0
 8004244:	bf14      	ite	ne
 8004246:	2340      	movne	r3, #64	@ 0x40
 8004248:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800424c:	2000      	movs	r0, #0
 800424e:	6031      	str	r1, [r6, #0]
 8004250:	602b      	str	r3, [r5, #0]
 8004252:	b016      	add	sp, #88	@ 0x58
 8004254:	bd70      	pop	{r4, r5, r6, pc}
 8004256:	466a      	mov	r2, sp
 8004258:	f000 f848 	bl	80042ec <_fstat_r>
 800425c:	2800      	cmp	r0, #0
 800425e:	dbec      	blt.n	800423a <__swhatbuf_r+0x12>
 8004260:	9901      	ldr	r1, [sp, #4]
 8004262:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004266:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800426a:	4259      	negs	r1, r3
 800426c:	4159      	adcs	r1, r3
 800426e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004272:	e7eb      	b.n	800424c <__swhatbuf_r+0x24>

08004274 <__smakebuf_r>:
 8004274:	898b      	ldrh	r3, [r1, #12]
 8004276:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004278:	079d      	lsls	r5, r3, #30
 800427a:	4606      	mov	r6, r0
 800427c:	460c      	mov	r4, r1
 800427e:	d507      	bpl.n	8004290 <__smakebuf_r+0x1c>
 8004280:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004284:	6023      	str	r3, [r4, #0]
 8004286:	6123      	str	r3, [r4, #16]
 8004288:	2301      	movs	r3, #1
 800428a:	6163      	str	r3, [r4, #20]
 800428c:	b003      	add	sp, #12
 800428e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004290:	ab01      	add	r3, sp, #4
 8004292:	466a      	mov	r2, sp
 8004294:	f7ff ffc8 	bl	8004228 <__swhatbuf_r>
 8004298:	9f00      	ldr	r7, [sp, #0]
 800429a:	4605      	mov	r5, r0
 800429c:	4639      	mov	r1, r7
 800429e:	4630      	mov	r0, r6
 80042a0:	f7ff fbbc 	bl	8003a1c <_malloc_r>
 80042a4:	b948      	cbnz	r0, 80042ba <__smakebuf_r+0x46>
 80042a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80042aa:	059a      	lsls	r2, r3, #22
 80042ac:	d4ee      	bmi.n	800428c <__smakebuf_r+0x18>
 80042ae:	f023 0303 	bic.w	r3, r3, #3
 80042b2:	f043 0302 	orr.w	r3, r3, #2
 80042b6:	81a3      	strh	r3, [r4, #12]
 80042b8:	e7e2      	b.n	8004280 <__smakebuf_r+0xc>
 80042ba:	89a3      	ldrh	r3, [r4, #12]
 80042bc:	6020      	str	r0, [r4, #0]
 80042be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80042c2:	81a3      	strh	r3, [r4, #12]
 80042c4:	9b01      	ldr	r3, [sp, #4]
 80042c6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80042ca:	b15b      	cbz	r3, 80042e4 <__smakebuf_r+0x70>
 80042cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80042d0:	4630      	mov	r0, r6
 80042d2:	f000 f81d 	bl	8004310 <_isatty_r>
 80042d6:	b128      	cbz	r0, 80042e4 <__smakebuf_r+0x70>
 80042d8:	89a3      	ldrh	r3, [r4, #12]
 80042da:	f023 0303 	bic.w	r3, r3, #3
 80042de:	f043 0301 	orr.w	r3, r3, #1
 80042e2:	81a3      	strh	r3, [r4, #12]
 80042e4:	89a3      	ldrh	r3, [r4, #12]
 80042e6:	431d      	orrs	r5, r3
 80042e8:	81a5      	strh	r5, [r4, #12]
 80042ea:	e7cf      	b.n	800428c <__smakebuf_r+0x18>

080042ec <_fstat_r>:
 80042ec:	b538      	push	{r3, r4, r5, lr}
 80042ee:	4d07      	ldr	r5, [pc, #28]	@ (800430c <_fstat_r+0x20>)
 80042f0:	2300      	movs	r3, #0
 80042f2:	4604      	mov	r4, r0
 80042f4:	4608      	mov	r0, r1
 80042f6:	4611      	mov	r1, r2
 80042f8:	602b      	str	r3, [r5, #0]
 80042fa:	f7fc fe73 	bl	8000fe4 <_fstat>
 80042fe:	1c43      	adds	r3, r0, #1
 8004300:	d102      	bne.n	8004308 <_fstat_r+0x1c>
 8004302:	682b      	ldr	r3, [r5, #0]
 8004304:	b103      	cbz	r3, 8004308 <_fstat_r+0x1c>
 8004306:	6023      	str	r3, [r4, #0]
 8004308:	bd38      	pop	{r3, r4, r5, pc}
 800430a:	bf00      	nop
 800430c:	20000270 	.word	0x20000270

08004310 <_isatty_r>:
 8004310:	b538      	push	{r3, r4, r5, lr}
 8004312:	4d06      	ldr	r5, [pc, #24]	@ (800432c <_isatty_r+0x1c>)
 8004314:	2300      	movs	r3, #0
 8004316:	4604      	mov	r4, r0
 8004318:	4608      	mov	r0, r1
 800431a:	602b      	str	r3, [r5, #0]
 800431c:	f7fc fe72 	bl	8001004 <_isatty>
 8004320:	1c43      	adds	r3, r0, #1
 8004322:	d102      	bne.n	800432a <_isatty_r+0x1a>
 8004324:	682b      	ldr	r3, [r5, #0]
 8004326:	b103      	cbz	r3, 800432a <_isatty_r+0x1a>
 8004328:	6023      	str	r3, [r4, #0]
 800432a:	bd38      	pop	{r3, r4, r5, pc}
 800432c:	20000270 	.word	0x20000270

08004330 <_sbrk_r>:
 8004330:	b538      	push	{r3, r4, r5, lr}
 8004332:	4d06      	ldr	r5, [pc, #24]	@ (800434c <_sbrk_r+0x1c>)
 8004334:	2300      	movs	r3, #0
 8004336:	4604      	mov	r4, r0
 8004338:	4608      	mov	r0, r1
 800433a:	602b      	str	r3, [r5, #0]
 800433c:	f7fc fe7a 	bl	8001034 <_sbrk>
 8004340:	1c43      	adds	r3, r0, #1
 8004342:	d102      	bne.n	800434a <_sbrk_r+0x1a>
 8004344:	682b      	ldr	r3, [r5, #0]
 8004346:	b103      	cbz	r3, 800434a <_sbrk_r+0x1a>
 8004348:	6023      	str	r3, [r4, #0]
 800434a:	bd38      	pop	{r3, r4, r5, pc}
 800434c:	20000270 	.word	0x20000270

08004350 <_init>:
 8004350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004352:	bf00      	nop
 8004354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004356:	bc08      	pop	{r3}
 8004358:	469e      	mov	lr, r3
 800435a:	4770      	bx	lr

0800435c <_fini>:
 800435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435e:	bf00      	nop
 8004360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004362:	bc08      	pop	{r3}
 8004364:	469e      	mov	lr, r3
 8004366:	4770      	bx	lr
