
stm32f4-VL53L0X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000040c  08007848  08007848  00017848  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c54  08007c54  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  08007c54  08007c54  00017c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007c5c  08007c5c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007c5c  08007c5c  00017c5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007c60  08007c60  00017c60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08007c64  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  200001e0  08007e44  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08007e44  0002031c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c8f3  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d6a  00000000  00000000  0002cb03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  0002e870  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000a20  00000000  00000000  0002f310  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cd9  00000000  00000000  0002fd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfae  00000000  00000000  00046a09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00089ec0  00000000  00000000  000529b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000dc877  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d84  00000000  00000000  000dc8cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08007830 	.word	0x08007830

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	08007830 	.word	0x08007830

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96e 	b.w	8000eac <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468c      	mov	ip, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	f040 8083 	bne.w	8000cfe <__udivmoddi4+0x116>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d947      	bls.n	8000c8e <__udivmoddi4+0xa6>
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	b142      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c04:	f1c2 0020 	rsb	r0, r2, #32
 8000c08:	fa24 f000 	lsr.w	r0, r4, r0
 8000c0c:	4091      	lsls	r1, r2
 8000c0e:	4097      	lsls	r7, r2
 8000c10:	ea40 0c01 	orr.w	ip, r0, r1
 8000c14:	4094      	lsls	r4, r2
 8000c16:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c1a:	0c23      	lsrs	r3, r4, #16
 8000c1c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c20:	fa1f fe87 	uxth.w	lr, r7
 8000c24:	fb08 c116 	mls	r1, r8, r6, ip
 8000c28:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c30:	4299      	cmp	r1, r3
 8000c32:	d909      	bls.n	8000c48 <__udivmoddi4+0x60>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c3a:	f080 8119 	bcs.w	8000e70 <__udivmoddi4+0x288>
 8000c3e:	4299      	cmp	r1, r3
 8000c40:	f240 8116 	bls.w	8000e70 <__udivmoddi4+0x288>
 8000c44:	3e02      	subs	r6, #2
 8000c46:	443b      	add	r3, r7
 8000c48:	1a5b      	subs	r3, r3, r1
 8000c4a:	b2a4      	uxth	r4, r4
 8000c4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c50:	fb08 3310 	mls	r3, r8, r0, r3
 8000c54:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c58:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c5c:	45a6      	cmp	lr, r4
 8000c5e:	d909      	bls.n	8000c74 <__udivmoddi4+0x8c>
 8000c60:	193c      	adds	r4, r7, r4
 8000c62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c66:	f080 8105 	bcs.w	8000e74 <__udivmoddi4+0x28c>
 8000c6a:	45a6      	cmp	lr, r4
 8000c6c:	f240 8102 	bls.w	8000e74 <__udivmoddi4+0x28c>
 8000c70:	3802      	subs	r0, #2
 8000c72:	443c      	add	r4, r7
 8000c74:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c78:	eba4 040e 	sub.w	r4, r4, lr
 8000c7c:	2600      	movs	r6, #0
 8000c7e:	b11d      	cbz	r5, 8000c88 <__udivmoddi4+0xa0>
 8000c80:	40d4      	lsrs	r4, r2
 8000c82:	2300      	movs	r3, #0
 8000c84:	e9c5 4300 	strd	r4, r3, [r5]
 8000c88:	4631      	mov	r1, r6
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	b902      	cbnz	r2, 8000c92 <__udivmoddi4+0xaa>
 8000c90:	deff      	udf	#255	; 0xff
 8000c92:	fab2 f282 	clz	r2, r2
 8000c96:	2a00      	cmp	r2, #0
 8000c98:	d150      	bne.n	8000d3c <__udivmoddi4+0x154>
 8000c9a:	1bcb      	subs	r3, r1, r7
 8000c9c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ca0:	fa1f f887 	uxth.w	r8, r7
 8000ca4:	2601      	movs	r6, #1
 8000ca6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000caa:	0c21      	lsrs	r1, r4, #16
 8000cac:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cb4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cb8:	428b      	cmp	r3, r1
 8000cba:	d907      	bls.n	8000ccc <__udivmoddi4+0xe4>
 8000cbc:	1879      	adds	r1, r7, r1
 8000cbe:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cc2:	d202      	bcs.n	8000cca <__udivmoddi4+0xe2>
 8000cc4:	428b      	cmp	r3, r1
 8000cc6:	f200 80e9 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000cca:	4684      	mov	ip, r0
 8000ccc:	1ac9      	subs	r1, r1, r3
 8000cce:	b2a3      	uxth	r3, r4
 8000cd0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cd8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000cdc:	fb08 f800 	mul.w	r8, r8, r0
 8000ce0:	45a0      	cmp	r8, r4
 8000ce2:	d907      	bls.n	8000cf4 <__udivmoddi4+0x10c>
 8000ce4:	193c      	adds	r4, r7, r4
 8000ce6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cea:	d202      	bcs.n	8000cf2 <__udivmoddi4+0x10a>
 8000cec:	45a0      	cmp	r8, r4
 8000cee:	f200 80d9 	bhi.w	8000ea4 <__udivmoddi4+0x2bc>
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	eba4 0408 	sub.w	r4, r4, r8
 8000cf8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cfc:	e7bf      	b.n	8000c7e <__udivmoddi4+0x96>
 8000cfe:	428b      	cmp	r3, r1
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x12e>
 8000d02:	2d00      	cmp	r5, #0
 8000d04:	f000 80b1 	beq.w	8000e6a <__udivmoddi4+0x282>
 8000d08:	2600      	movs	r6, #0
 8000d0a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d0e:	4630      	mov	r0, r6
 8000d10:	4631      	mov	r1, r6
 8000d12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d16:	fab3 f683 	clz	r6, r3
 8000d1a:	2e00      	cmp	r6, #0
 8000d1c:	d14a      	bne.n	8000db4 <__udivmoddi4+0x1cc>
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d302      	bcc.n	8000d28 <__udivmoddi4+0x140>
 8000d22:	4282      	cmp	r2, r0
 8000d24:	f200 80b8 	bhi.w	8000e98 <__udivmoddi4+0x2b0>
 8000d28:	1a84      	subs	r4, r0, r2
 8000d2a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d2e:	2001      	movs	r0, #1
 8000d30:	468c      	mov	ip, r1
 8000d32:	2d00      	cmp	r5, #0
 8000d34:	d0a8      	beq.n	8000c88 <__udivmoddi4+0xa0>
 8000d36:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000d3c:	f1c2 0320 	rsb	r3, r2, #32
 8000d40:	fa20 f603 	lsr.w	r6, r0, r3
 8000d44:	4097      	lsls	r7, r2
 8000d46:	fa01 f002 	lsl.w	r0, r1, r2
 8000d4a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d4e:	40d9      	lsrs	r1, r3
 8000d50:	4330      	orrs	r0, r6
 8000d52:	0c03      	lsrs	r3, r0, #16
 8000d54:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d58:	fa1f f887 	uxth.w	r8, r7
 8000d5c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d60:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d64:	fb06 f108 	mul.w	r1, r6, r8
 8000d68:	4299      	cmp	r1, r3
 8000d6a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x19c>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d76:	f080 808d 	bcs.w	8000e94 <__udivmoddi4+0x2ac>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 808a 	bls.w	8000e94 <__udivmoddi4+0x2ac>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b281      	uxth	r1, r0
 8000d88:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d8c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d90:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d94:	fb00 f308 	mul.w	r3, r0, r8
 8000d98:	428b      	cmp	r3, r1
 8000d9a:	d907      	bls.n	8000dac <__udivmoddi4+0x1c4>
 8000d9c:	1879      	adds	r1, r7, r1
 8000d9e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000da2:	d273      	bcs.n	8000e8c <__udivmoddi4+0x2a4>
 8000da4:	428b      	cmp	r3, r1
 8000da6:	d971      	bls.n	8000e8c <__udivmoddi4+0x2a4>
 8000da8:	3802      	subs	r0, #2
 8000daa:	4439      	add	r1, r7
 8000dac:	1acb      	subs	r3, r1, r3
 8000dae:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000db2:	e778      	b.n	8000ca6 <__udivmoddi4+0xbe>
 8000db4:	f1c6 0c20 	rsb	ip, r6, #32
 8000db8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dbc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000dc0:	431c      	orrs	r4, r3
 8000dc2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000dc6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dca:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dce:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	0c3b      	lsrs	r3, r7, #16
 8000dd6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dda:	fa1f f884 	uxth.w	r8, r4
 8000dde:	fb0e 1119 	mls	r1, lr, r9, r1
 8000de2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000de6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dea:	458a      	cmp	sl, r1
 8000dec:	fa02 f206 	lsl.w	r2, r2, r6
 8000df0:	fa00 f306 	lsl.w	r3, r0, r6
 8000df4:	d908      	bls.n	8000e08 <__udivmoddi4+0x220>
 8000df6:	1861      	adds	r1, r4, r1
 8000df8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dfc:	d248      	bcs.n	8000e90 <__udivmoddi4+0x2a8>
 8000dfe:	458a      	cmp	sl, r1
 8000e00:	d946      	bls.n	8000e90 <__udivmoddi4+0x2a8>
 8000e02:	f1a9 0902 	sub.w	r9, r9, #2
 8000e06:	4421      	add	r1, r4
 8000e08:	eba1 010a 	sub.w	r1, r1, sl
 8000e0c:	b2bf      	uxth	r7, r7
 8000e0e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e12:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e16:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e1a:	fb00 f808 	mul.w	r8, r0, r8
 8000e1e:	45b8      	cmp	r8, r7
 8000e20:	d907      	bls.n	8000e32 <__udivmoddi4+0x24a>
 8000e22:	19e7      	adds	r7, r4, r7
 8000e24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e28:	d22e      	bcs.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2a:	45b8      	cmp	r8, r7
 8000e2c:	d92c      	bls.n	8000e88 <__udivmoddi4+0x2a0>
 8000e2e:	3802      	subs	r0, #2
 8000e30:	4427      	add	r7, r4
 8000e32:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e36:	eba7 0708 	sub.w	r7, r7, r8
 8000e3a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e3e:	454f      	cmp	r7, r9
 8000e40:	46c6      	mov	lr, r8
 8000e42:	4649      	mov	r1, r9
 8000e44:	d31a      	bcc.n	8000e7c <__udivmoddi4+0x294>
 8000e46:	d017      	beq.n	8000e78 <__udivmoddi4+0x290>
 8000e48:	b15d      	cbz	r5, 8000e62 <__udivmoddi4+0x27a>
 8000e4a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e4e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e52:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e56:	40f2      	lsrs	r2, r6
 8000e58:	ea4c 0202 	orr.w	r2, ip, r2
 8000e5c:	40f7      	lsrs	r7, r6
 8000e5e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e62:	2600      	movs	r6, #0
 8000e64:	4631      	mov	r1, r6
 8000e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6a:	462e      	mov	r6, r5
 8000e6c:	4628      	mov	r0, r5
 8000e6e:	e70b      	b.n	8000c88 <__udivmoddi4+0xa0>
 8000e70:	4606      	mov	r6, r0
 8000e72:	e6e9      	b.n	8000c48 <__udivmoddi4+0x60>
 8000e74:	4618      	mov	r0, r3
 8000e76:	e6fd      	b.n	8000c74 <__udivmoddi4+0x8c>
 8000e78:	4543      	cmp	r3, r8
 8000e7a:	d2e5      	bcs.n	8000e48 <__udivmoddi4+0x260>
 8000e7c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e80:	eb69 0104 	sbc.w	r1, r9, r4
 8000e84:	3801      	subs	r0, #1
 8000e86:	e7df      	b.n	8000e48 <__udivmoddi4+0x260>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	e7d2      	b.n	8000e32 <__udivmoddi4+0x24a>
 8000e8c:	4660      	mov	r0, ip
 8000e8e:	e78d      	b.n	8000dac <__udivmoddi4+0x1c4>
 8000e90:	4681      	mov	r9, r0
 8000e92:	e7b9      	b.n	8000e08 <__udivmoddi4+0x220>
 8000e94:	4666      	mov	r6, ip
 8000e96:	e775      	b.n	8000d84 <__udivmoddi4+0x19c>
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e74a      	b.n	8000d32 <__udivmoddi4+0x14a>
 8000e9c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ea0:	4439      	add	r1, r7
 8000ea2:	e713      	b.n	8000ccc <__udivmoddi4+0xe4>
 8000ea4:	3802      	subs	r0, #2
 8000ea6:	443c      	add	r4, r7
 8000ea8:	e724      	b.n	8000cf4 <__udivmoddi4+0x10c>
 8000eaa:	bf00      	nop

08000eac <__aeabi_idiv0>:
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop

08000eb0 <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b086      	sub	sp, #24
 8000eb4:	af04      	add	r7, sp, #16
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	460a      	mov	r2, r1
 8000eba:	71fb      	strb	r3, [r7, #7]
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 8000ec0:	4a0c      	ldr	r2, [pc, #48]	; (8000ef4 <writeReg+0x44>)
 8000ec2:	79bb      	ldrb	r3, [r7, #6]
 8000ec4:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000ec6:	4b0c      	ldr	r3, [pc, #48]	; (8000ef8 <writeReg+0x48>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	b299      	uxth	r1, r3
 8000ecc:	79fb      	ldrb	r3, [r7, #7]
 8000ece:	b29a      	uxth	r2, r3
 8000ed0:	2364      	movs	r3, #100	; 0x64
 8000ed2:	9302      	str	r3, [sp, #8]
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	9301      	str	r3, [sp, #4]
 8000ed8:	4b06      	ldr	r3, [pc, #24]	; (8000ef4 <writeReg+0x44>)
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	2301      	movs	r3, #1
 8000ede:	4807      	ldr	r0, [pc, #28]	; (8000efc <writeReg+0x4c>)
 8000ee0:	f001 fffe 	bl	8002ee0 <HAL_I2C_Mem_Write>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	461a      	mov	r2, r3
 8000ee8:	4b05      	ldr	r3, [pc, #20]	; (8000f00 <writeReg+0x50>)
 8000eea:	701a      	strb	r2, [r3, #0]
}
 8000eec:	bf00      	nop
 8000eee:	3708      	adds	r7, #8
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	20000264 	.word	0x20000264
 8000ef8:	20000000 	.word	0x20000000
 8000efc:	20000210 	.word	0x20000210
 8000f00:	20000269 	.word	0x20000269

08000f04 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af04      	add	r7, sp, #16
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	460a      	mov	r2, r1
 8000f0e:	71fb      	strb	r3, [r7, #7]
 8000f10:	4613      	mov	r3, r2
 8000f12:	80bb      	strh	r3, [r7, #4]
 8000f14:	88bb      	ldrh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 8000f16:	4a0c      	ldr	r2, [pc, #48]	; (8000f48 <writeReg16Bit+0x44>)
 8000f18:	8013      	strh	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000f1a:	4b0c      	ldr	r3, [pc, #48]	; (8000f4c <writeReg16Bit+0x48>)
 8000f1c:	781b      	ldrb	r3, [r3, #0]
 8000f1e:	b299      	uxth	r1, r3
 8000f20:	79fb      	ldrb	r3, [r7, #7]
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	2364      	movs	r3, #100	; 0x64
 8000f26:	9302      	str	r3, [sp, #8]
 8000f28:	2302      	movs	r3, #2
 8000f2a:	9301      	str	r3, [sp, #4]
 8000f2c:	4b06      	ldr	r3, [pc, #24]	; (8000f48 <writeReg16Bit+0x44>)
 8000f2e:	9300      	str	r3, [sp, #0]
 8000f30:	2301      	movs	r3, #1
 8000f32:	4807      	ldr	r0, [pc, #28]	; (8000f50 <writeReg16Bit+0x4c>)
 8000f34:	f001 ffd4 	bl	8002ee0 <HAL_I2C_Mem_Write>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	4b05      	ldr	r3, [pc, #20]	; (8000f54 <writeReg16Bit+0x50>)
 8000f3e:	701a      	strb	r2, [r3, #0]
}
 8000f40:	bf00      	nop
 8000f42:	3708      	adds	r7, #8
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	20000264 	.word	0x20000264
 8000f4c:	20000000 	.word	0x20000000
 8000f50:	20000210 	.word	0x20000210
 8000f54:	20000269 	.word	0x20000269

08000f58 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b088      	sub	sp, #32
 8000f5c:	af04      	add	r7, sp, #16
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000f62:	4b0f      	ldr	r3, [pc, #60]	; (8000fa0 <readReg+0x48>)
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	f043 0301 	orr.w	r3, r3, #1
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	b299      	uxth	r1, r3
 8000f6e:	79fb      	ldrb	r3, [r7, #7]
 8000f70:	b29a      	uxth	r2, r3
 8000f72:	2364      	movs	r3, #100	; 0x64
 8000f74:	9302      	str	r3, [sp, #8]
 8000f76:	2301      	movs	r3, #1
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <readReg+0x4c>)
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2301      	movs	r3, #1
 8000f80:	4809      	ldr	r0, [pc, #36]	; (8000fa8 <readReg+0x50>)
 8000f82:	f002 f8a7 	bl	80030d4 <HAL_I2C_Mem_Read>
 8000f86:	4603      	mov	r3, r0
 8000f88:	461a      	mov	r2, r3
 8000f8a:	4b08      	ldr	r3, [pc, #32]	; (8000fac <readReg+0x54>)
 8000f8c:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8000f8e:	4b05      	ldr	r3, [pc, #20]	; (8000fa4 <readReg+0x4c>)
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	73fb      	strb	r3, [r7, #15]

  return value;
 8000f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3710      	adds	r7, #16
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}
 8000f9e:	bf00      	nop
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	20000264 	.word	0x20000264
 8000fa8:	20000210 	.word	0x20000210
 8000fac:	20000269 	.word	0x20000269

08000fb0 <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af04      	add	r7, sp, #16
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000fba:	4b0f      	ldr	r3, [pc, #60]	; (8000ff8 <readReg16Bit+0x48>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	f043 0301 	orr.w	r3, r3, #1
 8000fc2:	b2db      	uxtb	r3, r3
 8000fc4:	b299      	uxth	r1, r3
 8000fc6:	79fb      	ldrb	r3, [r7, #7]
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	2364      	movs	r3, #100	; 0x64
 8000fcc:	9302      	str	r3, [sp, #8]
 8000fce:	2302      	movs	r3, #2
 8000fd0:	9301      	str	r3, [sp, #4]
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <readReg16Bit+0x4c>)
 8000fd4:	9300      	str	r3, [sp, #0]
 8000fd6:	2301      	movs	r3, #1
 8000fd8:	4809      	ldr	r0, [pc, #36]	; (8001000 <readReg16Bit+0x50>)
 8000fda:	f002 f87b 	bl	80030d4 <HAL_I2C_Mem_Read>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	461a      	mov	r2, r3
 8000fe2:	4b08      	ldr	r3, [pc, #32]	; (8001004 <readReg16Bit+0x54>)
 8000fe4:	701a      	strb	r2, [r3, #0]
 8000fe6:	4b05      	ldr	r3, [pc, #20]	; (8000ffc <readReg16Bit+0x4c>)
 8000fe8:	881b      	ldrh	r3, [r3, #0]
 8000fea:	b29b      	uxth	r3, r3
  memcpy(&value, msgBuffer, 2);
 8000fec:	81fb      	strh	r3, [r7, #14]

  return value;
 8000fee:	89fb      	ldrh	r3, [r7, #14]
}
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000000 	.word	0x20000000
 8000ffc:	20000264 	.word	0x20000264
 8001000:	20000210 	.word	0x20000210
 8001004:	20000269 	.word	0x20000269

08001008 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8001008:	b580      	push	{r7, lr}
 800100a:	b086      	sub	sp, #24
 800100c:	af04      	add	r7, sp, #16
 800100e:	4603      	mov	r3, r0
 8001010:	6039      	str	r1, [r7, #0]
 8001012:	71fb      	strb	r3, [r7, #7]
 8001014:	4613      	mov	r3, r2
 8001016:	71bb      	strb	r3, [r7, #6]
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	461a      	mov	r2, r3

  memcpy(msgBuffer, src, 4);
 800101e:	4b0d      	ldr	r3, [pc, #52]	; (8001054 <writeMulti+0x4c>)
 8001020:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8001022:	4b0d      	ldr	r3, [pc, #52]	; (8001058 <writeMulti+0x50>)
 8001024:	781b      	ldrb	r3, [r3, #0]
 8001026:	b299      	uxth	r1, r3
 8001028:	79fb      	ldrb	r3, [r7, #7]
 800102a:	b29a      	uxth	r2, r3
 800102c:	79bb      	ldrb	r3, [r7, #6]
 800102e:	b29b      	uxth	r3, r3
 8001030:	2064      	movs	r0, #100	; 0x64
 8001032:	9002      	str	r0, [sp, #8]
 8001034:	9301      	str	r3, [sp, #4]
 8001036:	4b07      	ldr	r3, [pc, #28]	; (8001054 <writeMulti+0x4c>)
 8001038:	9300      	str	r3, [sp, #0]
 800103a:	2301      	movs	r3, #1
 800103c:	4807      	ldr	r0, [pc, #28]	; (800105c <writeMulti+0x54>)
 800103e:	f001 ff4f 	bl	8002ee0 <HAL_I2C_Mem_Write>
 8001042:	4603      	mov	r3, r0
 8001044:	461a      	mov	r2, r3
 8001046:	4b06      	ldr	r3, [pc, #24]	; (8001060 <writeMulti+0x58>)
 8001048:	701a      	strb	r2, [r3, #0]
}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	20000264 	.word	0x20000264
 8001058:	20000000 	.word	0x20000000
 800105c:	20000210 	.word	0x20000210
 8001060:	20000269 	.word	0x20000269

08001064 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8001064:	b580      	push	{r7, lr}
 8001066:	b086      	sub	sp, #24
 8001068:	af04      	add	r7, sp, #16
 800106a:	4603      	mov	r3, r0
 800106c:	6039      	str	r1, [r7, #0]
 800106e:	71fb      	strb	r3, [r7, #7]
 8001070:	4613      	mov	r3, r2
 8001072:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8001074:	4b0d      	ldr	r3, [pc, #52]	; (80010ac <readMulti+0x48>)
 8001076:	781b      	ldrb	r3, [r3, #0]
 8001078:	f043 0301 	orr.w	r3, r3, #1
 800107c:	b2db      	uxtb	r3, r3
 800107e:	b299      	uxth	r1, r3
 8001080:	79fb      	ldrb	r3, [r7, #7]
 8001082:	b29a      	uxth	r2, r3
 8001084:	79bb      	ldrb	r3, [r7, #6]
 8001086:	b29b      	uxth	r3, r3
 8001088:	2064      	movs	r0, #100	; 0x64
 800108a:	9002      	str	r0, [sp, #8]
 800108c:	9301      	str	r3, [sp, #4]
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	2301      	movs	r3, #1
 8001094:	4806      	ldr	r0, [pc, #24]	; (80010b0 <readMulti+0x4c>)
 8001096:	f002 f81d 	bl	80030d4 <HAL_I2C_Mem_Read>
 800109a:	4603      	mov	r3, r0
 800109c:	461a      	mov	r2, r3
 800109e:	4b05      	ldr	r3, [pc, #20]	; (80010b4 <readMulti+0x50>)
 80010a0:	701a      	strb	r2, [r3, #0]
}
 80010a2:	bf00      	nop
 80010a4:	3708      	adds	r7, #8
 80010a6:	46bd      	mov	sp, r7
 80010a8:	bd80      	pop	{r7, pc}
 80010aa:	bf00      	nop
 80010ac:	20000000 	.word	0x20000000
 80010b0:	20000210 	.word	0x20000210
 80010b4:	20000269 	.word	0x20000269

080010b8 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	6039      	str	r1, [r7, #0]
 80010c2:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 80010c4:	2254      	movs	r2, #84	; 0x54
 80010c6:	6839      	ldr	r1, [r7, #0]
 80010c8:	4855      	ldr	r0, [pc, #340]	; (8001220 <initVL53L0X+0x168>)
 80010ca:	f003 fd15 	bl	8004af8 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 80010ce:	4b55      	ldr	r3, [pc, #340]	; (8001224 <initVL53L0X+0x16c>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 80010d4:	4b53      	ldr	r3, [pc, #332]	; (8001224 <initVL53L0X+0x16c>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 80010da:	4b52      	ldr	r3, [pc, #328]	; (8001224 <initVL53L0X+0x16c>)
 80010dc:	2200      	movs	r2, #0
 80010de:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 80010e0:	4b50      	ldr	r3, [pc, #320]	; (8001224 <initVL53L0X+0x16c>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 80010e6:	79fb      	ldrb	r3, [r7, #7]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d00a      	beq.n	8001102 <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 80010ec:	2089      	movs	r0, #137	; 0x89
 80010ee:	f7ff ff33 	bl	8000f58 <readReg>
 80010f2:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 80010f4:	f043 0301 	orr.w	r3, r3, #1
 80010f8:	b2db      	uxtb	r3, r3
 80010fa:	4619      	mov	r1, r3
 80010fc:	2089      	movs	r0, #137	; 0x89
 80010fe:	f7ff fed7 	bl	8000eb0 <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8001102:	2100      	movs	r1, #0
 8001104:	2088      	movs	r0, #136	; 0x88
 8001106:	f7ff fed3 	bl	8000eb0 <writeReg>

  writeReg(0x80, 0x01);
 800110a:	2101      	movs	r1, #1
 800110c:	2080      	movs	r0, #128	; 0x80
 800110e:	f7ff fecf 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x01);
 8001112:	2101      	movs	r1, #1
 8001114:	20ff      	movs	r0, #255	; 0xff
 8001116:	f7ff fecb 	bl	8000eb0 <writeReg>
  writeReg(0x00, 0x00);
 800111a:	2100      	movs	r1, #0
 800111c:	2000      	movs	r0, #0
 800111e:	f7ff fec7 	bl	8000eb0 <writeReg>
  g_stopVariable = readReg(0x91);
 8001122:	2091      	movs	r0, #145	; 0x91
 8001124:	f7ff ff18 	bl	8000f58 <readReg>
 8001128:	4603      	mov	r3, r0
 800112a:	461a      	mov	r2, r3
 800112c:	4b3e      	ldr	r3, [pc, #248]	; (8001228 <initVL53L0X+0x170>)
 800112e:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8001130:	2101      	movs	r1, #1
 8001132:	2000      	movs	r0, #0
 8001134:	f7ff febc 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x00);
 8001138:	2100      	movs	r1, #0
 800113a:	20ff      	movs	r0, #255	; 0xff
 800113c:	f7ff feb8 	bl	8000eb0 <writeReg>
  writeReg(0x80, 0x00);
 8001140:	2100      	movs	r1, #0
 8001142:	2080      	movs	r0, #128	; 0x80
 8001144:	f7ff feb4 	bl	8000eb0 <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8001148:	2060      	movs	r0, #96	; 0x60
 800114a:	f7ff ff05 	bl	8000f58 <readReg>
 800114e:	4603      	mov	r3, r0
 8001150:	f043 0312 	orr.w	r3, r3, #18
 8001154:	b2db      	uxtb	r3, r3
 8001156:	4619      	mov	r1, r3
 8001158:	2060      	movs	r0, #96	; 0x60
 800115a:	f7ff fea9 	bl	8000eb0 <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 800115e:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 8001162:	f000 fa09 	bl	8001578 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8001166:	21ff      	movs	r1, #255	; 0xff
 8001168:	2001      	movs	r0, #1
 800116a:	f7ff fea1 	bl	8000eb0 <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 800116e:	f107 0213 	add.w	r2, r7, #19
 8001172:	f107 0314 	add.w	r3, r7, #20
 8001176:	4611      	mov	r1, r2
 8001178:	4618      	mov	r0, r3
 800117a:	f000 fd6f 	bl	8001c5c <getSpadInfo>
 800117e:	4603      	mov	r3, r0
 8001180:	2b00      	cmp	r3, #0
 8001182:	d101      	bne.n	8001188 <initVL53L0X+0xd0>
 8001184:	2300      	movs	r3, #0
 8001186:	e1f1      	b.n	800156c <initVL53L0X+0x4b4>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8001188:	f107 030c 	add.w	r3, r7, #12
 800118c:	2206      	movs	r2, #6
 800118e:	4619      	mov	r1, r3
 8001190:	20b0      	movs	r0, #176	; 0xb0
 8001192:	f7ff ff67 	bl	8001064 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8001196:	2101      	movs	r1, #1
 8001198:	20ff      	movs	r0, #255	; 0xff
 800119a:	f7ff fe89 	bl	8000eb0 <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 800119e:	2100      	movs	r1, #0
 80011a0:	204f      	movs	r0, #79	; 0x4f
 80011a2:	f7ff fe85 	bl	8000eb0 <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 80011a6:	212c      	movs	r1, #44	; 0x2c
 80011a8:	204e      	movs	r0, #78	; 0x4e
 80011aa:	f7ff fe81 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x00);
 80011ae:	2100      	movs	r1, #0
 80011b0:	20ff      	movs	r0, #255	; 0xff
 80011b2:	f7ff fe7d 	bl	8000eb0 <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 80011b6:	21b4      	movs	r1, #180	; 0xb4
 80011b8:	20b6      	movs	r0, #182	; 0xb6
 80011ba:	f7ff fe79 	bl	8000eb0 <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 80011be:	7cfb      	ldrb	r3, [r7, #19]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <initVL53L0X+0x110>
 80011c4:	230c      	movs	r3, #12
 80011c6:	e000      	b.n	80011ca <initVL53L0X+0x112>
 80011c8:	2300      	movs	r3, #0
 80011ca:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 80011cc:	2300      	movs	r3, #0
 80011ce:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 80011d0:	2300      	movs	r3, #0
 80011d2:	75bb      	strb	r3, [r7, #22]
 80011d4:	e042      	b.n	800125c <initVL53L0X+0x1a4>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 80011d6:	7dba      	ldrb	r2, [r7, #22]
 80011d8:	7d7b      	ldrb	r3, [r7, #21]
 80011da:	429a      	cmp	r2, r3
 80011dc:	d303      	bcc.n	80011e6 <initVL53L0X+0x12e>
 80011de:	7d3b      	ldrb	r3, [r7, #20]
 80011e0:	7dfa      	ldrb	r2, [r7, #23]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	d122      	bne.n	800122c <initVL53L0X+0x174>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 80011e6:	7dbb      	ldrb	r3, [r7, #22]
 80011e8:	08db      	lsrs	r3, r3, #3
 80011ea:	b2d8      	uxtb	r0, r3
 80011ec:	4603      	mov	r3, r0
 80011ee:	f107 0218 	add.w	r2, r7, #24
 80011f2:	4413      	add	r3, r2
 80011f4:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80011f8:	b25a      	sxtb	r2, r3
 80011fa:	7dbb      	ldrb	r3, [r7, #22]
 80011fc:	f003 0307 	and.w	r3, r3, #7
 8001200:	2101      	movs	r1, #1
 8001202:	fa01 f303 	lsl.w	r3, r1, r3
 8001206:	b25b      	sxtb	r3, r3
 8001208:	43db      	mvns	r3, r3
 800120a:	b25b      	sxtb	r3, r3
 800120c:	4013      	ands	r3, r2
 800120e:	b25a      	sxtb	r2, r3
 8001210:	4603      	mov	r3, r0
 8001212:	b2d2      	uxtb	r2, r2
 8001214:	f107 0118 	add.w	r1, r7, #24
 8001218:	440b      	add	r3, r1
 800121a:	f803 2c0c 	strb.w	r2, [r3, #-12]
 800121e:	e01a      	b.n	8001256 <initVL53L0X+0x19e>
 8001220:	20000210 	.word	0x20000210
 8001224:	20000264 	.word	0x20000264
 8001228:	20000268 	.word	0x20000268
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 800122c:	7dbb      	ldrb	r3, [r7, #22]
 800122e:	08db      	lsrs	r3, r3, #3
 8001230:	b2db      	uxtb	r3, r3
 8001232:	f107 0218 	add.w	r2, r7, #24
 8001236:	4413      	add	r3, r2
 8001238:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800123c:	461a      	mov	r2, r3
 800123e:	7dbb      	ldrb	r3, [r7, #22]
 8001240:	f003 0307 	and.w	r3, r3, #7
 8001244:	fa42 f303 	asr.w	r3, r2, r3
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	2b00      	cmp	r3, #0
 800124e:	d002      	beq.n	8001256 <initVL53L0X+0x19e>
    {
      spads_enabled++;
 8001250:	7dfb      	ldrb	r3, [r7, #23]
 8001252:	3301      	adds	r3, #1
 8001254:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8001256:	7dbb      	ldrb	r3, [r7, #22]
 8001258:	3301      	adds	r3, #1
 800125a:	75bb      	strb	r3, [r7, #22]
 800125c:	7dbb      	ldrb	r3, [r7, #22]
 800125e:	2b2f      	cmp	r3, #47	; 0x2f
 8001260:	d9b9      	bls.n	80011d6 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8001262:	f107 030c 	add.w	r3, r7, #12
 8001266:	2206      	movs	r2, #6
 8001268:	4619      	mov	r1, r3
 800126a:	20b0      	movs	r0, #176	; 0xb0
 800126c:	f7ff fecc 	bl	8001008 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8001270:	2101      	movs	r1, #1
 8001272:	20ff      	movs	r0, #255	; 0xff
 8001274:	f7ff fe1c 	bl	8000eb0 <writeReg>
  writeReg(0x00, 0x00);
 8001278:	2100      	movs	r1, #0
 800127a:	2000      	movs	r0, #0
 800127c:	f7ff fe18 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x00);
 8001280:	2100      	movs	r1, #0
 8001282:	20ff      	movs	r0, #255	; 0xff
 8001284:	f7ff fe14 	bl	8000eb0 <writeReg>
  writeReg(0x09, 0x00);
 8001288:	2100      	movs	r1, #0
 800128a:	2009      	movs	r0, #9
 800128c:	f7ff fe10 	bl	8000eb0 <writeReg>
  writeReg(0x10, 0x00);
 8001290:	2100      	movs	r1, #0
 8001292:	2010      	movs	r0, #16
 8001294:	f7ff fe0c 	bl	8000eb0 <writeReg>
  writeReg(0x11, 0x00);
 8001298:	2100      	movs	r1, #0
 800129a:	2011      	movs	r0, #17
 800129c:	f7ff fe08 	bl	8000eb0 <writeReg>

  writeReg(0x24, 0x01);
 80012a0:	2101      	movs	r1, #1
 80012a2:	2024      	movs	r0, #36	; 0x24
 80012a4:	f7ff fe04 	bl	8000eb0 <writeReg>
  writeReg(0x25, 0xFF);
 80012a8:	21ff      	movs	r1, #255	; 0xff
 80012aa:	2025      	movs	r0, #37	; 0x25
 80012ac:	f7ff fe00 	bl	8000eb0 <writeReg>
  writeReg(0x75, 0x00);
 80012b0:	2100      	movs	r1, #0
 80012b2:	2075      	movs	r0, #117	; 0x75
 80012b4:	f7ff fdfc 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x01);
 80012b8:	2101      	movs	r1, #1
 80012ba:	20ff      	movs	r0, #255	; 0xff
 80012bc:	f7ff fdf8 	bl	8000eb0 <writeReg>
  writeReg(0x4E, 0x2C);
 80012c0:	212c      	movs	r1, #44	; 0x2c
 80012c2:	204e      	movs	r0, #78	; 0x4e
 80012c4:	f7ff fdf4 	bl	8000eb0 <writeReg>
  writeReg(0x48, 0x00);
 80012c8:	2100      	movs	r1, #0
 80012ca:	2048      	movs	r0, #72	; 0x48
 80012cc:	f7ff fdf0 	bl	8000eb0 <writeReg>
  writeReg(0x30, 0x20);
 80012d0:	2120      	movs	r1, #32
 80012d2:	2030      	movs	r0, #48	; 0x30
 80012d4:	f7ff fdec 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x00);
 80012d8:	2100      	movs	r1, #0
 80012da:	20ff      	movs	r0, #255	; 0xff
 80012dc:	f7ff fde8 	bl	8000eb0 <writeReg>
  writeReg(0x30, 0x09);
 80012e0:	2109      	movs	r1, #9
 80012e2:	2030      	movs	r0, #48	; 0x30
 80012e4:	f7ff fde4 	bl	8000eb0 <writeReg>
  writeReg(0x54, 0x00);
 80012e8:	2100      	movs	r1, #0
 80012ea:	2054      	movs	r0, #84	; 0x54
 80012ec:	f7ff fde0 	bl	8000eb0 <writeReg>
  writeReg(0x31, 0x04);
 80012f0:	2104      	movs	r1, #4
 80012f2:	2031      	movs	r0, #49	; 0x31
 80012f4:	f7ff fddc 	bl	8000eb0 <writeReg>
  writeReg(0x32, 0x03);
 80012f8:	2103      	movs	r1, #3
 80012fa:	2032      	movs	r0, #50	; 0x32
 80012fc:	f7ff fdd8 	bl	8000eb0 <writeReg>
  writeReg(0x40, 0x83);
 8001300:	2183      	movs	r1, #131	; 0x83
 8001302:	2040      	movs	r0, #64	; 0x40
 8001304:	f7ff fdd4 	bl	8000eb0 <writeReg>
  writeReg(0x46, 0x25);
 8001308:	2125      	movs	r1, #37	; 0x25
 800130a:	2046      	movs	r0, #70	; 0x46
 800130c:	f7ff fdd0 	bl	8000eb0 <writeReg>
  writeReg(0x60, 0x00);
 8001310:	2100      	movs	r1, #0
 8001312:	2060      	movs	r0, #96	; 0x60
 8001314:	f7ff fdcc 	bl	8000eb0 <writeReg>
  writeReg(0x27, 0x00);
 8001318:	2100      	movs	r1, #0
 800131a:	2027      	movs	r0, #39	; 0x27
 800131c:	f7ff fdc8 	bl	8000eb0 <writeReg>
  writeReg(0x50, 0x06);
 8001320:	2106      	movs	r1, #6
 8001322:	2050      	movs	r0, #80	; 0x50
 8001324:	f7ff fdc4 	bl	8000eb0 <writeReg>
  writeReg(0x51, 0x00);
 8001328:	2100      	movs	r1, #0
 800132a:	2051      	movs	r0, #81	; 0x51
 800132c:	f7ff fdc0 	bl	8000eb0 <writeReg>
  writeReg(0x52, 0x96);
 8001330:	2196      	movs	r1, #150	; 0x96
 8001332:	2052      	movs	r0, #82	; 0x52
 8001334:	f7ff fdbc 	bl	8000eb0 <writeReg>
  writeReg(0x56, 0x08);
 8001338:	2108      	movs	r1, #8
 800133a:	2056      	movs	r0, #86	; 0x56
 800133c:	f7ff fdb8 	bl	8000eb0 <writeReg>
  writeReg(0x57, 0x30);
 8001340:	2130      	movs	r1, #48	; 0x30
 8001342:	2057      	movs	r0, #87	; 0x57
 8001344:	f7ff fdb4 	bl	8000eb0 <writeReg>
  writeReg(0x61, 0x00);
 8001348:	2100      	movs	r1, #0
 800134a:	2061      	movs	r0, #97	; 0x61
 800134c:	f7ff fdb0 	bl	8000eb0 <writeReg>
  writeReg(0x62, 0x00);
 8001350:	2100      	movs	r1, #0
 8001352:	2062      	movs	r0, #98	; 0x62
 8001354:	f7ff fdac 	bl	8000eb0 <writeReg>
  writeReg(0x64, 0x00);
 8001358:	2100      	movs	r1, #0
 800135a:	2064      	movs	r0, #100	; 0x64
 800135c:	f7ff fda8 	bl	8000eb0 <writeReg>
  writeReg(0x65, 0x00);
 8001360:	2100      	movs	r1, #0
 8001362:	2065      	movs	r0, #101	; 0x65
 8001364:	f7ff fda4 	bl	8000eb0 <writeReg>
  writeReg(0x66, 0xA0);
 8001368:	21a0      	movs	r1, #160	; 0xa0
 800136a:	2066      	movs	r0, #102	; 0x66
 800136c:	f7ff fda0 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x01);
 8001370:	2101      	movs	r1, #1
 8001372:	20ff      	movs	r0, #255	; 0xff
 8001374:	f7ff fd9c 	bl	8000eb0 <writeReg>
  writeReg(0x22, 0x32);
 8001378:	2132      	movs	r1, #50	; 0x32
 800137a:	2022      	movs	r0, #34	; 0x22
 800137c:	f7ff fd98 	bl	8000eb0 <writeReg>
  writeReg(0x47, 0x14);
 8001380:	2114      	movs	r1, #20
 8001382:	2047      	movs	r0, #71	; 0x47
 8001384:	f7ff fd94 	bl	8000eb0 <writeReg>
  writeReg(0x49, 0xFF);
 8001388:	21ff      	movs	r1, #255	; 0xff
 800138a:	2049      	movs	r0, #73	; 0x49
 800138c:	f7ff fd90 	bl	8000eb0 <writeReg>
  writeReg(0x4A, 0x00);
 8001390:	2100      	movs	r1, #0
 8001392:	204a      	movs	r0, #74	; 0x4a
 8001394:	f7ff fd8c 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x00);
 8001398:	2100      	movs	r1, #0
 800139a:	20ff      	movs	r0, #255	; 0xff
 800139c:	f7ff fd88 	bl	8000eb0 <writeReg>
  writeReg(0x7A, 0x0A);
 80013a0:	210a      	movs	r1, #10
 80013a2:	207a      	movs	r0, #122	; 0x7a
 80013a4:	f7ff fd84 	bl	8000eb0 <writeReg>
  writeReg(0x7B, 0x00);
 80013a8:	2100      	movs	r1, #0
 80013aa:	207b      	movs	r0, #123	; 0x7b
 80013ac:	f7ff fd80 	bl	8000eb0 <writeReg>
  writeReg(0x78, 0x21);
 80013b0:	2121      	movs	r1, #33	; 0x21
 80013b2:	2078      	movs	r0, #120	; 0x78
 80013b4:	f7ff fd7c 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x01);
 80013b8:	2101      	movs	r1, #1
 80013ba:	20ff      	movs	r0, #255	; 0xff
 80013bc:	f7ff fd78 	bl	8000eb0 <writeReg>
  writeReg(0x23, 0x34);
 80013c0:	2134      	movs	r1, #52	; 0x34
 80013c2:	2023      	movs	r0, #35	; 0x23
 80013c4:	f7ff fd74 	bl	8000eb0 <writeReg>
  writeReg(0x42, 0x00);
 80013c8:	2100      	movs	r1, #0
 80013ca:	2042      	movs	r0, #66	; 0x42
 80013cc:	f7ff fd70 	bl	8000eb0 <writeReg>
  writeReg(0x44, 0xFF);
 80013d0:	21ff      	movs	r1, #255	; 0xff
 80013d2:	2044      	movs	r0, #68	; 0x44
 80013d4:	f7ff fd6c 	bl	8000eb0 <writeReg>
  writeReg(0x45, 0x26);
 80013d8:	2126      	movs	r1, #38	; 0x26
 80013da:	2045      	movs	r0, #69	; 0x45
 80013dc:	f7ff fd68 	bl	8000eb0 <writeReg>
  writeReg(0x46, 0x05);
 80013e0:	2105      	movs	r1, #5
 80013e2:	2046      	movs	r0, #70	; 0x46
 80013e4:	f7ff fd64 	bl	8000eb0 <writeReg>
  writeReg(0x40, 0x40);
 80013e8:	2140      	movs	r1, #64	; 0x40
 80013ea:	2040      	movs	r0, #64	; 0x40
 80013ec:	f7ff fd60 	bl	8000eb0 <writeReg>
  writeReg(0x0E, 0x06);
 80013f0:	2106      	movs	r1, #6
 80013f2:	200e      	movs	r0, #14
 80013f4:	f7ff fd5c 	bl	8000eb0 <writeReg>
  writeReg(0x20, 0x1A);
 80013f8:	211a      	movs	r1, #26
 80013fa:	2020      	movs	r0, #32
 80013fc:	f7ff fd58 	bl	8000eb0 <writeReg>
  writeReg(0x43, 0x40);
 8001400:	2140      	movs	r1, #64	; 0x40
 8001402:	2043      	movs	r0, #67	; 0x43
 8001404:	f7ff fd54 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x00);
 8001408:	2100      	movs	r1, #0
 800140a:	20ff      	movs	r0, #255	; 0xff
 800140c:	f7ff fd50 	bl	8000eb0 <writeReg>
  writeReg(0x34, 0x03);
 8001410:	2103      	movs	r1, #3
 8001412:	2034      	movs	r0, #52	; 0x34
 8001414:	f7ff fd4c 	bl	8000eb0 <writeReg>
  writeReg(0x35, 0x44);
 8001418:	2144      	movs	r1, #68	; 0x44
 800141a:	2035      	movs	r0, #53	; 0x35
 800141c:	f7ff fd48 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x01);
 8001420:	2101      	movs	r1, #1
 8001422:	20ff      	movs	r0, #255	; 0xff
 8001424:	f7ff fd44 	bl	8000eb0 <writeReg>
  writeReg(0x31, 0x04);
 8001428:	2104      	movs	r1, #4
 800142a:	2031      	movs	r0, #49	; 0x31
 800142c:	f7ff fd40 	bl	8000eb0 <writeReg>
  writeReg(0x4B, 0x09);
 8001430:	2109      	movs	r1, #9
 8001432:	204b      	movs	r0, #75	; 0x4b
 8001434:	f7ff fd3c 	bl	8000eb0 <writeReg>
  writeReg(0x4C, 0x05);
 8001438:	2105      	movs	r1, #5
 800143a:	204c      	movs	r0, #76	; 0x4c
 800143c:	f7ff fd38 	bl	8000eb0 <writeReg>
  writeReg(0x4D, 0x04);
 8001440:	2104      	movs	r1, #4
 8001442:	204d      	movs	r0, #77	; 0x4d
 8001444:	f7ff fd34 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x00);
 8001448:	2100      	movs	r1, #0
 800144a:	20ff      	movs	r0, #255	; 0xff
 800144c:	f7ff fd30 	bl	8000eb0 <writeReg>
  writeReg(0x44, 0x00);
 8001450:	2100      	movs	r1, #0
 8001452:	2044      	movs	r0, #68	; 0x44
 8001454:	f7ff fd2c 	bl	8000eb0 <writeReg>
  writeReg(0x45, 0x20);
 8001458:	2120      	movs	r1, #32
 800145a:	2045      	movs	r0, #69	; 0x45
 800145c:	f7ff fd28 	bl	8000eb0 <writeReg>
  writeReg(0x47, 0x08);
 8001460:	2108      	movs	r1, #8
 8001462:	2047      	movs	r0, #71	; 0x47
 8001464:	f7ff fd24 	bl	8000eb0 <writeReg>
  writeReg(0x48, 0x28);
 8001468:	2128      	movs	r1, #40	; 0x28
 800146a:	2048      	movs	r0, #72	; 0x48
 800146c:	f7ff fd20 	bl	8000eb0 <writeReg>
  writeReg(0x67, 0x00);
 8001470:	2100      	movs	r1, #0
 8001472:	2067      	movs	r0, #103	; 0x67
 8001474:	f7ff fd1c 	bl	8000eb0 <writeReg>
  writeReg(0x70, 0x04);
 8001478:	2104      	movs	r1, #4
 800147a:	2070      	movs	r0, #112	; 0x70
 800147c:	f7ff fd18 	bl	8000eb0 <writeReg>
  writeReg(0x71, 0x01);
 8001480:	2101      	movs	r1, #1
 8001482:	2071      	movs	r0, #113	; 0x71
 8001484:	f7ff fd14 	bl	8000eb0 <writeReg>
  writeReg(0x72, 0xFE);
 8001488:	21fe      	movs	r1, #254	; 0xfe
 800148a:	2072      	movs	r0, #114	; 0x72
 800148c:	f7ff fd10 	bl	8000eb0 <writeReg>
  writeReg(0x76, 0x00);
 8001490:	2100      	movs	r1, #0
 8001492:	2076      	movs	r0, #118	; 0x76
 8001494:	f7ff fd0c 	bl	8000eb0 <writeReg>
  writeReg(0x77, 0x00);
 8001498:	2100      	movs	r1, #0
 800149a:	2077      	movs	r0, #119	; 0x77
 800149c:	f7ff fd08 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x01);
 80014a0:	2101      	movs	r1, #1
 80014a2:	20ff      	movs	r0, #255	; 0xff
 80014a4:	f7ff fd04 	bl	8000eb0 <writeReg>
  writeReg(0x0D, 0x01);
 80014a8:	2101      	movs	r1, #1
 80014aa:	200d      	movs	r0, #13
 80014ac:	f7ff fd00 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x00);
 80014b0:	2100      	movs	r1, #0
 80014b2:	20ff      	movs	r0, #255	; 0xff
 80014b4:	f7ff fcfc 	bl	8000eb0 <writeReg>
  writeReg(0x80, 0x01);
 80014b8:	2101      	movs	r1, #1
 80014ba:	2080      	movs	r0, #128	; 0x80
 80014bc:	f7ff fcf8 	bl	8000eb0 <writeReg>
  writeReg(0x01, 0xF8);
 80014c0:	21f8      	movs	r1, #248	; 0xf8
 80014c2:	2001      	movs	r0, #1
 80014c4:	f7ff fcf4 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x01);
 80014c8:	2101      	movs	r1, #1
 80014ca:	20ff      	movs	r0, #255	; 0xff
 80014cc:	f7ff fcf0 	bl	8000eb0 <writeReg>
  writeReg(0x8E, 0x01);
 80014d0:	2101      	movs	r1, #1
 80014d2:	208e      	movs	r0, #142	; 0x8e
 80014d4:	f7ff fcec 	bl	8000eb0 <writeReg>
  writeReg(0x00, 0x01);
 80014d8:	2101      	movs	r1, #1
 80014da:	2000      	movs	r0, #0
 80014dc:	f7ff fce8 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x00);
 80014e0:	2100      	movs	r1, #0
 80014e2:	20ff      	movs	r0, #255	; 0xff
 80014e4:	f7ff fce4 	bl	8000eb0 <writeReg>
  writeReg(0x80, 0x00);
 80014e8:	2100      	movs	r1, #0
 80014ea:	2080      	movs	r0, #128	; 0x80
 80014ec:	f7ff fce0 	bl	8000eb0 <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 80014f0:	2104      	movs	r1, #4
 80014f2:	200a      	movs	r0, #10
 80014f4:	f7ff fcdc 	bl	8000eb0 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 80014f8:	2084      	movs	r0, #132	; 0x84
 80014fa:	f7ff fd2d 	bl	8000f58 <readReg>
 80014fe:	4603      	mov	r3, r0
 8001500:	f023 0310 	bic.w	r3, r3, #16
 8001504:	b2db      	uxtb	r3, r3
 8001506:	4619      	mov	r1, r3
 8001508:	2084      	movs	r0, #132	; 0x84
 800150a:	f7ff fcd1 	bl	8000eb0 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800150e:	2101      	movs	r1, #1
 8001510:	200b      	movs	r0, #11
 8001512:	f7ff fccd 	bl	8000eb0 <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8001516:	f000 f8fd 	bl	8001714 <getMeasurementTimingBudget>
 800151a:	4603      	mov	r3, r0
 800151c:	4a15      	ldr	r2, [pc, #84]	; (8001574 <initVL53L0X+0x4bc>)
 800151e:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001520:	21e8      	movs	r1, #232	; 0xe8
 8001522:	2001      	movs	r0, #1
 8001524:	f7ff fcc4 	bl	8000eb0 <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8001528:	4b12      	ldr	r3, [pc, #72]	; (8001574 <initVL53L0X+0x4bc>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4618      	mov	r0, r3
 800152e:	f000 f859 	bl	80015e4 <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8001532:	2101      	movs	r1, #1
 8001534:	2001      	movs	r0, #1
 8001536:	f7ff fcbb 	bl	8000eb0 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 800153a:	2040      	movs	r0, #64	; 0x40
 800153c:	f000 fd48 	bl	8001fd0 <performSingleRefCalibration>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d101      	bne.n	800154a <initVL53L0X+0x492>
 8001546:	2300      	movs	r3, #0
 8001548:	e010      	b.n	800156c <initVL53L0X+0x4b4>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 800154a:	2102      	movs	r1, #2
 800154c:	2001      	movs	r0, #1
 800154e:	f7ff fcaf 	bl	8000eb0 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8001552:	2000      	movs	r0, #0
 8001554:	f000 fd3c 	bl	8001fd0 <performSingleRefCalibration>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d101      	bne.n	8001562 <initVL53L0X+0x4aa>
 800155e:	2300      	movs	r3, #0
 8001560:	e004      	b.n	800156c <initVL53L0X+0x4b4>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001562:	21e8      	movs	r1, #232	; 0xe8
 8001564:	2001      	movs	r0, #1
 8001566:	f7ff fca3 	bl	8000eb0 <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 800156a:	2301      	movs	r3, #1
}
 800156c:	4618      	mov	r0, r3
 800156e:	3718      	adds	r7, #24
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	2000026c 	.word	0x2000026c

08001578 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 8001582:	edd7 7a01 	vldr	s15, [r7, #4]
 8001586:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800158a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800158e:	d40a      	bmi.n	80015a6 <setSignalRateLimit+0x2e>
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7fe ffe1 	bl	8000558 <__aeabi_f2d>
 8001596:	a311      	add	r3, pc, #68	; (adr r3, 80015dc <setSignalRateLimit+0x64>)
 8001598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800159c:	f7ff fac4 	bl	8000b28 <__aeabi_dcmpgt>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <setSignalRateLimit+0x32>
 80015a6:	2300      	movs	r3, #0
 80015a8:	e00f      	b.n	80015ca <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 80015aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80015ae:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80015d8 <setSignalRateLimit+0x60>
 80015b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80015ba:	ee17 3a90 	vmov	r3, s15
 80015be:	b29b      	uxth	r3, r3
 80015c0:	4619      	mov	r1, r3
 80015c2:	2044      	movs	r0, #68	; 0x44
 80015c4:	f7ff fc9e 	bl	8000f04 <writeReg16Bit>
  return true;
 80015c8:	2301      	movs	r3, #1
}
 80015ca:	4618      	mov	r0, r3
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}
 80015d2:	bf00      	nop
 80015d4:	f3af 8000 	nop.w
 80015d8:	43000000 	.word	0x43000000
 80015dc:	0a3d70a4 	.word	0x0a3d70a4
 80015e0:	407fffd7 	.word	0x407fffd7

080015e4 <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b092      	sub	sp, #72	; 0x48
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80015ec:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 80015f0:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  uint16_t const EndOverhead        = 960;
 80015f4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80015f8:	87fb      	strh	r3, [r7, #62]	; 0x3e
  uint16_t const MsrcOverhead       = 660;
 80015fa:	f44f 7325 	mov.w	r3, #660	; 0x294
 80015fe:	87bb      	strh	r3, [r7, #60]	; 0x3c
  uint16_t const TccOverhead        = 590;
 8001600:	f240 234e 	movw	r3, #590	; 0x24e
 8001604:	877b      	strh	r3, [r7, #58]	; 0x3a
  uint16_t const DssOverhead        = 690;
 8001606:	f240 23b2 	movw	r3, #690	; 0x2b2
 800160a:	873b      	strh	r3, [r7, #56]	; 0x38
  uint16_t const PreRangeOverhead   = 660;
 800160c:	f44f 7325 	mov.w	r3, #660	; 0x294
 8001610:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t const FinalRangeOverhead = 550;
 8001612:	f240 2326 	movw	r3, #550	; 0x226
 8001616:	86bb      	strh	r3, [r7, #52]	; 0x34

  uint32_t const MinTimingBudget = 20000;
 8001618:	f644 6320 	movw	r3, #20000	; 0x4e20
 800161c:	633b      	str	r3, [r7, #48]	; 0x30

  if (budget_us < MinTimingBudget) { return false; }
 800161e:	687a      	ldr	r2, [r7, #4]
 8001620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001622:	429a      	cmp	r2, r3
 8001624:	d201      	bcs.n	800162a <setMeasurementTimingBudget+0x46>
 8001626:	2300      	movs	r3, #0
 8001628:	e06e      	b.n	8001708 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 800162a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 800162e:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001630:	4413      	add	r3, r2
 8001632:	647b      	str	r3, [r7, #68]	; 0x44

  getSequenceStepEnables(&enables);
 8001634:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001638:	4618      	mov	r0, r3
 800163a:	f000 fba3 	bl	8001d84 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800163e:	f107 020c 	add.w	r2, r7, #12
 8001642:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001646:	4611      	mov	r1, r2
 8001648:	4618      	mov	r0, r3
 800164a:	f000 fbcd 	bl	8001de8 <getSequenceStepTimeouts>

  if (enables.tcc)
 800164e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001652:	2b00      	cmp	r3, #0
 8001654:	d005      	beq.n	8001662 <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001656:	69ba      	ldr	r2, [r7, #24]
 8001658:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800165a:	4413      	add	r3, r2
 800165c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800165e:	4413      	add	r3, r2
 8001660:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.dss)
 8001662:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8001666:	2b00      	cmp	r3, #0
 8001668:	d007      	beq.n	800167a <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 800166a:	69ba      	ldr	r2, [r7, #24]
 800166c:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800166e:	4413      	add	r3, r2
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001674:	4413      	add	r3, r2
 8001676:	647b      	str	r3, [r7, #68]	; 0x44
 8001678:	e009      	b.n	800168e <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 800167a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800167e:	2b00      	cmp	r3, #0
 8001680:	d005      	beq.n	800168e <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8001682:	69ba      	ldr	r2, [r7, #24]
 8001684:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001686:	4413      	add	r3, r2
 8001688:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800168a:	4413      	add	r3, r2
 800168c:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.pre_range)
 800168e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001692:	2b00      	cmp	r3, #0
 8001694:	d005      	beq.n	80016a2 <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8001696:	69fa      	ldr	r2, [r7, #28]
 8001698:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800169a:	4413      	add	r3, r2
 800169c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800169e:	4413      	add	r3, r2
 80016a0:	647b      	str	r3, [r7, #68]	; 0x44
  }

  if (enables.final_range)
 80016a2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d02d      	beq.n	8001706 <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 80016aa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80016ac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80016ae:	4413      	add	r3, r2
 80016b0:	647b      	str	r3, [r7, #68]	; 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 80016b2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	429a      	cmp	r2, r3
 80016b8:	d901      	bls.n	80016be <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 80016ba:	2300      	movs	r3, #0
 80016bc:	e024      	b.n	8001708 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 80016be:	687a      	ldr	r2, [r7, #4]
 80016c0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80016c2:	1ad3      	subs	r3, r2, r3
 80016c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 80016c6:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	4619      	mov	r1, r3
 80016cc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80016ce:	f000 fc59 	bl	8001f84 <timeoutMicrosecondsToMclks>
 80016d2:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 80016d4:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

    if (enables.pre_range)
 80016d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d005      	beq.n	80016ec <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80016e0:	8a7a      	ldrh	r2, [r7, #18]
 80016e2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80016e6:	4413      	add	r3, r2
 80016e8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80016ec:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80016f0:	4618      	mov	r0, r3
 80016f2:	f000 fbf3 	bl	8001edc <encodeTimeout>
 80016f6:	4603      	mov	r3, r0
 80016f8:	4619      	mov	r1, r3
 80016fa:	2071      	movs	r0, #113	; 0x71
 80016fc:	f7ff fc02 	bl	8000f04 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 8001700:	4a03      	ldr	r2, [pc, #12]	; (8001710 <setMeasurementTimingBudget+0x12c>)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6013      	str	r3, [r2, #0]
  }
  return true;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	3748      	adds	r7, #72	; 0x48
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	2000026c 	.word	0x2000026c

08001714 <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b08c      	sub	sp, #48	; 0x30
 8001718:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 800171a:	f240 7376 	movw	r3, #1910	; 0x776
 800171e:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t const EndOverhead        = 960;
 8001720:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8001724:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t const MsrcOverhead       = 660;
 8001726:	f44f 7325 	mov.w	r3, #660	; 0x294
 800172a:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const TccOverhead        = 590;
 800172c:	f240 234e 	movw	r3, #590	; 0x24e
 8001730:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint16_t const DssOverhead        = 690;
 8001732:	f240 23b2 	movw	r3, #690	; 0x2b2
 8001736:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t const PreRangeOverhead   = 660;
 8001738:	f44f 7325 	mov.w	r3, #660	; 0x294
 800173c:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 800173e:	f240 2326 	movw	r3, #550	; 0x226
 8001742:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8001744:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001746:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001748:	4413      	add	r3, r2
 800174a:	62fb      	str	r3, [r7, #44]	; 0x2c

  getSequenceStepEnables(&enables);
 800174c:	f107 0318 	add.w	r3, r7, #24
 8001750:	4618      	mov	r0, r3
 8001752:	f000 fb17 	bl	8001d84 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8001756:	463a      	mov	r2, r7
 8001758:	f107 0318 	add.w	r3, r7, #24
 800175c:	4611      	mov	r1, r2
 800175e:	4618      	mov	r0, r3
 8001760:	f000 fb42 	bl	8001de8 <getSequenceStepTimeouts>

  if (enables.tcc)
 8001764:	7e3b      	ldrb	r3, [r7, #24]
 8001766:	2b00      	cmp	r3, #0
 8001768:	d005      	beq.n	8001776 <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800176a:	68fa      	ldr	r2, [r7, #12]
 800176c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800176e:	4413      	add	r3, r2
 8001770:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001772:	4413      	add	r3, r2
 8001774:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables.dss)
 8001776:	7ebb      	ldrb	r3, [r7, #26]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d007      	beq.n	800178c <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 800177c:	68fa      	ldr	r2, [r7, #12]
 800177e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001780:	4413      	add	r3, r2
 8001782:	005b      	lsls	r3, r3, #1
 8001784:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001786:	4413      	add	r3, r2
 8001788:	62fb      	str	r3, [r7, #44]	; 0x2c
 800178a:	e008      	b.n	800179e <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 800178c:	7e7b      	ldrb	r3, [r7, #25]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d005      	beq.n	800179e <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8001792:	68fa      	ldr	r2, [r7, #12]
 8001794:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001796:	4413      	add	r3, r2
 8001798:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800179a:	4413      	add	r3, r2
 800179c:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables.pre_range)
 800179e:	7efb      	ldrb	r3, [r7, #27]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d005      	beq.n	80017b0 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 80017a4:	693a      	ldr	r2, [r7, #16]
 80017a6:	8c3b      	ldrh	r3, [r7, #32]
 80017a8:	4413      	add	r3, r2
 80017aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017ac:	4413      	add	r3, r2
 80017ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables.final_range)
 80017b0:	7f3b      	ldrb	r3, [r7, #28]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d005      	beq.n	80017c2 <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 80017b6:	697a      	ldr	r2, [r7, #20]
 80017b8:	8bfb      	ldrh	r3, [r7, #30]
 80017ba:	4413      	add	r3, r2
 80017bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80017be:	4413      	add	r3, r2
 80017c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 80017c2:	4a04      	ldr	r2, [pc, #16]	; (80017d4 <getMeasurementTimingBudget+0xc0>)
 80017c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80017c6:	6013      	str	r3, [r2, #0]
  return budget_us;
 80017c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80017ca:	4618      	mov	r0, r3
 80017cc:	3730      	adds	r7, #48	; 0x30
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	2000026c 	.word	0x2000026c

080017d8 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 80017d8:	b580      	push	{r7, lr}
 80017da:	b08c      	sub	sp, #48	; 0x30
 80017dc:	af00      	add	r7, sp, #0
 80017de:	4603      	mov	r3, r0
 80017e0:	460a      	mov	r2, r1
 80017e2:	71fb      	strb	r3, [r7, #7]
 80017e4:	4613      	mov	r3, r2
 80017e6:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 80017e8:	79bb      	ldrb	r3, [r7, #6]
 80017ea:	085b      	lsrs	r3, r3, #1
 80017ec:	b2db      	uxtb	r3, r3
 80017ee:	3b01      	subs	r3, #1
 80017f0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 80017f4:	f107 0320 	add.w	r3, r7, #32
 80017f8:	4618      	mov	r0, r3
 80017fa:	f000 fac3 	bl	8001d84 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80017fe:	f107 0208 	add.w	r2, r7, #8
 8001802:	f107 0320 	add.w	r3, r7, #32
 8001806:	4611      	mov	r1, r2
 8001808:	4618      	mov	r0, r3
 800180a:	f000 faed 	bl	8001de8 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 800180e:	79fb      	ldrb	r3, [r7, #7]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d15d      	bne.n	80018d0 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 8001814:	79bb      	ldrb	r3, [r7, #6]
 8001816:	3b0c      	subs	r3, #12
 8001818:	2b06      	cmp	r3, #6
 800181a:	d825      	bhi.n	8001868 <setVcselPulsePeriod+0x90>
 800181c:	a201      	add	r2, pc, #4	; (adr r2, 8001824 <setVcselPulsePeriod+0x4c>)
 800181e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001822:	bf00      	nop
 8001824:	08001841 	.word	0x08001841
 8001828:	08001869 	.word	0x08001869
 800182c:	0800184b 	.word	0x0800184b
 8001830:	08001869 	.word	0x08001869
 8001834:	08001855 	.word	0x08001855
 8001838:	08001869 	.word	0x08001869
 800183c:	0800185f 	.word	0x0800185f
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8001840:	2118      	movs	r1, #24
 8001842:	2057      	movs	r0, #87	; 0x57
 8001844:	f7ff fb34 	bl	8000eb0 <writeReg>
        break;
 8001848:	e010      	b.n	800186c <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 800184a:	2130      	movs	r1, #48	; 0x30
 800184c:	2057      	movs	r0, #87	; 0x57
 800184e:	f7ff fb2f 	bl	8000eb0 <writeReg>
        break;
 8001852:	e00b      	b.n	800186c <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8001854:	2140      	movs	r1, #64	; 0x40
 8001856:	2057      	movs	r0, #87	; 0x57
 8001858:	f7ff fb2a 	bl	8000eb0 <writeReg>
        break;
 800185c:	e006      	b.n	800186c <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 800185e:	2150      	movs	r1, #80	; 0x50
 8001860:	2057      	movs	r0, #87	; 0x57
 8001862:	f7ff fb25 	bl	8000eb0 <writeReg>
        break;
 8001866:	e001      	b.n	800186c <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8001868:	2300      	movs	r3, #0
 800186a:	e0fc      	b.n	8001a66 <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 800186c:	2108      	movs	r1, #8
 800186e:	2056      	movs	r0, #86	; 0x56
 8001870:	f7ff fb1e 	bl	8000eb0 <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8001874:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001878:	4619      	mov	r1, r3
 800187a:	2050      	movs	r0, #80	; 0x50
 800187c:	f7ff fb18 	bl	8000eb0 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	79ba      	ldrb	r2, [r7, #6]
 8001884:	4611      	mov	r1, r2
 8001886:	4618      	mov	r0, r3
 8001888:	f000 fb7c 	bl	8001f84 <timeoutMicrosecondsToMclks>
 800188c:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 800188e:	857b      	strh	r3, [r7, #42]	; 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001890:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001892:	4618      	mov	r0, r3
 8001894:	f000 fb22 	bl	8001edc <encodeTimeout>
 8001898:	4603      	mov	r3, r0
 800189a:	4619      	mov	r1, r3
 800189c:	2051      	movs	r0, #81	; 0x51
 800189e:	f7ff fb31 	bl	8000f04 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	79ba      	ldrb	r2, [r7, #6]
 80018a6:	4611      	mov	r1, r2
 80018a8:	4618      	mov	r0, r3
 80018aa:	f000 fb6b 	bl	8001f84 <timeoutMicrosecondsToMclks>
 80018ae:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 80018b0:	853b      	strh	r3, [r7, #40]	; 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80018b2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80018b4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018b8:	d804      	bhi.n	80018c4 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 80018ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80018bc:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80018be:	3b01      	subs	r3, #1
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	e000      	b.n	80018c6 <setVcselPulsePeriod+0xee>
 80018c4:	23ff      	movs	r3, #255	; 0xff
 80018c6:	4619      	mov	r1, r3
 80018c8:	2046      	movs	r0, #70	; 0x46
 80018ca:	f7ff faf1 	bl	8000eb0 <writeReg>
 80018ce:	e0b1      	b.n	8001a34 <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 80018d0:	79fb      	ldrb	r3, [r7, #7]
 80018d2:	2b01      	cmp	r3, #1
 80018d4:	f040 80ac 	bne.w	8001a30 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 80018d8:	79bb      	ldrb	r3, [r7, #6]
 80018da:	3b08      	subs	r3, #8
 80018dc:	2b06      	cmp	r3, #6
 80018de:	f200 8085 	bhi.w	80019ec <setVcselPulsePeriod+0x214>
 80018e2:	a201      	add	r2, pc, #4	; (adr r2, 80018e8 <setVcselPulsePeriod+0x110>)
 80018e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e8:	08001905 	.word	0x08001905
 80018ec:	080019ed 	.word	0x080019ed
 80018f0:	0800193f 	.word	0x0800193f
 80018f4:	080019ed 	.word	0x080019ed
 80018f8:	08001979 	.word	0x08001979
 80018fc:	080019ed 	.word	0x080019ed
 8001900:	080019b3 	.word	0x080019b3
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8001904:	2110      	movs	r1, #16
 8001906:	2048      	movs	r0, #72	; 0x48
 8001908:	f7ff fad2 	bl	8000eb0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800190c:	2108      	movs	r1, #8
 800190e:	2047      	movs	r0, #71	; 0x47
 8001910:	f7ff face 	bl	8000eb0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8001914:	2102      	movs	r1, #2
 8001916:	2032      	movs	r0, #50	; 0x32
 8001918:	f7ff faca 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 800191c:	210c      	movs	r1, #12
 800191e:	2030      	movs	r0, #48	; 0x30
 8001920:	f7ff fac6 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x01);
 8001924:	2101      	movs	r1, #1
 8001926:	20ff      	movs	r0, #255	; 0xff
 8001928:	f7ff fac2 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 800192c:	2130      	movs	r1, #48	; 0x30
 800192e:	2030      	movs	r0, #48	; 0x30
 8001930:	f7ff fabe 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x00);
 8001934:	2100      	movs	r1, #0
 8001936:	20ff      	movs	r0, #255	; 0xff
 8001938:	f7ff faba 	bl	8000eb0 <writeReg>
        break;
 800193c:	e058      	b.n	80019f0 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 800193e:	2128      	movs	r1, #40	; 0x28
 8001940:	2048      	movs	r0, #72	; 0x48
 8001942:	f7ff fab5 	bl	8000eb0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001946:	2108      	movs	r1, #8
 8001948:	2047      	movs	r0, #71	; 0x47
 800194a:	f7ff fab1 	bl	8000eb0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800194e:	2103      	movs	r1, #3
 8001950:	2032      	movs	r0, #50	; 0x32
 8001952:	f7ff faad 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 8001956:	2109      	movs	r1, #9
 8001958:	2030      	movs	r0, #48	; 0x30
 800195a:	f7ff faa9 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x01);
 800195e:	2101      	movs	r1, #1
 8001960:	20ff      	movs	r0, #255	; 0xff
 8001962:	f7ff faa5 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001966:	2120      	movs	r1, #32
 8001968:	2030      	movs	r0, #48	; 0x30
 800196a:	f7ff faa1 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x00);
 800196e:	2100      	movs	r1, #0
 8001970:	20ff      	movs	r0, #255	; 0xff
 8001972:	f7ff fa9d 	bl	8000eb0 <writeReg>
        break;
 8001976:	e03b      	b.n	80019f0 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8001978:	2138      	movs	r1, #56	; 0x38
 800197a:	2048      	movs	r0, #72	; 0x48
 800197c:	f7ff fa98 	bl	8000eb0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001980:	2108      	movs	r1, #8
 8001982:	2047      	movs	r0, #71	; 0x47
 8001984:	f7ff fa94 	bl	8000eb0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001988:	2103      	movs	r1, #3
 800198a:	2032      	movs	r0, #50	; 0x32
 800198c:	f7ff fa90 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001990:	2108      	movs	r1, #8
 8001992:	2030      	movs	r0, #48	; 0x30
 8001994:	f7ff fa8c 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x01);
 8001998:	2101      	movs	r1, #1
 800199a:	20ff      	movs	r0, #255	; 0xff
 800199c:	f7ff fa88 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80019a0:	2120      	movs	r1, #32
 80019a2:	2030      	movs	r0, #48	; 0x30
 80019a4:	f7ff fa84 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x00);
 80019a8:	2100      	movs	r1, #0
 80019aa:	20ff      	movs	r0, #255	; 0xff
 80019ac:	f7ff fa80 	bl	8000eb0 <writeReg>
        break;
 80019b0:	e01e      	b.n	80019f0 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 80019b2:	2148      	movs	r1, #72	; 0x48
 80019b4:	2048      	movs	r0, #72	; 0x48
 80019b6:	f7ff fa7b 	bl	8000eb0 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80019ba:	2108      	movs	r1, #8
 80019bc:	2047      	movs	r0, #71	; 0x47
 80019be:	f7ff fa77 	bl	8000eb0 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80019c2:	2103      	movs	r1, #3
 80019c4:	2032      	movs	r0, #50	; 0x32
 80019c6:	f7ff fa73 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 80019ca:	2107      	movs	r1, #7
 80019cc:	2030      	movs	r0, #48	; 0x30
 80019ce:	f7ff fa6f 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x01);
 80019d2:	2101      	movs	r1, #1
 80019d4:	20ff      	movs	r0, #255	; 0xff
 80019d6:	f7ff fa6b 	bl	8000eb0 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80019da:	2120      	movs	r1, #32
 80019dc:	2030      	movs	r0, #48	; 0x30
 80019de:	f7ff fa67 	bl	8000eb0 <writeReg>
        writeReg(0xFF, 0x00);
 80019e2:	2100      	movs	r1, #0
 80019e4:	20ff      	movs	r0, #255	; 0xff
 80019e6:	f7ff fa63 	bl	8000eb0 <writeReg>
        break;
 80019ea:	e001      	b.n	80019f0 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 80019ec:	2300      	movs	r3, #0
 80019ee:	e03a      	b.n	8001a66 <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80019f0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80019f4:	4619      	mov	r1, r3
 80019f6:	2070      	movs	r0, #112	; 0x70
 80019f8:	f7ff fa5a 	bl	8000eb0 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80019fc:	69fb      	ldr	r3, [r7, #28]
 80019fe:	79ba      	ldrb	r2, [r7, #6]
 8001a00:	4611      	mov	r1, r2
 8001a02:	4618      	mov	r0, r3
 8001a04:	f000 fabe 	bl	8001f84 <timeoutMicrosecondsToMclks>
 8001a08:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 8001a0a:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (enables.pre_range)
 8001a0c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d003      	beq.n	8001a1c <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 8001a14:	89fa      	ldrh	r2, [r7, #14]
 8001a16:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001a18:	4413      	add	r3, r2
 8001a1a:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001a1c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001a1e:	4618      	mov	r0, r3
 8001a20:	f000 fa5c 	bl	8001edc <encodeTimeout>
 8001a24:	4603      	mov	r3, r0
 8001a26:	4619      	mov	r1, r3
 8001a28:	2071      	movs	r0, #113	; 0x71
 8001a2a:	f7ff fa6b 	bl	8000f04 <writeReg16Bit>
 8001a2e:	e001      	b.n	8001a34 <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 8001a30:	2300      	movs	r3, #0
 8001a32:	e018      	b.n	8001a66 <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 8001a34:	4b0e      	ldr	r3, [pc, #56]	; (8001a70 <setVcselPulsePeriod+0x298>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff fdd3 	bl	80015e4 <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001a3e:	2001      	movs	r0, #1
 8001a40:	f7ff fa8a 	bl	8000f58 <readReg>
 8001a44:	4603      	mov	r3, r0
 8001a46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001a4a:	2102      	movs	r1, #2
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	f7ff fa2f 	bl	8000eb0 <writeReg>
  performSingleRefCalibration(0x0);
 8001a52:	2000      	movs	r0, #0
 8001a54:	f000 fabc 	bl	8001fd0 <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8001a58:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	2001      	movs	r0, #1
 8001a60:	f7ff fa26 	bl	8000eb0 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 8001a64:	2301      	movs	r3, #1
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3730      	adds	r7, #48	; 0x30
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	2000026c 	.word	0x2000026c

08001a74 <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b082      	sub	sp, #8
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d108      	bne.n	8001a96 <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 8001a84:	2050      	movs	r0, #80	; 0x50
 8001a86:	f7ff fa67 	bl	8000f58 <readReg>
 8001a8a:	4603      	mov	r3, r0
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	b2db      	uxtb	r3, r3
 8001a90:	005b      	lsls	r3, r3, #1
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	e00c      	b.n	8001ab0 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 8001a96:	79fb      	ldrb	r3, [r7, #7]
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d108      	bne.n	8001aae <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8001a9c:	2070      	movs	r0, #112	; 0x70
 8001a9e:	f7ff fa5b 	bl	8000f58 <readReg>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	3301      	adds	r3, #1
 8001aa6:	b2db      	uxtb	r3, r3
 8001aa8:	005b      	lsls	r3, r3, #1
 8001aaa:	b2db      	uxtb	r3, r3
 8001aac:	e000      	b.n	8001ab0 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8001aae:	23ff      	movs	r3, #255	; 0xff
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}

08001ab8 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001ac0:	f000 fe54 	bl	800276c <HAL_GetTick>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	b29a      	uxth	r2, r3
 8001ac8:	4b33      	ldr	r3, [pc, #204]	; (8001b98 <readRangeContinuousMillimeters+0xe0>)
 8001aca:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001acc:	e015      	b.n	8001afa <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8001ace:	4b33      	ldr	r3, [pc, #204]	; (8001b9c <readRangeContinuousMillimeters+0xe4>)
 8001ad0:	881b      	ldrh	r3, [r3, #0]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d011      	beq.n	8001afa <readRangeContinuousMillimeters+0x42>
 8001ad6:	f000 fe49 	bl	800276c <HAL_GetTick>
 8001ada:	4603      	mov	r3, r0
 8001adc:	b29b      	uxth	r3, r3
 8001ade:	461a      	mov	r2, r3
 8001ae0:	4b2d      	ldr	r3, [pc, #180]	; (8001b98 <readRangeContinuousMillimeters+0xe0>)
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	4a2d      	ldr	r2, [pc, #180]	; (8001b9c <readRangeContinuousMillimeters+0xe4>)
 8001ae8:	8812      	ldrh	r2, [r2, #0]
 8001aea:	4293      	cmp	r3, r2
 8001aec:	dd05      	ble.n	8001afa <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 8001aee:	4b2c      	ldr	r3, [pc, #176]	; (8001ba0 <readRangeContinuousMillimeters+0xe8>)
 8001af0:	2201      	movs	r2, #1
 8001af2:	701a      	strb	r2, [r3, #0]
      return 65535;
 8001af4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001af8:	e04a      	b.n	8001b90 <readRangeContinuousMillimeters+0xd8>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001afa:	2013      	movs	r0, #19
 8001afc:	f7ff fa2c 	bl	8000f58 <readReg>
 8001b00:	4603      	mov	r3, r0
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d0e1      	beq.n	8001ace <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d105      	bne.n	8001b1c <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 8001b10:	201e      	movs	r0, #30
 8001b12:	f7ff fa4d 	bl	8000fb0 <readReg16Bit>
 8001b16:	4603      	mov	r3, r0
 8001b18:	82fb      	strh	r3, [r7, #22]
 8001b1a:	e034      	b.n	8001b86 <readRangeContinuousMillimeters+0xce>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 8001b1c:	f107 0308 	add.w	r3, r7, #8
 8001b20:	220c      	movs	r2, #12
 8001b22:	4619      	mov	r1, r3
 8001b24:	2014      	movs	r0, #20
 8001b26:	f7ff fa9d 	bl	8001064 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 8001b2a:	7a3b      	ldrb	r3, [r7, #8]
 8001b2c:	08db      	lsrs	r3, r3, #3
 8001b2e:	b2da      	uxtb	r2, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 8001b34:	7abb      	ldrb	r3, [r7, #10]
 8001b36:	021b      	lsls	r3, r3, #8
 8001b38:	b21a      	sxth	r2, r3
 8001b3a:	7afb      	ldrb	r3, [r7, #11]
 8001b3c:	b21b      	sxth	r3, r3
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	b21b      	sxth	r3, r3
 8001b42:	b29a      	uxth	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8001b48:	7bbb      	ldrb	r3, [r7, #14]
 8001b4a:	021b      	lsls	r3, r3, #8
 8001b4c:	b21a      	sxth	r2, r3
 8001b4e:	7bfb      	ldrb	r3, [r7, #15]
 8001b50:	b21b      	sxth	r3, r3
 8001b52:	4313      	orrs	r3, r2
 8001b54:	b21b      	sxth	r3, r3
 8001b56:	b29a      	uxth	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001b5c:	7c3b      	ldrb	r3, [r7, #16]
 8001b5e:	021b      	lsls	r3, r3, #8
 8001b60:	b21a      	sxth	r2, r3
 8001b62:	7c7b      	ldrb	r3, [r7, #17]
 8001b64:	b21b      	sxth	r3, r3
 8001b66:	4313      	orrs	r3, r2
 8001b68:	b21b      	sxth	r3, r3
 8001b6a:	b29a      	uxth	r2, r3
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 8001b70:	7cbb      	ldrb	r3, [r7, #18]
 8001b72:	021b      	lsls	r3, r3, #8
 8001b74:	b21a      	sxth	r2, r3
 8001b76:	7cfb      	ldrb	r3, [r7, #19]
 8001b78:	b21b      	sxth	r3, r3
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	b21b      	sxth	r3, r3
 8001b7e:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	8afa      	ldrh	r2, [r7, #22]
 8001b84:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001b86:	2101      	movs	r1, #1
 8001b88:	200b      	movs	r0, #11
 8001b8a:	f7ff f991 	bl	8000eb0 <writeReg>
  return temp;
 8001b8e:	8afb      	ldrh	r3, [r7, #22]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3718      	adds	r7, #24
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	2000020c 	.word	0x2000020c
 8001b9c:	200001fc 	.word	0x200001fc
 8001ba0:	200001fe 	.word	0x200001fe

08001ba4 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001ba4:	b580      	push	{r7, lr}
 8001ba6:	b082      	sub	sp, #8
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 8001bac:	2101      	movs	r1, #1
 8001bae:	2080      	movs	r0, #128	; 0x80
 8001bb0:	f7ff f97e 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x01);
 8001bb4:	2101      	movs	r1, #1
 8001bb6:	20ff      	movs	r0, #255	; 0xff
 8001bb8:	f7ff f97a 	bl	8000eb0 <writeReg>
  writeReg(0x00, 0x00);
 8001bbc:	2100      	movs	r1, #0
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f7ff f976 	bl	8000eb0 <writeReg>
  writeReg(0x91, g_stopVariable);
 8001bc4:	4b21      	ldr	r3, [pc, #132]	; (8001c4c <readRangeSingleMillimeters+0xa8>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	2091      	movs	r0, #145	; 0x91
 8001bcc:	f7ff f970 	bl	8000eb0 <writeReg>
  writeReg(0x00, 0x01);
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f7ff f96c 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x00);
 8001bd8:	2100      	movs	r1, #0
 8001bda:	20ff      	movs	r0, #255	; 0xff
 8001bdc:	f7ff f968 	bl	8000eb0 <writeReg>
  writeReg(0x80, 0x00);
 8001be0:	2100      	movs	r1, #0
 8001be2:	2080      	movs	r0, #128	; 0x80
 8001be4:	f7ff f964 	bl	8000eb0 <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 8001be8:	2101      	movs	r1, #1
 8001bea:	2000      	movs	r0, #0
 8001bec:	f7ff f960 	bl	8000eb0 <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 8001bf0:	f000 fdbc 	bl	800276c <HAL_GetTick>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	4b15      	ldr	r3, [pc, #84]	; (8001c50 <readRangeSingleMillimeters+0xac>)
 8001bfa:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 8001bfc:	e015      	b.n	8001c2a <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <readRangeSingleMillimeters+0xb0>)
 8001c00:	881b      	ldrh	r3, [r3, #0]
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d011      	beq.n	8001c2a <readRangeSingleMillimeters+0x86>
 8001c06:	f000 fdb1 	bl	800276c <HAL_GetTick>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	b29b      	uxth	r3, r3
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4b0f      	ldr	r3, [pc, #60]	; (8001c50 <readRangeSingleMillimeters+0xac>)
 8001c12:	881b      	ldrh	r3, [r3, #0]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	4a0f      	ldr	r2, [pc, #60]	; (8001c54 <readRangeSingleMillimeters+0xb0>)
 8001c18:	8812      	ldrh	r2, [r2, #0]
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	dd05      	ble.n	8001c2a <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 8001c1e:	4b0e      	ldr	r3, [pc, #56]	; (8001c58 <readRangeSingleMillimeters+0xb4>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	701a      	strb	r2, [r3, #0]
      return 65535;
 8001c24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001c28:	e00b      	b.n	8001c42 <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 8001c2a:	2000      	movs	r0, #0
 8001c2c:	f7ff f994 	bl	8000f58 <readReg>
 8001c30:	4603      	mov	r3, r0
 8001c32:	f003 0301 	and.w	r3, r3, #1
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d1e1      	bne.n	8001bfe <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff ff3c 	bl	8001ab8 <readRangeContinuousMillimeters>
 8001c40:	4603      	mov	r3, r0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	20000268 	.word	0x20000268
 8001c50:	2000020c 	.word	0x2000020c
 8001c54:	200001fc 	.word	0x200001fc
 8001c58:	200001fe 	.word	0x200001fe

08001c5c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	b084      	sub	sp, #16
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
 8001c64:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8001c66:	2101      	movs	r1, #1
 8001c68:	2080      	movs	r0, #128	; 0x80
 8001c6a:	f7ff f921 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x01);
 8001c6e:	2101      	movs	r1, #1
 8001c70:	20ff      	movs	r0, #255	; 0xff
 8001c72:	f7ff f91d 	bl	8000eb0 <writeReg>
  writeReg(0x00, 0x00);
 8001c76:	2100      	movs	r1, #0
 8001c78:	2000      	movs	r0, #0
 8001c7a:	f7ff f919 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x06);
 8001c7e:	2106      	movs	r1, #6
 8001c80:	20ff      	movs	r0, #255	; 0xff
 8001c82:	f7ff f915 	bl	8000eb0 <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001c86:	2083      	movs	r0, #131	; 0x83
 8001c88:	f7ff f966 	bl	8000f58 <readReg>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	f043 0304 	orr.w	r3, r3, #4
 8001c92:	b2db      	uxtb	r3, r3
 8001c94:	4619      	mov	r1, r3
 8001c96:	2083      	movs	r0, #131	; 0x83
 8001c98:	f7ff f90a 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x07);
 8001c9c:	2107      	movs	r1, #7
 8001c9e:	20ff      	movs	r0, #255	; 0xff
 8001ca0:	f7ff f906 	bl	8000eb0 <writeReg>
  writeReg(0x81, 0x01);
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	2081      	movs	r0, #129	; 0x81
 8001ca8:	f7ff f902 	bl	8000eb0 <writeReg>

  writeReg(0x80, 0x01);
 8001cac:	2101      	movs	r1, #1
 8001cae:	2080      	movs	r0, #128	; 0x80
 8001cb0:	f7ff f8fe 	bl	8000eb0 <writeReg>

  writeReg(0x94, 0x6b);
 8001cb4:	216b      	movs	r1, #107	; 0x6b
 8001cb6:	2094      	movs	r0, #148	; 0x94
 8001cb8:	f7ff f8fa 	bl	8000eb0 <writeReg>
  writeReg(0x83, 0x00);
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	2083      	movs	r0, #131	; 0x83
 8001cc0:	f7ff f8f6 	bl	8000eb0 <writeReg>
  startTimeout();
 8001cc4:	f000 fd52 	bl	800276c <HAL_GetTick>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	4b2b      	ldr	r3, [pc, #172]	; (8001d7c <getSpadInfo+0x120>)
 8001cce:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 8001cd0:	e011      	b.n	8001cf6 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 8001cd2:	4b2b      	ldr	r3, [pc, #172]	; (8001d80 <getSpadInfo+0x124>)
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	d00d      	beq.n	8001cf6 <getSpadInfo+0x9a>
 8001cda:	f000 fd47 	bl	800276c <HAL_GetTick>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	b29b      	uxth	r3, r3
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4b25      	ldr	r3, [pc, #148]	; (8001d7c <getSpadInfo+0x120>)
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	4a25      	ldr	r2, [pc, #148]	; (8001d80 <getSpadInfo+0x124>)
 8001cec:	8812      	ldrh	r2, [r2, #0]
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	dd01      	ble.n	8001cf6 <getSpadInfo+0x9a>
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	e03d      	b.n	8001d72 <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 8001cf6:	2083      	movs	r0, #131	; 0x83
 8001cf8:	f7ff f92e 	bl	8000f58 <readReg>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d0e7      	beq.n	8001cd2 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 8001d02:	2101      	movs	r1, #1
 8001d04:	2083      	movs	r0, #131	; 0x83
 8001d06:	f7ff f8d3 	bl	8000eb0 <writeReg>
  tmp = readReg(0x92);
 8001d0a:	2092      	movs	r0, #146	; 0x92
 8001d0c:	f7ff f924 	bl	8000f58 <readReg>
 8001d10:	4603      	mov	r3, r0
 8001d12:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
 8001d16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001d1a:	b2da      	uxtb	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	09db      	lsrs	r3, r3, #7
 8001d24:	b2da      	uxtb	r2, r3
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	2081      	movs	r0, #129	; 0x81
 8001d2e:	f7ff f8bf 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x06);
 8001d32:	2106      	movs	r1, #6
 8001d34:	20ff      	movs	r0, #255	; 0xff
 8001d36:	f7ff f8bb 	bl	8000eb0 <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 8001d3a:	2083      	movs	r0, #131	; 0x83
 8001d3c:	f7ff f90c 	bl	8000f58 <readReg>
 8001d40:	4603      	mov	r3, r0
 8001d42:	f023 0304 	bic.w	r3, r3, #4
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	4619      	mov	r1, r3
 8001d4a:	2083      	movs	r0, #131	; 0x83
 8001d4c:	f7ff f8b0 	bl	8000eb0 <writeReg>
  writeReg(0xFF, 0x01);
 8001d50:	2101      	movs	r1, #1
 8001d52:	20ff      	movs	r0, #255	; 0xff
 8001d54:	f7ff f8ac 	bl	8000eb0 <writeReg>
  writeReg(0x00, 0x01);
 8001d58:	2101      	movs	r1, #1
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	f7ff f8a8 	bl	8000eb0 <writeReg>

  writeReg(0xFF, 0x00);
 8001d60:	2100      	movs	r1, #0
 8001d62:	20ff      	movs	r0, #255	; 0xff
 8001d64:	f7ff f8a4 	bl	8000eb0 <writeReg>
  writeReg(0x80, 0x00);
 8001d68:	2100      	movs	r1, #0
 8001d6a:	2080      	movs	r0, #128	; 0x80
 8001d6c:	f7ff f8a0 	bl	8000eb0 <writeReg>

  return true;
 8001d70:	2301      	movs	r3, #1
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	3710      	adds	r7, #16
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	2000020c 	.word	0x2000020c
 8001d80:	200001fc 	.word	0x200001fc

08001d84 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001d8c:	2001      	movs	r0, #1
 8001d8e:	f7ff f8e3 	bl	8000f58 <readReg>
 8001d92:	4603      	mov	r3, r0
 8001d94:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001d96:	7bfb      	ldrb	r3, [r7, #15]
 8001d98:	091b      	lsrs	r3, r3, #4
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	b2da      	uxtb	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001da6:	7bfb      	ldrb	r3, [r7, #15]
 8001da8:	08db      	lsrs	r3, r3, #3
 8001daa:	b2db      	uxtb	r3, r3
 8001dac:	f003 0301 	and.w	r3, r3, #1
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001db6:	7bfb      	ldrb	r3, [r7, #15]
 8001db8:	089b      	lsrs	r3, r3, #2
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001dc6:	7bfb      	ldrb	r3, [r7, #15]
 8001dc8:	099b      	lsrs	r3, r3, #6
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	f003 0301 	and.w	r3, r3, #1
 8001dd0:	b2da      	uxtb	r2, r3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 8001dd6:	7bfb      	ldrb	r3, [r7, #15]
 8001dd8:	09db      	lsrs	r3, r3, #7
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	711a      	strb	r2, [r3, #4]
}
 8001de0:	bf00      	nop
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}

08001de8 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0
 8001dee:	6078      	str	r0, [r7, #4]
 8001df0:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 8001df2:	2000      	movs	r0, #0
 8001df4:	f7ff fe3e 	bl	8001a74 <getVcselPulsePeriod>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b29a      	uxth	r2, r3
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8001e00:	2046      	movs	r0, #70	; 0x46
 8001e02:	f7ff f8a9 	bl	8000f58 <readReg>
 8001e06:	4603      	mov	r3, r0
 8001e08:	b29b      	uxth	r3, r3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	683b      	ldr	r3, [r7, #0]
 8001e10:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001e1a:	b2db      	uxtb	r3, r3
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4610      	mov	r0, r2
 8001e20:	f000 f888 	bl	8001f34 <timeoutMclksToMicroseconds>
 8001e24:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8001e26:	683b      	ldr	r3, [r7, #0]
 8001e28:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001e2a:	2051      	movs	r0, #81	; 0x51
 8001e2c:	f7ff f8c0 	bl	8000fb0 <readReg16Bit>
 8001e30:	4603      	mov	r3, r0
 8001e32:	4618      	mov	r0, r3
 8001e34:	f000 f83e 	bl	8001eb4 <decodeTimeout>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	4610      	mov	r0, r2
 8001e4e:	f000 f871 	bl	8001f34 <timeoutMclksToMicroseconds>
 8001e52:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001e58:	2001      	movs	r0, #1
 8001e5a:	f7ff fe0b 	bl	8001a74 <getVcselPulsePeriod>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	b29a      	uxth	r2, r3
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001e66:	2071      	movs	r0, #113	; 0x71
 8001e68:	f7ff f8a2 	bl	8000fb0 <readReg16Bit>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 f820 	bl	8001eb4 <decodeTimeout>
 8001e74:	4603      	mov	r3, r0
 8001e76:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	78db      	ldrb	r3, [r3, #3]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d007      	beq.n	8001e94 <getSequenceStepTimeouts+0xac>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	891a      	ldrh	r2, [r3, #8]
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	88db      	ldrh	r3, [r3, #6]
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001e9c:	b2db      	uxtb	r3, r3
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4610      	mov	r0, r2
 8001ea2:	f000 f847 	bl	8001f34 <timeoutMclksToMicroseconds>
 8001ea6:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001ea8:	683b      	ldr	r3, [r7, #0]
 8001eaa:	615a      	str	r2, [r3, #20]
}
 8001eac:	bf00      	nop
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b083      	sub	sp, #12
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	4603      	mov	r3, r0
 8001ebc:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8001ebe:	88fb      	ldrh	r3, [r7, #6]
 8001ec0:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001ec2:	88fa      	ldrh	r2, [r7, #6]
 8001ec4:	0a12      	lsrs	r2, r2, #8
 8001ec6:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001ec8:	4093      	lsls	r3, r2
 8001eca:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001ecc:	3301      	adds	r3, #1
 8001ece:	b29b      	uxth	r3, r3
}
 8001ed0:	4618      	mov	r0, r3
 8001ed2:	370c      	adds	r7, #12
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eda:	4770      	bx	lr

08001edc <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b085      	sub	sp, #20
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8001eea:	2300      	movs	r3, #0
 8001eec:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8001eee:	88fb      	ldrh	r3, [r7, #6]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d018      	beq.n	8001f26 <encodeTimeout+0x4a>
  {
    ls_byte = timeout_mclks - 1;
 8001ef4:	88fb      	ldrh	r3, [r7, #6]
 8001ef6:	3b01      	subs	r3, #1
 8001ef8:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8001efa:	e005      	b.n	8001f08 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	085b      	lsrs	r3, r3, #1
 8001f00:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8001f02:	897b      	ldrh	r3, [r7, #10]
 8001f04:	3301      	adds	r3, #1
 8001f06:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1f4      	bne.n	8001efc <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001f12:	897b      	ldrh	r3, [r7, #10]
 8001f14:	021b      	lsls	r3, r3, #8
 8001f16:	b29a      	uxth	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	b29b      	uxth	r3, r3
 8001f1c:	b2db      	uxtb	r3, r3
 8001f1e:	b29b      	uxth	r3, r3
 8001f20:	4313      	orrs	r3, r2
 8001f22:	b29b      	uxth	r3, r3
 8001f24:	e000      	b.n	8001f28 <encodeTimeout+0x4c>
  }
  else { return 0; }
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	3714      	adds	r7, #20
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	460a      	mov	r2, r1
 8001f3e:	80fb      	strh	r3, [r7, #6]
 8001f40:	4613      	mov	r3, r2
 8001f42:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001f44:	797b      	ldrb	r3, [r7, #5]
 8001f46:	4a0d      	ldr	r2, [pc, #52]	; (8001f7c <timeoutMclksToMicroseconds+0x48>)
 8001f48:	fb02 f303 	mul.w	r3, r2, r3
 8001f4c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001f50:	4a0b      	ldr	r2, [pc, #44]	; (8001f80 <timeoutMclksToMicroseconds+0x4c>)
 8001f52:	fba2 2303 	umull	r2, r3, r2, r3
 8001f56:	099b      	lsrs	r3, r3, #6
 8001f58:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001f5a:	88fb      	ldrh	r3, [r7, #6]
 8001f5c:	68fa      	ldr	r2, [r7, #12]
 8001f5e:	fb02 f203 	mul.w	r2, r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	085b      	lsrs	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	4a05      	ldr	r2, [pc, #20]	; (8001f80 <timeoutMclksToMicroseconds+0x4c>)
 8001f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f6e:	099b      	lsrs	r3, r3, #6
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3714      	adds	r7, #20
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	003a2f00 	.word	0x003a2f00
 8001f80:	10624dd3 	.word	0x10624dd3

08001f84 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	460b      	mov	r3, r1
 8001f8e:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001f90:	78fb      	ldrb	r3, [r7, #3]
 8001f92:	4a0d      	ldr	r2, [pc, #52]	; (8001fc8 <timeoutMicrosecondsToMclks+0x44>)
 8001f94:	fb02 f303 	mul.w	r3, r2, r3
 8001f98:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001f9c:	4a0b      	ldr	r2, [pc, #44]	; (8001fcc <timeoutMicrosecondsToMclks+0x48>)
 8001f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001fa2:	099b      	lsrs	r3, r3, #6
 8001fa4:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fac:	fb02 f203 	mul.w	r2, r2, r3
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	085b      	lsrs	r3, r3, #1
 8001fb4:	441a      	add	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001fbc:	4618      	mov	r0, r3
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	003a2f00 	.word	0x003a2f00
 8001fcc:	10624dd3 	.word	0x10624dd3

08001fd0 <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b082      	sub	sp, #8
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	b2db      	uxtb	r3, r3
 8001fe2:	4619      	mov	r1, r3
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f7fe ff63 	bl	8000eb0 <writeReg>

  startTimeout();
 8001fea:	f000 fbbf 	bl	800276c <HAL_GetTick>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	b29a      	uxth	r2, r3
 8001ff2:	4b15      	ldr	r3, [pc, #84]	; (8002048 <performSingleRefCalibration+0x78>)
 8001ff4:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ff6:	e011      	b.n	800201c <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001ff8:	4b14      	ldr	r3, [pc, #80]	; (800204c <performSingleRefCalibration+0x7c>)
 8001ffa:	881b      	ldrh	r3, [r3, #0]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d00d      	beq.n	800201c <performSingleRefCalibration+0x4c>
 8002000:	f000 fbb4 	bl	800276c <HAL_GetTick>
 8002004:	4603      	mov	r3, r0
 8002006:	b29b      	uxth	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	4b0f      	ldr	r3, [pc, #60]	; (8002048 <performSingleRefCalibration+0x78>)
 800200c:	881b      	ldrh	r3, [r3, #0]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	4a0e      	ldr	r2, [pc, #56]	; (800204c <performSingleRefCalibration+0x7c>)
 8002012:	8812      	ldrh	r2, [r2, #0]
 8002014:	4293      	cmp	r3, r2
 8002016:	dd01      	ble.n	800201c <performSingleRefCalibration+0x4c>
 8002018:	2300      	movs	r3, #0
 800201a:	e010      	b.n	800203e <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 800201c:	2013      	movs	r0, #19
 800201e:	f7fe ff9b 	bl	8000f58 <readReg>
 8002022:	4603      	mov	r3, r0
 8002024:	f003 0307 	and.w	r3, r3, #7
 8002028:	2b00      	cmp	r3, #0
 800202a:	d0e5      	beq.n	8001ff8 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800202c:	2101      	movs	r1, #1
 800202e:	200b      	movs	r0, #11
 8002030:	f7fe ff3e 	bl	8000eb0 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8002034:	2100      	movs	r1, #0
 8002036:	2000      	movs	r0, #0
 8002038:	f7fe ff3a 	bl	8000eb0 <writeReg>

  return true;
 800203c:	2301      	movs	r3, #1
}
 800203e:	4618      	mov	r0, r3
 8002040:	3708      	adds	r7, #8
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	2000020c 	.word	0x2000020c
 800204c:	200001fc 	.word	0x200001fc

08002050 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b092      	sub	sp, #72	; 0x48
 8002054:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002056:	f000 fb23 	bl	80026a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800205a:	f000 f84f 	bl	80020fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800205e:	f000 f90d 	bl	800227c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002062:	f000 f8e1 	bl	8002228 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002066:	f000 f8b1 	bl	80021cc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

	// Initialise a message buffer.
	char msgBuffer[52];
	for (uint8_t i = 0; i < 52; i++) {
 800206a:	2300      	movs	r3, #0
 800206c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8002070:	e00c      	b.n	800208c <main+0x3c>
		msgBuffer[i] = ' ';
 8002072:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002076:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800207a:	4413      	add	r3, r2
 800207c:	2220      	movs	r2, #32
 800207e:	f803 2c38 	strb.w	r2, [r3, #-56]
	for (uint8_t i = 0; i < 52; i++) {
 8002082:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002086:	3301      	adds	r3, #1
 8002088:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800208c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002090:	2b33      	cmp	r3, #51	; 0x33
 8002092:	d9ee      	bls.n	8002072 <main+0x22>
	}

	// Initialise the VL53L0X
	statInfo_t_VL53L0X distanceStr;
	initVL53L0X(1, &hi2c1);
 8002094:	4914      	ldr	r1, [pc, #80]	; (80020e8 <main+0x98>)
 8002096:	2001      	movs	r0, #1
 8002098:	f7ff f80e 	bl	80010b8 <initVL53L0X>

	// Configure the sensor for high accuracy and speed in 20 cm.
	setSignalRateLimit(200);
 800209c:	ed9f 0a13 	vldr	s0, [pc, #76]	; 80020ec <main+0x9c>
 80020a0:	f7ff fa6a 	bl	8001578 <setSignalRateLimit>
	setVcselPulsePeriod(VcselPeriodPreRange, 10);
 80020a4:	210a      	movs	r1, #10
 80020a6:	2000      	movs	r0, #0
 80020a8:	f7ff fb96 	bl	80017d8 <setVcselPulsePeriod>
	setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 80020ac:	210e      	movs	r1, #14
 80020ae:	2001      	movs	r0, #1
 80020b0:	f7ff fb92 	bl	80017d8 <setVcselPulsePeriod>
	setMeasurementTimingBudget(300 * 1000UL);
 80020b4:	480e      	ldr	r0, [pc, #56]	; (80020f0 <main+0xa0>)
 80020b6:	f7ff fa95 	bl	80015e4 <setMeasurementTimingBudget>
  /* USER CODE BEGIN WHILE */
	while (1) {

		// uint16_t distance is the distance in millimeters.
		// statInfo_t_VL53L0X distanceStr is the statistics read from the sensor.
		distance = readRangeSingleMillimeters(&distanceStr);
 80020ba:	1d3b      	adds	r3, r7, #4
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fd71 	bl	8001ba4 <readRangeSingleMillimeters>
 80020c2:	4603      	mov	r3, r0
 80020c4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44

		sprintf(msgBuffer, "Distance: %d\r\n", distance);
 80020c8:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 80020cc:	f107 0310 	add.w	r3, r7, #16
 80020d0:	4908      	ldr	r1, [pc, #32]	; (80020f4 <main+0xa4>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f003 f990 	bl	80053f8 <siprintf>

		HAL_UART_Transmit(&huart2, (uint8_t*) msgBuffer, sizeof(msgBuffer), 50);
 80020d8:	f107 0110 	add.w	r1, r7, #16
 80020dc:	2332      	movs	r3, #50	; 0x32
 80020de:	2234      	movs	r2, #52	; 0x34
 80020e0:	4805      	ldr	r0, [pc, #20]	; (80020f8 <main+0xa8>)
 80020e2:	f002 fa3a 	bl	800455a <HAL_UART_Transmit>
		distance = readRangeSingleMillimeters(&distanceStr);
 80020e6:	e7e8      	b.n	80020ba <main+0x6a>
 80020e8:	20000270 	.word	0x20000270
 80020ec:	43480000 	.word	0x43480000
 80020f0:	000493e0 	.word	0x000493e0
 80020f4:	08007848 	.word	0x08007848
 80020f8:	200002c4 	.word	0x200002c4

080020fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b094      	sub	sp, #80	; 0x50
 8002100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002102:	f107 0320 	add.w	r3, r7, #32
 8002106:	2230      	movs	r2, #48	; 0x30
 8002108:	2100      	movs	r1, #0
 800210a:	4618      	mov	r0, r3
 800210c:	f002 fd02 	bl	8004b14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002110:	f107 030c 	add.w	r3, r7, #12
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002120:	2300      	movs	r3, #0
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	4b27      	ldr	r3, [pc, #156]	; (80021c4 <SystemClock_Config+0xc8>)
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	4a26      	ldr	r2, [pc, #152]	; (80021c4 <SystemClock_Config+0xc8>)
 800212a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800212e:	6413      	str	r3, [r2, #64]	; 0x40
 8002130:	4b24      	ldr	r3, [pc, #144]	; (80021c4 <SystemClock_Config+0xc8>)
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800213c:	2300      	movs	r3, #0
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	4b21      	ldr	r3, [pc, #132]	; (80021c8 <SystemClock_Config+0xcc>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a20      	ldr	r2, [pc, #128]	; (80021c8 <SystemClock_Config+0xcc>)
 8002146:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	4b1e      	ldr	r3, [pc, #120]	; (80021c8 <SystemClock_Config+0xcc>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002154:	607b      	str	r3, [r7, #4]
 8002156:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002158:	2302      	movs	r3, #2
 800215a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800215c:	2301      	movs	r3, #1
 800215e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002160:	2310      	movs	r3, #16
 8002162:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002164:	2302      	movs	r3, #2
 8002166:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002168:	2300      	movs	r3, #0
 800216a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800216c:	2308      	movs	r3, #8
 800216e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8002170:	2364      	movs	r3, #100	; 0x64
 8002172:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002174:	2302      	movs	r3, #2
 8002176:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002178:	2304      	movs	r3, #4
 800217a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800217c:	f107 0320 	add.w	r3, r7, #32
 8002180:	4618      	mov	r0, r3
 8002182:	f001 fd29 	bl	8003bd8 <HAL_RCC_OscConfig>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800218c:	f000 f89e 	bl	80022cc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002190:	230f      	movs	r3, #15
 8002192:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002194:	2302      	movs	r3, #2
 8002196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800219c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021a2:	2300      	movs	r3, #0
 80021a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80021a6:	f107 030c 	add.w	r3, r7, #12
 80021aa:	2103      	movs	r1, #3
 80021ac:	4618      	mov	r0, r3
 80021ae:	f001 ff8b 	bl	80040c8 <HAL_RCC_ClockConfig>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80021b8:	f000 f888 	bl	80022cc <Error_Handler>
  }
}
 80021bc:	bf00      	nop
 80021be:	3750      	adds	r7, #80	; 0x50
 80021c0:	46bd      	mov	sp, r7
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	40023800 	.word	0x40023800
 80021c8:	40007000 	.word	0x40007000

080021cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021d0:	4b12      	ldr	r3, [pc, #72]	; (800221c <MX_I2C1_Init+0x50>)
 80021d2:	4a13      	ldr	r2, [pc, #76]	; (8002220 <MX_I2C1_Init+0x54>)
 80021d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80021d6:	4b11      	ldr	r3, [pc, #68]	; (800221c <MX_I2C1_Init+0x50>)
 80021d8:	4a12      	ldr	r2, [pc, #72]	; (8002224 <MX_I2C1_Init+0x58>)
 80021da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021dc:	4b0f      	ldr	r3, [pc, #60]	; (800221c <MX_I2C1_Init+0x50>)
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021e2:	4b0e      	ldr	r3, [pc, #56]	; (800221c <MX_I2C1_Init+0x50>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021e8:	4b0c      	ldr	r3, [pc, #48]	; (800221c <MX_I2C1_Init+0x50>)
 80021ea:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021ee:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021f0:	4b0a      	ldr	r3, [pc, #40]	; (800221c <MX_I2C1_Init+0x50>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021f6:	4b09      	ldr	r3, [pc, #36]	; (800221c <MX_I2C1_Init+0x50>)
 80021f8:	2200      	movs	r2, #0
 80021fa:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021fc:	4b07      	ldr	r3, [pc, #28]	; (800221c <MX_I2C1_Init+0x50>)
 80021fe:	2200      	movs	r2, #0
 8002200:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002202:	4b06      	ldr	r3, [pc, #24]	; (800221c <MX_I2C1_Init+0x50>)
 8002204:	2200      	movs	r2, #0
 8002206:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002208:	4804      	ldr	r0, [pc, #16]	; (800221c <MX_I2C1_Init+0x50>)
 800220a:	f000 fd25 	bl	8002c58 <HAL_I2C_Init>
 800220e:	4603      	mov	r3, r0
 8002210:	2b00      	cmp	r3, #0
 8002212:	d001      	beq.n	8002218 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002214:	f000 f85a 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002218:	bf00      	nop
 800221a:	bd80      	pop	{r7, pc}
 800221c:	20000270 	.word	0x20000270
 8002220:	40005400 	.word	0x40005400
 8002224:	000186a0 	.word	0x000186a0

08002228 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800222c:	4b11      	ldr	r3, [pc, #68]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 800222e:	4a12      	ldr	r2, [pc, #72]	; (8002278 <MX_USART2_UART_Init+0x50>)
 8002230:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002232:	4b10      	ldr	r3, [pc, #64]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 8002234:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002238:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800223a:	4b0e      	ldr	r3, [pc, #56]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 800223c:	2200      	movs	r2, #0
 800223e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 8002242:	2200      	movs	r2, #0
 8002244:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002246:	4b0b      	ldr	r3, [pc, #44]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 8002248:	2200      	movs	r2, #0
 800224a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800224c:	4b09      	ldr	r3, [pc, #36]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 800224e:	220c      	movs	r2, #12
 8002250:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002252:	4b08      	ldr	r3, [pc, #32]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 8002254:	2200      	movs	r2, #0
 8002256:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002258:	4b06      	ldr	r3, [pc, #24]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 800225a:	2200      	movs	r2, #0
 800225c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800225e:	4805      	ldr	r0, [pc, #20]	; (8002274 <MX_USART2_UART_Init+0x4c>)
 8002260:	f002 f92e 	bl	80044c0 <HAL_UART_Init>
 8002264:	4603      	mov	r3, r0
 8002266:	2b00      	cmp	r3, #0
 8002268:	d001      	beq.n	800226e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800226a:	f000 f82f 	bl	80022cc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800226e:	bf00      	nop
 8002270:	bd80      	pop	{r7, pc}
 8002272:	bf00      	nop
 8002274:	200002c4 	.word	0x200002c4
 8002278:	40004400 	.word	0x40004400

0800227c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002282:	2300      	movs	r3, #0
 8002284:	607b      	str	r3, [r7, #4]
 8002286:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <MX_GPIO_Init+0x4c>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800228a:	4a0f      	ldr	r2, [pc, #60]	; (80022c8 <MX_GPIO_Init+0x4c>)
 800228c:	f043 0301 	orr.w	r3, r3, #1
 8002290:	6313      	str	r3, [r2, #48]	; 0x30
 8002292:	4b0d      	ldr	r3, [pc, #52]	; (80022c8 <MX_GPIO_Init+0x4c>)
 8002294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002296:	f003 0301 	and.w	r3, r3, #1
 800229a:	607b      	str	r3, [r7, #4]
 800229c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800229e:	2300      	movs	r3, #0
 80022a0:	603b      	str	r3, [r7, #0]
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <MX_GPIO_Init+0x4c>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a6:	4a08      	ldr	r2, [pc, #32]	; (80022c8 <MX_GPIO_Init+0x4c>)
 80022a8:	f043 0302 	orr.w	r3, r3, #2
 80022ac:	6313      	str	r3, [r2, #48]	; 0x30
 80022ae:	4b06      	ldr	r3, [pc, #24]	; (80022c8 <MX_GPIO_Init+0x4c>)
 80022b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b2:	f003 0302 	and.w	r3, r3, #2
 80022b6:	603b      	str	r3, [r7, #0]
 80022b8:	683b      	ldr	r3, [r7, #0]

}
 80022ba:	bf00      	nop
 80022bc:	370c      	adds	r7, #12
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	40023800 	.word	0x40023800

080022cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80022cc:	b480      	push	{r7}
 80022ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80022d0:	b672      	cpsid	i
}
 80022d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80022d4:	e7fe      	b.n	80022d4 <Error_Handler+0x8>
	...

080022d8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80022de:	2300      	movs	r3, #0
 80022e0:	607b      	str	r3, [r7, #4]
 80022e2:	4b10      	ldr	r3, [pc, #64]	; (8002324 <HAL_MspInit+0x4c>)
 80022e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022e6:	4a0f      	ldr	r2, [pc, #60]	; (8002324 <HAL_MspInit+0x4c>)
 80022e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022ec:	6453      	str	r3, [r2, #68]	; 0x44
 80022ee:	4b0d      	ldr	r3, [pc, #52]	; (8002324 <HAL_MspInit+0x4c>)
 80022f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80022f6:	607b      	str	r3, [r7, #4]
 80022f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	603b      	str	r3, [r7, #0]
 80022fe:	4b09      	ldr	r3, [pc, #36]	; (8002324 <HAL_MspInit+0x4c>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	4a08      	ldr	r2, [pc, #32]	; (8002324 <HAL_MspInit+0x4c>)
 8002304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002308:	6413      	str	r3, [r2, #64]	; 0x40
 800230a:	4b06      	ldr	r3, [pc, #24]	; (8002324 <HAL_MspInit+0x4c>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002312:	603b      	str	r3, [r7, #0]
 8002314:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002316:	2007      	movs	r0, #7
 8002318:	f000 fae6 	bl	80028e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800231c:	bf00      	nop
 800231e:	3708      	adds	r7, #8
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	40023800 	.word	0x40023800

08002328 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b08a      	sub	sp, #40	; 0x28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	605a      	str	r2, [r3, #4]
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	60da      	str	r2, [r3, #12]
 800233e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	4a19      	ldr	r2, [pc, #100]	; (80023ac <HAL_I2C_MspInit+0x84>)
 8002346:	4293      	cmp	r3, r2
 8002348:	d12c      	bne.n	80023a4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	613b      	str	r3, [r7, #16]
 800234e:	4b18      	ldr	r3, [pc, #96]	; (80023b0 <HAL_I2C_MspInit+0x88>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	4a17      	ldr	r2, [pc, #92]	; (80023b0 <HAL_I2C_MspInit+0x88>)
 8002354:	f043 0302 	orr.w	r3, r3, #2
 8002358:	6313      	str	r3, [r2, #48]	; 0x30
 800235a:	4b15      	ldr	r3, [pc, #84]	; (80023b0 <HAL_I2C_MspInit+0x88>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	f003 0302 	and.w	r3, r3, #2
 8002362:	613b      	str	r3, [r7, #16]
 8002364:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002366:	f44f 7340 	mov.w	r3, #768	; 0x300
 800236a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800236c:	2312      	movs	r3, #18
 800236e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002370:	2301      	movs	r3, #1
 8002372:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002374:	2303      	movs	r3, #3
 8002376:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002378:	2304      	movs	r3, #4
 800237a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800237c:	f107 0314 	add.w	r3, r7, #20
 8002380:	4619      	mov	r1, r3
 8002382:	480c      	ldr	r0, [pc, #48]	; (80023b4 <HAL_I2C_MspInit+0x8c>)
 8002384:	f000 fae4 	bl	8002950 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002388:	2300      	movs	r3, #0
 800238a:	60fb      	str	r3, [r7, #12]
 800238c:	4b08      	ldr	r3, [pc, #32]	; (80023b0 <HAL_I2C_MspInit+0x88>)
 800238e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002390:	4a07      	ldr	r2, [pc, #28]	; (80023b0 <HAL_I2C_MspInit+0x88>)
 8002392:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002396:	6413      	str	r3, [r2, #64]	; 0x40
 8002398:	4b05      	ldr	r3, [pc, #20]	; (80023b0 <HAL_I2C_MspInit+0x88>)
 800239a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800239c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80023a4:	bf00      	nop
 80023a6:	3728      	adds	r7, #40	; 0x28
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40005400 	.word	0x40005400
 80023b0:	40023800 	.word	0x40023800
 80023b4:	40020400 	.word	0x40020400

080023b8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b08a      	sub	sp, #40	; 0x28
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023c0:	f107 0314 	add.w	r3, r7, #20
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]
 80023c8:	605a      	str	r2, [r3, #4]
 80023ca:	609a      	str	r2, [r3, #8]
 80023cc:	60da      	str	r2, [r3, #12]
 80023ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4a19      	ldr	r2, [pc, #100]	; (800243c <HAL_UART_MspInit+0x84>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d12b      	bne.n	8002432 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	4b18      	ldr	r3, [pc, #96]	; (8002440 <HAL_UART_MspInit+0x88>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	4a17      	ldr	r2, [pc, #92]	; (8002440 <HAL_UART_MspInit+0x88>)
 80023e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023e8:	6413      	str	r3, [r2, #64]	; 0x40
 80023ea:	4b15      	ldr	r3, [pc, #84]	; (8002440 <HAL_UART_MspInit+0x88>)
 80023ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	613b      	str	r3, [r7, #16]
 80023f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	60fb      	str	r3, [r7, #12]
 80023fa:	4b11      	ldr	r3, [pc, #68]	; (8002440 <HAL_UART_MspInit+0x88>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	4a10      	ldr	r2, [pc, #64]	; (8002440 <HAL_UART_MspInit+0x88>)
 8002400:	f043 0301 	orr.w	r3, r3, #1
 8002404:	6313      	str	r3, [r2, #48]	; 0x30
 8002406:	4b0e      	ldr	r3, [pc, #56]	; (8002440 <HAL_UART_MspInit+0x88>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	60fb      	str	r3, [r7, #12]
 8002410:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002412:	230c      	movs	r3, #12
 8002414:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002416:	2302      	movs	r3, #2
 8002418:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800241a:	2302      	movs	r3, #2
 800241c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800241e:	2303      	movs	r3, #3
 8002420:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002422:	2307      	movs	r3, #7
 8002424:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002426:	f107 0314 	add.w	r3, r7, #20
 800242a:	4619      	mov	r1, r3
 800242c:	4805      	ldr	r0, [pc, #20]	; (8002444 <HAL_UART_MspInit+0x8c>)
 800242e:	f000 fa8f 	bl	8002950 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002432:	bf00      	nop
 8002434:	3728      	adds	r7, #40	; 0x28
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	40004400 	.word	0x40004400
 8002440:	40023800 	.word	0x40023800
 8002444:	40020000 	.word	0x40020000

08002448 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800244c:	e7fe      	b.n	800244c <NMI_Handler+0x4>

0800244e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800244e:	b480      	push	{r7}
 8002450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002452:	e7fe      	b.n	8002452 <HardFault_Handler+0x4>

08002454 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002458:	e7fe      	b.n	8002458 <MemManage_Handler+0x4>

0800245a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800245a:	b480      	push	{r7}
 800245c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800245e:	e7fe      	b.n	800245e <BusFault_Handler+0x4>

08002460 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002464:	e7fe      	b.n	8002464 <UsageFault_Handler+0x4>

08002466 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002466:	b480      	push	{r7}
 8002468:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800246a:	bf00      	nop
 800246c:	46bd      	mov	sp, r7
 800246e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002472:	4770      	bx	lr

08002474 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002474:	b480      	push	{r7}
 8002476:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr

08002482 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002494:	f000 f956 	bl	8002744 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002498:	bf00      	nop
 800249a:	bd80      	pop	{r7, pc}

0800249c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
	return 1;
 80024a0:	2301      	movs	r3, #1
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <_kill>:

int _kill(int pid, int sig)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80024b6:	f002 faf5 	bl	8004aa4 <__errno>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2216      	movs	r2, #22
 80024be:	601a      	str	r2, [r3, #0]
	return -1;
 80024c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}

080024cc <_exit>:

void _exit (int status)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80024d4:	f04f 31ff 	mov.w	r1, #4294967295
 80024d8:	6878      	ldr	r0, [r7, #4]
 80024da:	f7ff ffe7 	bl	80024ac <_kill>
	while (1) {}		/* Make sure we hang here */
 80024de:	e7fe      	b.n	80024de <_exit+0x12>

080024e0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	60f8      	str	r0, [r7, #12]
 80024e8:	60b9      	str	r1, [r7, #8]
 80024ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]
 80024f0:	e00a      	b.n	8002508 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80024f2:	f3af 8000 	nop.w
 80024f6:	4601      	mov	r1, r0
 80024f8:	68bb      	ldr	r3, [r7, #8]
 80024fa:	1c5a      	adds	r2, r3, #1
 80024fc:	60ba      	str	r2, [r7, #8]
 80024fe:	b2ca      	uxtb	r2, r1
 8002500:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	3301      	adds	r3, #1
 8002506:	617b      	str	r3, [r7, #20]
 8002508:	697a      	ldr	r2, [r7, #20]
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	429a      	cmp	r2, r3
 800250e:	dbf0      	blt.n	80024f2 <_read+0x12>
	}

return len;
 8002510:	687b      	ldr	r3, [r7, #4]
}
 8002512:	4618      	mov	r0, r3
 8002514:	3718      	adds	r7, #24
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}

0800251a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b086      	sub	sp, #24
 800251e:	af00      	add	r7, sp, #0
 8002520:	60f8      	str	r0, [r7, #12]
 8002522:	60b9      	str	r1, [r7, #8]
 8002524:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]
 800252a:	e009      	b.n	8002540 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	1c5a      	adds	r2, r3, #1
 8002530:	60ba      	str	r2, [r7, #8]
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	4618      	mov	r0, r3
 8002536:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800253a:	697b      	ldr	r3, [r7, #20]
 800253c:	3301      	adds	r3, #1
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	429a      	cmp	r2, r3
 8002546:	dbf1      	blt.n	800252c <_write+0x12>
	}
	return len;
 8002548:	687b      	ldr	r3, [r7, #4]
}
 800254a:	4618      	mov	r0, r3
 800254c:	3718      	adds	r7, #24
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <_close>:

int _close(int file)
{
 8002552:	b480      	push	{r7}
 8002554:	b083      	sub	sp, #12
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
	return -1;
 800255a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800255e:	4618      	mov	r0, r3
 8002560:	370c      	adds	r7, #12
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr

0800256a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800256a:	b480      	push	{r7}
 800256c:	b083      	sub	sp, #12
 800256e:	af00      	add	r7, sp, #0
 8002570:	6078      	str	r0, [r7, #4]
 8002572:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800257a:	605a      	str	r2, [r3, #4]
	return 0;
 800257c:	2300      	movs	r3, #0
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <_isatty>:

int _isatty(int file)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
	return 1;
 8002592:	2301      	movs	r3, #1
}
 8002594:	4618      	mov	r0, r3
 8002596:	370c      	adds	r7, #12
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr

080025a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b085      	sub	sp, #20
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	60f8      	str	r0, [r7, #12]
 80025a8:	60b9      	str	r1, [r7, #8]
 80025aa:	607a      	str	r2, [r7, #4]
	return 0;
 80025ac:	2300      	movs	r3, #0
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3714      	adds	r7, #20
 80025b2:	46bd      	mov	sp, r7
 80025b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b8:	4770      	bx	lr
	...

080025bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b086      	sub	sp, #24
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025c4:	4a14      	ldr	r2, [pc, #80]	; (8002618 <_sbrk+0x5c>)
 80025c6:	4b15      	ldr	r3, [pc, #84]	; (800261c <_sbrk+0x60>)
 80025c8:	1ad3      	subs	r3, r2, r3
 80025ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025cc:	697b      	ldr	r3, [r7, #20]
 80025ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025d0:	4b13      	ldr	r3, [pc, #76]	; (8002620 <_sbrk+0x64>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d102      	bne.n	80025de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025d8:	4b11      	ldr	r3, [pc, #68]	; (8002620 <_sbrk+0x64>)
 80025da:	4a12      	ldr	r2, [pc, #72]	; (8002624 <_sbrk+0x68>)
 80025dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025de:	4b10      	ldr	r3, [pc, #64]	; (8002620 <_sbrk+0x64>)
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4413      	add	r3, r2
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d207      	bcs.n	80025fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80025ec:	f002 fa5a 	bl	8004aa4 <__errno>
 80025f0:	4603      	mov	r3, r0
 80025f2:	220c      	movs	r2, #12
 80025f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80025f6:	f04f 33ff 	mov.w	r3, #4294967295
 80025fa:	e009      	b.n	8002610 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80025fc:	4b08      	ldr	r3, [pc, #32]	; (8002620 <_sbrk+0x64>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002602:	4b07      	ldr	r3, [pc, #28]	; (8002620 <_sbrk+0x64>)
 8002604:	681a      	ldr	r2, [r3, #0]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	4413      	add	r3, r2
 800260a:	4a05      	ldr	r2, [pc, #20]	; (8002620 <_sbrk+0x64>)
 800260c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800260e:	68fb      	ldr	r3, [r7, #12]
}
 8002610:	4618      	mov	r0, r3
 8002612:	3718      	adds	r7, #24
 8002614:	46bd      	mov	sp, r7
 8002616:	bd80      	pop	{r7, pc}
 8002618:	20020000 	.word	0x20020000
 800261c:	00000400 	.word	0x00000400
 8002620:	20000200 	.word	0x20000200
 8002624:	20000320 	.word	0x20000320

08002628 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800262c:	4b06      	ldr	r3, [pc, #24]	; (8002648 <SystemInit+0x20>)
 800262e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002632:	4a05      	ldr	r2, [pc, #20]	; (8002648 <SystemInit+0x20>)
 8002634:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002638:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	e000ed00 	.word	0xe000ed00

0800264c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800264c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002684 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002650:	480d      	ldr	r0, [pc, #52]	; (8002688 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002652:	490e      	ldr	r1, [pc, #56]	; (800268c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002654:	4a0e      	ldr	r2, [pc, #56]	; (8002690 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002656:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002658:	e002      	b.n	8002660 <LoopCopyDataInit>

0800265a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800265a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800265c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800265e:	3304      	adds	r3, #4

08002660 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002660:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002662:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002664:	d3f9      	bcc.n	800265a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002666:	4a0b      	ldr	r2, [pc, #44]	; (8002694 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002668:	4c0b      	ldr	r4, [pc, #44]	; (8002698 <LoopFillZerobss+0x26>)
  movs r3, #0
 800266a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800266c:	e001      	b.n	8002672 <LoopFillZerobss>

0800266e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800266e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002670:	3204      	adds	r2, #4

08002672 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002672:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002674:	d3fb      	bcc.n	800266e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002676:	f7ff ffd7 	bl	8002628 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800267a:	f002 fa19 	bl	8004ab0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800267e:	f7ff fce7 	bl	8002050 <main>
  bx  lr    
 8002682:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002684:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002688:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800268c:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8002690:	08007c64 	.word	0x08007c64
  ldr r2, =_sbss
 8002694:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8002698:	2000031c 	.word	0x2000031c

0800269c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800269c:	e7fe      	b.n	800269c <ADC_IRQHandler>
	...

080026a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80026a4:	4b0e      	ldr	r3, [pc, #56]	; (80026e0 <HAL_Init+0x40>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	4a0d      	ldr	r2, [pc, #52]	; (80026e0 <HAL_Init+0x40>)
 80026aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80026ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80026b0:	4b0b      	ldr	r3, [pc, #44]	; (80026e0 <HAL_Init+0x40>)
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a0a      	ldr	r2, [pc, #40]	; (80026e0 <HAL_Init+0x40>)
 80026b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80026ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80026bc:	4b08      	ldr	r3, [pc, #32]	; (80026e0 <HAL_Init+0x40>)
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a07      	ldr	r2, [pc, #28]	; (80026e0 <HAL_Init+0x40>)
 80026c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c8:	2003      	movs	r0, #3
 80026ca:	f000 f90d 	bl	80028e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80026ce:	2000      	movs	r0, #0
 80026d0:	f000 f808 	bl	80026e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80026d4:	f7ff fe00 	bl	80022d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80026d8:	2300      	movs	r3, #0
}
 80026da:	4618      	mov	r0, r3
 80026dc:	bd80      	pop	{r7, pc}
 80026de:	bf00      	nop
 80026e0:	40023c00 	.word	0x40023c00

080026e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026e4:	b580      	push	{r7, lr}
 80026e6:	b082      	sub	sp, #8
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80026ec:	4b12      	ldr	r3, [pc, #72]	; (8002738 <HAL_InitTick+0x54>)
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	4b12      	ldr	r3, [pc, #72]	; (800273c <HAL_InitTick+0x58>)
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	4619      	mov	r1, r3
 80026f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80026fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80026fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002702:	4618      	mov	r0, r3
 8002704:	f000 f917 	bl	8002936 <HAL_SYSTICK_Config>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d001      	beq.n	8002712 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800270e:	2301      	movs	r3, #1
 8002710:	e00e      	b.n	8002730 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	2b0f      	cmp	r3, #15
 8002716:	d80a      	bhi.n	800272e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002718:	2200      	movs	r2, #0
 800271a:	6879      	ldr	r1, [r7, #4]
 800271c:	f04f 30ff 	mov.w	r0, #4294967295
 8002720:	f000 f8ed 	bl	80028fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002724:	4a06      	ldr	r2, [pc, #24]	; (8002740 <HAL_InitTick+0x5c>)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800272a:	2300      	movs	r3, #0
 800272c:	e000      	b.n	8002730 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800272e:	2301      	movs	r3, #1
}
 8002730:	4618      	mov	r0, r3
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	20000004 	.word	0x20000004
 800273c:	2000000c 	.word	0x2000000c
 8002740:	20000008 	.word	0x20000008

08002744 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002744:	b480      	push	{r7}
 8002746:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002748:	4b06      	ldr	r3, [pc, #24]	; (8002764 <HAL_IncTick+0x20>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	461a      	mov	r2, r3
 800274e:	4b06      	ldr	r3, [pc, #24]	; (8002768 <HAL_IncTick+0x24>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4413      	add	r3, r2
 8002754:	4a04      	ldr	r2, [pc, #16]	; (8002768 <HAL_IncTick+0x24>)
 8002756:	6013      	str	r3, [r2, #0]
}
 8002758:	bf00      	nop
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	2000000c 	.word	0x2000000c
 8002768:	20000308 	.word	0x20000308

0800276c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800276c:	b480      	push	{r7}
 800276e:	af00      	add	r7, sp, #0
  return uwTick;
 8002770:	4b03      	ldr	r3, [pc, #12]	; (8002780 <HAL_GetTick+0x14>)
 8002772:	681b      	ldr	r3, [r3, #0]
}
 8002774:	4618      	mov	r0, r3
 8002776:	46bd      	mov	sp, r7
 8002778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	20000308 	.word	0x20000308

08002784 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002784:	b480      	push	{r7}
 8002786:	b085      	sub	sp, #20
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f003 0307 	and.w	r3, r3, #7
 8002792:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002794:	4b0c      	ldr	r3, [pc, #48]	; (80027c8 <__NVIC_SetPriorityGrouping+0x44>)
 8002796:	68db      	ldr	r3, [r3, #12]
 8002798:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800279a:	68ba      	ldr	r2, [r7, #8]
 800279c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80027a0:	4013      	ands	r3, r2
 80027a2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80027ac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80027b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027b4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80027b6:	4a04      	ldr	r2, [pc, #16]	; (80027c8 <__NVIC_SetPriorityGrouping+0x44>)
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	60d3      	str	r3, [r2, #12]
}
 80027bc:	bf00      	nop
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c6:	4770      	bx	lr
 80027c8:	e000ed00 	.word	0xe000ed00

080027cc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027d0:	4b04      	ldr	r3, [pc, #16]	; (80027e4 <__NVIC_GetPriorityGrouping+0x18>)
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	0a1b      	lsrs	r3, r3, #8
 80027d6:	f003 0307 	and.w	r3, r3, #7
}
 80027da:	4618      	mov	r0, r3
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr
 80027e4:	e000ed00 	.word	0xe000ed00

080027e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b083      	sub	sp, #12
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	4603      	mov	r3, r0
 80027f0:	6039      	str	r1, [r7, #0]
 80027f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	db0a      	blt.n	8002812 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	b2da      	uxtb	r2, r3
 8002800:	490c      	ldr	r1, [pc, #48]	; (8002834 <__NVIC_SetPriority+0x4c>)
 8002802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002806:	0112      	lsls	r2, r2, #4
 8002808:	b2d2      	uxtb	r2, r2
 800280a:	440b      	add	r3, r1
 800280c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002810:	e00a      	b.n	8002828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	b2da      	uxtb	r2, r3
 8002816:	4908      	ldr	r1, [pc, #32]	; (8002838 <__NVIC_SetPriority+0x50>)
 8002818:	79fb      	ldrb	r3, [r7, #7]
 800281a:	f003 030f 	and.w	r3, r3, #15
 800281e:	3b04      	subs	r3, #4
 8002820:	0112      	lsls	r2, r2, #4
 8002822:	b2d2      	uxtb	r2, r2
 8002824:	440b      	add	r3, r1
 8002826:	761a      	strb	r2, [r3, #24]
}
 8002828:	bf00      	nop
 800282a:	370c      	adds	r7, #12
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	e000e100 	.word	0xe000e100
 8002838:	e000ed00 	.word	0xe000ed00

0800283c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800283c:	b480      	push	{r7}
 800283e:	b089      	sub	sp, #36	; 0x24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f003 0307 	and.w	r3, r3, #7
 800284e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	f1c3 0307 	rsb	r3, r3, #7
 8002856:	2b04      	cmp	r3, #4
 8002858:	bf28      	it	cs
 800285a:	2304      	movcs	r3, #4
 800285c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800285e:	69fb      	ldr	r3, [r7, #28]
 8002860:	3304      	adds	r3, #4
 8002862:	2b06      	cmp	r3, #6
 8002864:	d902      	bls.n	800286c <NVIC_EncodePriority+0x30>
 8002866:	69fb      	ldr	r3, [r7, #28]
 8002868:	3b03      	subs	r3, #3
 800286a:	e000      	b.n	800286e <NVIC_EncodePriority+0x32>
 800286c:	2300      	movs	r3, #0
 800286e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002870:	f04f 32ff 	mov.w	r2, #4294967295
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43da      	mvns	r2, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	401a      	ands	r2, r3
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002884:	f04f 31ff 	mov.w	r1, #4294967295
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	fa01 f303 	lsl.w	r3, r1, r3
 800288e:	43d9      	mvns	r1, r3
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002894:	4313      	orrs	r3, r2
         );
}
 8002896:	4618      	mov	r0, r3
 8002898:	3724      	adds	r7, #36	; 0x24
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
	...

080028a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b082      	sub	sp, #8
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	3b01      	subs	r3, #1
 80028b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80028b4:	d301      	bcc.n	80028ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80028b6:	2301      	movs	r3, #1
 80028b8:	e00f      	b.n	80028da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80028ba:	4a0a      	ldr	r2, [pc, #40]	; (80028e4 <SysTick_Config+0x40>)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	3b01      	subs	r3, #1
 80028c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80028c2:	210f      	movs	r1, #15
 80028c4:	f04f 30ff 	mov.w	r0, #4294967295
 80028c8:	f7ff ff8e 	bl	80027e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80028cc:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <SysTick_Config+0x40>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80028d2:	4b04      	ldr	r3, [pc, #16]	; (80028e4 <SysTick_Config+0x40>)
 80028d4:	2207      	movs	r2, #7
 80028d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
 80028e2:	bf00      	nop
 80028e4:	e000e010 	.word	0xe000e010

080028e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028f0:	6878      	ldr	r0, [r7, #4]
 80028f2:	f7ff ff47 	bl	8002784 <__NVIC_SetPriorityGrouping>
}
 80028f6:	bf00      	nop
 80028f8:	3708      	adds	r7, #8
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}

080028fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028fe:	b580      	push	{r7, lr}
 8002900:	b086      	sub	sp, #24
 8002902:	af00      	add	r7, sp, #0
 8002904:	4603      	mov	r3, r0
 8002906:	60b9      	str	r1, [r7, #8]
 8002908:	607a      	str	r2, [r7, #4]
 800290a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002910:	f7ff ff5c 	bl	80027cc <__NVIC_GetPriorityGrouping>
 8002914:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002916:	687a      	ldr	r2, [r7, #4]
 8002918:	68b9      	ldr	r1, [r7, #8]
 800291a:	6978      	ldr	r0, [r7, #20]
 800291c:	f7ff ff8e 	bl	800283c <NVIC_EncodePriority>
 8002920:	4602      	mov	r2, r0
 8002922:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002926:	4611      	mov	r1, r2
 8002928:	4618      	mov	r0, r3
 800292a:	f7ff ff5d 	bl	80027e8 <__NVIC_SetPriority>
}
 800292e:	bf00      	nop
 8002930:	3718      	adds	r7, #24
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}

08002936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002936:	b580      	push	{r7, lr}
 8002938:	b082      	sub	sp, #8
 800293a:	af00      	add	r7, sp, #0
 800293c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800293e:	6878      	ldr	r0, [r7, #4]
 8002940:	f7ff ffb0 	bl	80028a4 <SysTick_Config>
 8002944:	4603      	mov	r3, r0
}
 8002946:	4618      	mov	r0, r3
 8002948:	3708      	adds	r7, #8
 800294a:	46bd      	mov	sp, r7
 800294c:	bd80      	pop	{r7, pc}
	...

08002950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002950:	b480      	push	{r7}
 8002952:	b089      	sub	sp, #36	; 0x24
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800295a:	2300      	movs	r3, #0
 800295c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800295e:	2300      	movs	r3, #0
 8002960:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002962:	2300      	movs	r3, #0
 8002964:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002966:	2300      	movs	r3, #0
 8002968:	61fb      	str	r3, [r7, #28]
 800296a:	e159      	b.n	8002c20 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800296c:	2201      	movs	r2, #1
 800296e:	69fb      	ldr	r3, [r7, #28]
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	4013      	ands	r3, r2
 800297e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	429a      	cmp	r2, r3
 8002986:	f040 8148 	bne.w	8002c1a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f003 0303 	and.w	r3, r3, #3
 8002992:	2b01      	cmp	r3, #1
 8002994:	d005      	beq.n	80029a2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800299e:	2b02      	cmp	r3, #2
 80029a0:	d130      	bne.n	8002a04 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80029a8:	69fb      	ldr	r3, [r7, #28]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	2203      	movs	r2, #3
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	43db      	mvns	r3, r3
 80029b4:	69ba      	ldr	r2, [r7, #24]
 80029b6:	4013      	ands	r3, r2
 80029b8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	68da      	ldr	r2, [r3, #12]
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	69ba      	ldr	r2, [r7, #24]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029d8:	2201      	movs	r2, #1
 80029da:	69fb      	ldr	r3, [r7, #28]
 80029dc:	fa02 f303 	lsl.w	r3, r2, r3
 80029e0:	43db      	mvns	r3, r3
 80029e2:	69ba      	ldr	r2, [r7, #24]
 80029e4:	4013      	ands	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	091b      	lsrs	r3, r3, #4
 80029ee:	f003 0201 	and.w	r2, r3, #1
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	fa02 f303 	lsl.w	r3, r2, r3
 80029f8:	69ba      	ldr	r2, [r7, #24]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685b      	ldr	r3, [r3, #4]
 8002a08:	f003 0303 	and.w	r3, r3, #3
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d017      	beq.n	8002a40 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	2203      	movs	r2, #3
 8002a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a20:	43db      	mvns	r3, r3
 8002a22:	69ba      	ldr	r2, [r7, #24]
 8002a24:	4013      	ands	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	689a      	ldr	r2, [r3, #8]
 8002a2c:	69fb      	ldr	r3, [r7, #28]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	4313      	orrs	r3, r2
 8002a38:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	69ba      	ldr	r2, [r7, #24]
 8002a3e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	2b02      	cmp	r3, #2
 8002a4a:	d123      	bne.n	8002a94 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a4c:	69fb      	ldr	r3, [r7, #28]
 8002a4e:	08da      	lsrs	r2, r3, #3
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	3208      	adds	r2, #8
 8002a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a58:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a5a:	69fb      	ldr	r3, [r7, #28]
 8002a5c:	f003 0307 	and.w	r3, r3, #7
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	220f      	movs	r2, #15
 8002a64:	fa02 f303 	lsl.w	r3, r2, r3
 8002a68:	43db      	mvns	r3, r3
 8002a6a:	69ba      	ldr	r2, [r7, #24]
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	691a      	ldr	r2, [r3, #16]
 8002a74:	69fb      	ldr	r3, [r7, #28]
 8002a76:	f003 0307 	and.w	r3, r3, #7
 8002a7a:	009b      	lsls	r3, r3, #2
 8002a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a86:	69fb      	ldr	r3, [r7, #28]
 8002a88:	08da      	lsrs	r2, r3, #3
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	3208      	adds	r2, #8
 8002a8e:	69b9      	ldr	r1, [r7, #24]
 8002a90:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a9a:	69fb      	ldr	r3, [r7, #28]
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	2203      	movs	r2, #3
 8002aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8002aa4:	43db      	mvns	r3, r3
 8002aa6:	69ba      	ldr	r2, [r7, #24]
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	685b      	ldr	r3, [r3, #4]
 8002ab0:	f003 0203 	and.w	r2, r3, #3
 8002ab4:	69fb      	ldr	r3, [r7, #28]
 8002ab6:	005b      	lsls	r3, r3, #1
 8002ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8002abc:	69ba      	ldr	r2, [r7, #24]
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	69ba      	ldr	r2, [r7, #24]
 8002ac6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	685b      	ldr	r3, [r3, #4]
 8002acc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	f000 80a2 	beq.w	8002c1a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ad6:	2300      	movs	r3, #0
 8002ad8:	60fb      	str	r3, [r7, #12]
 8002ada:	4b57      	ldr	r3, [pc, #348]	; (8002c38 <HAL_GPIO_Init+0x2e8>)
 8002adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ade:	4a56      	ldr	r2, [pc, #344]	; (8002c38 <HAL_GPIO_Init+0x2e8>)
 8002ae0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ae6:	4b54      	ldr	r3, [pc, #336]	; (8002c38 <HAL_GPIO_Init+0x2e8>)
 8002ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aee:	60fb      	str	r3, [r7, #12]
 8002af0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002af2:	4a52      	ldr	r2, [pc, #328]	; (8002c3c <HAL_GPIO_Init+0x2ec>)
 8002af4:	69fb      	ldr	r3, [r7, #28]
 8002af6:	089b      	lsrs	r3, r3, #2
 8002af8:	3302      	adds	r3, #2
 8002afa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002afe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	f003 0303 	and.w	r3, r3, #3
 8002b06:	009b      	lsls	r3, r3, #2
 8002b08:	220f      	movs	r2, #15
 8002b0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0e:	43db      	mvns	r3, r3
 8002b10:	69ba      	ldr	r2, [r7, #24]
 8002b12:	4013      	ands	r3, r2
 8002b14:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a49      	ldr	r2, [pc, #292]	; (8002c40 <HAL_GPIO_Init+0x2f0>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d019      	beq.n	8002b52 <HAL_GPIO_Init+0x202>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a48      	ldr	r2, [pc, #288]	; (8002c44 <HAL_GPIO_Init+0x2f4>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d013      	beq.n	8002b4e <HAL_GPIO_Init+0x1fe>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	4a47      	ldr	r2, [pc, #284]	; (8002c48 <HAL_GPIO_Init+0x2f8>)
 8002b2a:	4293      	cmp	r3, r2
 8002b2c:	d00d      	beq.n	8002b4a <HAL_GPIO_Init+0x1fa>
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4a46      	ldr	r2, [pc, #280]	; (8002c4c <HAL_GPIO_Init+0x2fc>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d007      	beq.n	8002b46 <HAL_GPIO_Init+0x1f6>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	4a45      	ldr	r2, [pc, #276]	; (8002c50 <HAL_GPIO_Init+0x300>)
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d101      	bne.n	8002b42 <HAL_GPIO_Init+0x1f2>
 8002b3e:	2304      	movs	r3, #4
 8002b40:	e008      	b.n	8002b54 <HAL_GPIO_Init+0x204>
 8002b42:	2307      	movs	r3, #7
 8002b44:	e006      	b.n	8002b54 <HAL_GPIO_Init+0x204>
 8002b46:	2303      	movs	r3, #3
 8002b48:	e004      	b.n	8002b54 <HAL_GPIO_Init+0x204>
 8002b4a:	2302      	movs	r3, #2
 8002b4c:	e002      	b.n	8002b54 <HAL_GPIO_Init+0x204>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <HAL_GPIO_Init+0x204>
 8002b52:	2300      	movs	r3, #0
 8002b54:	69fa      	ldr	r2, [r7, #28]
 8002b56:	f002 0203 	and.w	r2, r2, #3
 8002b5a:	0092      	lsls	r2, r2, #2
 8002b5c:	4093      	lsls	r3, r2
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b64:	4935      	ldr	r1, [pc, #212]	; (8002c3c <HAL_GPIO_Init+0x2ec>)
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	089b      	lsrs	r3, r3, #2
 8002b6a:	3302      	adds	r3, #2
 8002b6c:	69ba      	ldr	r2, [r7, #24]
 8002b6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b72:	4b38      	ldr	r3, [pc, #224]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002b96:	4a2f      	ldr	r2, [pc, #188]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002b9c:	4b2d      	ldr	r3, [pc, #180]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bc0:	4a24      	ldr	r2, [pc, #144]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002bc6:	4b23      	ldr	r3, [pc, #140]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	43db      	mvns	r3, r3
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	4013      	ands	r3, r2
 8002bd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	685b      	ldr	r3, [r3, #4]
 8002bda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d003      	beq.n	8002bea <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002be2:	69ba      	ldr	r2, [r7, #24]
 8002be4:	693b      	ldr	r3, [r7, #16]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002bea:	4a1a      	ldr	r2, [pc, #104]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002bec:	69bb      	ldr	r3, [r7, #24]
 8002bee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002bf0:	4b18      	ldr	r3, [pc, #96]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bf6:	693b      	ldr	r3, [r7, #16]
 8002bf8:	43db      	mvns	r3, r3
 8002bfa:	69ba      	ldr	r2, [r7, #24]
 8002bfc:	4013      	ands	r3, r2
 8002bfe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	685b      	ldr	r3, [r3, #4]
 8002c04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d003      	beq.n	8002c14 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002c0c:	69ba      	ldr	r2, [r7, #24]
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	4313      	orrs	r3, r2
 8002c12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c14:	4a0f      	ldr	r2, [pc, #60]	; (8002c54 <HAL_GPIO_Init+0x304>)
 8002c16:	69bb      	ldr	r3, [r7, #24]
 8002c18:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	61fb      	str	r3, [r7, #28]
 8002c20:	69fb      	ldr	r3, [r7, #28]
 8002c22:	2b0f      	cmp	r3, #15
 8002c24:	f67f aea2 	bls.w	800296c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c28:	bf00      	nop
 8002c2a:	bf00      	nop
 8002c2c:	3724      	adds	r7, #36	; 0x24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c34:	4770      	bx	lr
 8002c36:	bf00      	nop
 8002c38:	40023800 	.word	0x40023800
 8002c3c:	40013800 	.word	0x40013800
 8002c40:	40020000 	.word	0x40020000
 8002c44:	40020400 	.word	0x40020400
 8002c48:	40020800 	.word	0x40020800
 8002c4c:	40020c00 	.word	0x40020c00
 8002c50:	40021000 	.word	0x40021000
 8002c54:	40013c00 	.word	0x40013c00

08002c58 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c66:	2301      	movs	r3, #1
 8002c68:	e12b      	b.n	8002ec2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d106      	bne.n	8002c84 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c7e:	6878      	ldr	r0, [r7, #4]
 8002c80:	f7ff fb52 	bl	8002328 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2224      	movs	r2, #36	; 0x24
 8002c88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f022 0201 	bic.w	r2, r2, #1
 8002c9a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	681a      	ldr	r2, [r3, #0]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002caa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	681a      	ldr	r2, [r3, #0]
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002cba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002cbc:	f001 fbd8 	bl	8004470 <HAL_RCC_GetPCLK1Freq>
 8002cc0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	4a81      	ldr	r2, [pc, #516]	; (8002ecc <HAL_I2C_Init+0x274>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d807      	bhi.n	8002cdc <HAL_I2C_Init+0x84>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	4a80      	ldr	r2, [pc, #512]	; (8002ed0 <HAL_I2C_Init+0x278>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	bf94      	ite	ls
 8002cd4:	2301      	movls	r3, #1
 8002cd6:	2300      	movhi	r3, #0
 8002cd8:	b2db      	uxtb	r3, r3
 8002cda:	e006      	b.n	8002cea <HAL_I2C_Init+0x92>
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	4a7d      	ldr	r2, [pc, #500]	; (8002ed4 <HAL_I2C_Init+0x27c>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	bf94      	ite	ls
 8002ce4:	2301      	movls	r3, #1
 8002ce6:	2300      	movhi	r3, #0
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d001      	beq.n	8002cf2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e0e7      	b.n	8002ec2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	4a78      	ldr	r2, [pc, #480]	; (8002ed8 <HAL_I2C_Init+0x280>)
 8002cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfa:	0c9b      	lsrs	r3, r3, #18
 8002cfc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	68ba      	ldr	r2, [r7, #8]
 8002d0e:	430a      	orrs	r2, r1
 8002d10:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	4a6a      	ldr	r2, [pc, #424]	; (8002ecc <HAL_I2C_Init+0x274>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d802      	bhi.n	8002d2c <HAL_I2C_Init+0xd4>
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	3301      	adds	r3, #1
 8002d2a:	e009      	b.n	8002d40 <HAL_I2C_Init+0xe8>
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002d32:	fb02 f303 	mul.w	r3, r2, r3
 8002d36:	4a69      	ldr	r2, [pc, #420]	; (8002edc <HAL_I2C_Init+0x284>)
 8002d38:	fba2 2303 	umull	r2, r3, r2, r3
 8002d3c:	099b      	lsrs	r3, r3, #6
 8002d3e:	3301      	adds	r3, #1
 8002d40:	687a      	ldr	r2, [r7, #4]
 8002d42:	6812      	ldr	r2, [r2, #0]
 8002d44:	430b      	orrs	r3, r1
 8002d46:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002d52:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	495c      	ldr	r1, [pc, #368]	; (8002ecc <HAL_I2C_Init+0x274>)
 8002d5c:	428b      	cmp	r3, r1
 8002d5e:	d819      	bhi.n	8002d94 <HAL_I2C_Init+0x13c>
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	1e59      	subs	r1, r3, #1
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d6e:	1c59      	adds	r1, r3, #1
 8002d70:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002d74:	400b      	ands	r3, r1
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d00a      	beq.n	8002d90 <HAL_I2C_Init+0x138>
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	1e59      	subs	r1, r3, #1
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d88:	3301      	adds	r3, #1
 8002d8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d8e:	e051      	b.n	8002e34 <HAL_I2C_Init+0x1dc>
 8002d90:	2304      	movs	r3, #4
 8002d92:	e04f      	b.n	8002e34 <HAL_I2C_Init+0x1dc>
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	689b      	ldr	r3, [r3, #8]
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d111      	bne.n	8002dc0 <HAL_I2C_Init+0x168>
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	1e58      	subs	r0, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6859      	ldr	r1, [r3, #4]
 8002da4:	460b      	mov	r3, r1
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	440b      	add	r3, r1
 8002daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dae:	3301      	adds	r3, #1
 8002db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	bf0c      	ite	eq
 8002db8:	2301      	moveq	r3, #1
 8002dba:	2300      	movne	r3, #0
 8002dbc:	b2db      	uxtb	r3, r3
 8002dbe:	e012      	b.n	8002de6 <HAL_I2C_Init+0x18e>
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	1e58      	subs	r0, r3, #1
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	6859      	ldr	r1, [r3, #4]
 8002dc8:	460b      	mov	r3, r1
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	440b      	add	r3, r1
 8002dce:	0099      	lsls	r1, r3, #2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	bf0c      	ite	eq
 8002de0:	2301      	moveq	r3, #1
 8002de2:	2300      	movne	r3, #0
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d001      	beq.n	8002dee <HAL_I2C_Init+0x196>
 8002dea:	2301      	movs	r3, #1
 8002dec:	e022      	b.n	8002e34 <HAL_I2C_Init+0x1dc>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	689b      	ldr	r3, [r3, #8]
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d10e      	bne.n	8002e14 <HAL_I2C_Init+0x1bc>
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	1e58      	subs	r0, r3, #1
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6859      	ldr	r1, [r3, #4]
 8002dfe:	460b      	mov	r3, r1
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	440b      	add	r3, r1
 8002e04:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e08:	3301      	adds	r3, #1
 8002e0a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002e12:	e00f      	b.n	8002e34 <HAL_I2C_Init+0x1dc>
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	1e58      	subs	r0, r3, #1
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6859      	ldr	r1, [r3, #4]
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	440b      	add	r3, r1
 8002e22:	0099      	lsls	r1, r3, #2
 8002e24:	440b      	add	r3, r1
 8002e26:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e30:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e34:	6879      	ldr	r1, [r7, #4]
 8002e36:	6809      	ldr	r1, [r1, #0]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	69da      	ldr	r2, [r3, #28]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6a1b      	ldr	r3, [r3, #32]
 8002e4e:	431a      	orrs	r2, r3
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	430a      	orrs	r2, r1
 8002e56:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002e62:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002e66:	687a      	ldr	r2, [r7, #4]
 8002e68:	6911      	ldr	r1, [r2, #16]
 8002e6a:	687a      	ldr	r2, [r7, #4]
 8002e6c:	68d2      	ldr	r2, [r2, #12]
 8002e6e:	4311      	orrs	r1, r2
 8002e70:	687a      	ldr	r2, [r7, #4]
 8002e72:	6812      	ldr	r2, [r2, #0]
 8002e74:	430b      	orrs	r3, r1
 8002e76:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	68db      	ldr	r3, [r3, #12]
 8002e7e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	695a      	ldr	r2, [r3, #20]
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	699b      	ldr	r3, [r3, #24]
 8002e8a:	431a      	orrs	r2, r3
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	430a      	orrs	r2, r1
 8002e92:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f042 0201 	orr.w	r2, r2, #1
 8002ea2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	2220      	movs	r2, #32
 8002eae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ec0:	2300      	movs	r3, #0
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	bf00      	nop
 8002ecc:	000186a0 	.word	0x000186a0
 8002ed0:	001e847f 	.word	0x001e847f
 8002ed4:	003d08ff 	.word	0x003d08ff
 8002ed8:	431bde83 	.word	0x431bde83
 8002edc:	10624dd3 	.word	0x10624dd3

08002ee0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b088      	sub	sp, #32
 8002ee4:	af02      	add	r7, sp, #8
 8002ee6:	60f8      	str	r0, [r7, #12]
 8002ee8:	4608      	mov	r0, r1
 8002eea:	4611      	mov	r1, r2
 8002eec:	461a      	mov	r2, r3
 8002eee:	4603      	mov	r3, r0
 8002ef0:	817b      	strh	r3, [r7, #10]
 8002ef2:	460b      	mov	r3, r1
 8002ef4:	813b      	strh	r3, [r7, #8]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002efa:	f7ff fc37 	bl	800276c <HAL_GetTick>
 8002efe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f06:	b2db      	uxtb	r3, r3
 8002f08:	2b20      	cmp	r3, #32
 8002f0a:	f040 80d9 	bne.w	80030c0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	9300      	str	r3, [sp, #0]
 8002f12:	2319      	movs	r3, #25
 8002f14:	2201      	movs	r2, #1
 8002f16:	496d      	ldr	r1, [pc, #436]	; (80030cc <HAL_I2C_Mem_Write+0x1ec>)
 8002f18:	68f8      	ldr	r0, [r7, #12]
 8002f1a:	f000 fc7f 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 8002f1e:	4603      	mov	r3, r0
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d001      	beq.n	8002f28 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002f24:	2302      	movs	r3, #2
 8002f26:	e0cc      	b.n	80030c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d101      	bne.n	8002f36 <HAL_I2C_Mem_Write+0x56>
 8002f32:	2302      	movs	r3, #2
 8002f34:	e0c5      	b.n	80030c2 <HAL_I2C_Mem_Write+0x1e2>
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	2201      	movs	r2, #1
 8002f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f003 0301 	and.w	r3, r3, #1
 8002f48:	2b01      	cmp	r3, #1
 8002f4a:	d007      	beq.n	8002f5c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f4c:	68fb      	ldr	r3, [r7, #12]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f042 0201 	orr.w	r2, r2, #1
 8002f5a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f6a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	2221      	movs	r2, #33	; 0x21
 8002f70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2240      	movs	r2, #64	; 0x40
 8002f78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	6a3a      	ldr	r2, [r7, #32]
 8002f86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	4a4d      	ldr	r2, [pc, #308]	; (80030d0 <HAL_I2C_Mem_Write+0x1f0>)
 8002f9c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f9e:	88f8      	ldrh	r0, [r7, #6]
 8002fa0:	893a      	ldrh	r2, [r7, #8]
 8002fa2:	8979      	ldrh	r1, [r7, #10]
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	9301      	str	r3, [sp, #4]
 8002fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002faa:	9300      	str	r3, [sp, #0]
 8002fac:	4603      	mov	r3, r0
 8002fae:	68f8      	ldr	r0, [r7, #12]
 8002fb0:	f000 fab6 	bl	8003520 <I2C_RequestMemoryWrite>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d052      	beq.n	8003060 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002fba:	2301      	movs	r3, #1
 8002fbc:	e081      	b.n	80030c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fbe:	697a      	ldr	r2, [r7, #20]
 8002fc0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002fc2:	68f8      	ldr	r0, [r7, #12]
 8002fc4:	f000 fd00 	bl	80039c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fc8:	4603      	mov	r3, r0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d00d      	beq.n	8002fea <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	2b04      	cmp	r3, #4
 8002fd4:	d107      	bne.n	8002fe6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681a      	ldr	r2, [r3, #0]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fe4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e06b      	b.n	80030c2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fee:	781a      	ldrb	r2, [r3, #0]
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffa:	1c5a      	adds	r2, r3, #1
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003004:	3b01      	subs	r3, #1
 8003006:	b29a      	uxth	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003010:	b29b      	uxth	r3, r3
 8003012:	3b01      	subs	r3, #1
 8003014:	b29a      	uxth	r2, r3
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	695b      	ldr	r3, [r3, #20]
 8003020:	f003 0304 	and.w	r3, r3, #4
 8003024:	2b04      	cmp	r3, #4
 8003026:	d11b      	bne.n	8003060 <HAL_I2C_Mem_Write+0x180>
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800302c:	2b00      	cmp	r3, #0
 800302e:	d017      	beq.n	8003060 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003034:	781a      	ldrb	r2, [r3, #0]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003040:	1c5a      	adds	r2, r3, #1
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800304a:	3b01      	subs	r3, #1
 800304c:	b29a      	uxth	r2, r3
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003056:	b29b      	uxth	r3, r3
 8003058:	3b01      	subs	r3, #1
 800305a:	b29a      	uxth	r2, r3
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003064:	2b00      	cmp	r3, #0
 8003066:	d1aa      	bne.n	8002fbe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003068:	697a      	ldr	r2, [r7, #20]
 800306a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800306c:	68f8      	ldr	r0, [r7, #12]
 800306e:	f000 fcec 	bl	8003a4a <I2C_WaitOnBTFFlagUntilTimeout>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d00d      	beq.n	8003094 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800307c:	2b04      	cmp	r3, #4
 800307e:	d107      	bne.n	8003090 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800308e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e016      	b.n	80030c2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681a      	ldr	r2, [r3, #0]
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2220      	movs	r2, #32
 80030a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	2200      	movs	r2, #0
 80030b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80030bc:	2300      	movs	r3, #0
 80030be:	e000      	b.n	80030c2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80030c0:	2302      	movs	r3, #2
  }
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3718      	adds	r7, #24
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	00100002 	.word	0x00100002
 80030d0:	ffff0000 	.word	0xffff0000

080030d4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b08c      	sub	sp, #48	; 0x30
 80030d8:	af02      	add	r7, sp, #8
 80030da:	60f8      	str	r0, [r7, #12]
 80030dc:	4608      	mov	r0, r1
 80030de:	4611      	mov	r1, r2
 80030e0:	461a      	mov	r2, r3
 80030e2:	4603      	mov	r3, r0
 80030e4:	817b      	strh	r3, [r7, #10]
 80030e6:	460b      	mov	r3, r1
 80030e8:	813b      	strh	r3, [r7, #8]
 80030ea:	4613      	mov	r3, r2
 80030ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030ee:	f7ff fb3d 	bl	800276c <HAL_GetTick>
 80030f2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	2b20      	cmp	r3, #32
 80030fe:	f040 8208 	bne.w	8003512 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003104:	9300      	str	r3, [sp, #0]
 8003106:	2319      	movs	r3, #25
 8003108:	2201      	movs	r2, #1
 800310a:	497b      	ldr	r1, [pc, #492]	; (80032f8 <HAL_I2C_Mem_Read+0x224>)
 800310c:	68f8      	ldr	r0, [r7, #12]
 800310e:	f000 fb85 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 8003112:	4603      	mov	r3, r0
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003118:	2302      	movs	r3, #2
 800311a:	e1fb      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003122:	2b01      	cmp	r3, #1
 8003124:	d101      	bne.n	800312a <HAL_I2C_Mem_Read+0x56>
 8003126:	2302      	movs	r3, #2
 8003128:	e1f4      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	2201      	movs	r2, #1
 800312e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0301 	and.w	r3, r3, #1
 800313c:	2b01      	cmp	r3, #1
 800313e:	d007      	beq.n	8003150 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f042 0201 	orr.w	r2, r2, #1
 800314e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800315e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2222      	movs	r2, #34	; 0x22
 8003164:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	2240      	movs	r2, #64	; 0x40
 800316c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2200      	movs	r2, #0
 8003174:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800317a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003180:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003186:	b29a      	uxth	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	4a5b      	ldr	r2, [pc, #364]	; (80032fc <HAL_I2C_Mem_Read+0x228>)
 8003190:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003192:	88f8      	ldrh	r0, [r7, #6]
 8003194:	893a      	ldrh	r2, [r7, #8]
 8003196:	8979      	ldrh	r1, [r7, #10]
 8003198:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319a:	9301      	str	r3, [sp, #4]
 800319c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800319e:	9300      	str	r3, [sp, #0]
 80031a0:	4603      	mov	r3, r0
 80031a2:	68f8      	ldr	r0, [r7, #12]
 80031a4:	f000 fa52 	bl	800364c <I2C_RequestMemoryRead>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80031ae:	2301      	movs	r3, #1
 80031b0:	e1b0      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d113      	bne.n	80031e2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ba:	2300      	movs	r3, #0
 80031bc:	623b      	str	r3, [r7, #32]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	623b      	str	r3, [r7, #32]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	623b      	str	r3, [r7, #32]
 80031ce:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	e184      	b.n	80034ec <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e6:	2b01      	cmp	r3, #1
 80031e8:	d11b      	bne.n	8003222 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031f8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031fa:	2300      	movs	r3, #0
 80031fc:	61fb      	str	r3, [r7, #28]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	61fb      	str	r3, [r7, #28]
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	699b      	ldr	r3, [r3, #24]
 800320c:	61fb      	str	r3, [r7, #28]
 800320e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800321e:	601a      	str	r2, [r3, #0]
 8003220:	e164      	b.n	80034ec <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003226:	2b02      	cmp	r3, #2
 8003228:	d11b      	bne.n	8003262 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003238:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003248:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800324a:	2300      	movs	r3, #0
 800324c:	61bb      	str	r3, [r7, #24]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	61bb      	str	r3, [r7, #24]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	61bb      	str	r3, [r7, #24]
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	e144      	b.n	80034ec <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003262:	2300      	movs	r3, #0
 8003264:	617b      	str	r3, [r7, #20]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	695b      	ldr	r3, [r3, #20]
 800326c:	617b      	str	r3, [r7, #20]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	699b      	ldr	r3, [r3, #24]
 8003274:	617b      	str	r3, [r7, #20]
 8003276:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003278:	e138      	b.n	80034ec <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327e:	2b03      	cmp	r3, #3
 8003280:	f200 80f1 	bhi.w	8003466 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003288:	2b01      	cmp	r3, #1
 800328a:	d123      	bne.n	80032d4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800328c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800328e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003290:	68f8      	ldr	r0, [r7, #12]
 8003292:	f000 fc1b 	bl	8003acc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003296:	4603      	mov	r3, r0
 8003298:	2b00      	cmp	r3, #0
 800329a:	d001      	beq.n	80032a0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e139      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	691a      	ldr	r2, [r3, #16]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032aa:	b2d2      	uxtb	r2, r2
 80032ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032bc:	3b01      	subs	r3, #1
 80032be:	b29a      	uxth	r2, r3
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032c8:	b29b      	uxth	r3, r3
 80032ca:	3b01      	subs	r3, #1
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80032d2:	e10b      	b.n	80034ec <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d8:	2b02      	cmp	r3, #2
 80032da:	d14e      	bne.n	800337a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032de:	9300      	str	r3, [sp, #0]
 80032e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032e2:	2200      	movs	r2, #0
 80032e4:	4906      	ldr	r1, [pc, #24]	; (8003300 <HAL_I2C_Mem_Read+0x22c>)
 80032e6:	68f8      	ldr	r0, [r7, #12]
 80032e8:	f000 fa98 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 80032ec:	4603      	mov	r3, r0
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d008      	beq.n	8003304 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e10e      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
 80032f6:	bf00      	nop
 80032f8:	00100002 	.word	0x00100002
 80032fc:	ffff0000 	.word	0xffff0000
 8003300:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003312:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	691a      	ldr	r2, [r3, #16]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	b2d2      	uxtb	r2, r2
 8003320:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003326:	1c5a      	adds	r2, r3, #1
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800333c:	b29b      	uxth	r3, r3
 800333e:	3b01      	subs	r3, #1
 8003340:	b29a      	uxth	r2, r3
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	691a      	ldr	r2, [r3, #16]
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003350:	b2d2      	uxtb	r2, r2
 8003352:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003358:	1c5a      	adds	r2, r3, #1
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003362:	3b01      	subs	r3, #1
 8003364:	b29a      	uxth	r2, r3
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800336e:	b29b      	uxth	r3, r3
 8003370:	3b01      	subs	r3, #1
 8003372:	b29a      	uxth	r2, r3
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003378:	e0b8      	b.n	80034ec <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800337a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800337c:	9300      	str	r3, [sp, #0]
 800337e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003380:	2200      	movs	r2, #0
 8003382:	4966      	ldr	r1, [pc, #408]	; (800351c <HAL_I2C_Mem_Read+0x448>)
 8003384:	68f8      	ldr	r0, [r7, #12]
 8003386:	f000 fa49 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003390:	2301      	movs	r3, #1
 8003392:	e0bf      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	681a      	ldr	r2, [r3, #0]
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	691a      	ldr	r2, [r3, #16]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b6:	1c5a      	adds	r2, r3, #1
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c0:	3b01      	subs	r3, #1
 80033c2:	b29a      	uxth	r2, r3
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	3b01      	subs	r3, #1
 80033d0:	b29a      	uxth	r2, r3
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d8:	9300      	str	r3, [sp, #0]
 80033da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033dc:	2200      	movs	r2, #0
 80033de:	494f      	ldr	r1, [pc, #316]	; (800351c <HAL_I2C_Mem_Read+0x448>)
 80033e0:	68f8      	ldr	r0, [r7, #12]
 80033e2:	f000 fa1b 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 80033e6:	4603      	mov	r3, r0
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d001      	beq.n	80033f0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e091      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	681a      	ldr	r2, [r3, #0]
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033fe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800340a:	b2d2      	uxtb	r2, r2
 800340c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003412:	1c5a      	adds	r2, r3, #1
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800341c:	3b01      	subs	r3, #1
 800341e:	b29a      	uxth	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003428:	b29b      	uxth	r3, r3
 800342a:	3b01      	subs	r3, #1
 800342c:	b29a      	uxth	r2, r3
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	691a      	ldr	r2, [r3, #16]
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800343c:	b2d2      	uxtb	r2, r2
 800343e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	1c5a      	adds	r2, r3, #1
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800344e:	3b01      	subs	r3, #1
 8003450:	b29a      	uxth	r2, r3
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800345a:	b29b      	uxth	r3, r3
 800345c:	3b01      	subs	r3, #1
 800345e:	b29a      	uxth	r2, r3
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003464:	e042      	b.n	80034ec <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003466:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003468:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800346a:	68f8      	ldr	r0, [r7, #12]
 800346c:	f000 fb2e 	bl	8003acc <I2C_WaitOnRXNEFlagUntilTimeout>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d001      	beq.n	800347a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003476:	2301      	movs	r3, #1
 8003478:	e04c      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003496:	3b01      	subs	r3, #1
 8003498:	b29a      	uxth	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	f003 0304 	and.w	r3, r3, #4
 80034b6:	2b04      	cmp	r3, #4
 80034b8:	d118      	bne.n	80034ec <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f47f aec2 	bne.w	800327a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	e000      	b.n	8003514 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8003512:	2302      	movs	r3, #2
  }
}
 8003514:	4618      	mov	r0, r3
 8003516:	3728      	adds	r7, #40	; 0x28
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	00010004 	.word	0x00010004

08003520 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b088      	sub	sp, #32
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	4608      	mov	r0, r1
 800352a:	4611      	mov	r1, r2
 800352c:	461a      	mov	r2, r3
 800352e:	4603      	mov	r3, r0
 8003530:	817b      	strh	r3, [r7, #10]
 8003532:	460b      	mov	r3, r1
 8003534:	813b      	strh	r3, [r7, #8]
 8003536:	4613      	mov	r3, r2
 8003538:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003548:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800354a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800354c:	9300      	str	r3, [sp, #0]
 800354e:	6a3b      	ldr	r3, [r7, #32]
 8003550:	2200      	movs	r2, #0
 8003552:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003556:	68f8      	ldr	r0, [r7, #12]
 8003558:	f000 f960 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 800355c:	4603      	mov	r3, r0
 800355e:	2b00      	cmp	r3, #0
 8003560:	d00d      	beq.n	800357e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800356c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003570:	d103      	bne.n	800357a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003578:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800357a:	2303      	movs	r3, #3
 800357c:	e05f      	b.n	800363e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800357e:	897b      	ldrh	r3, [r7, #10]
 8003580:	b2db      	uxtb	r3, r3
 8003582:	461a      	mov	r2, r3
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800358c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800358e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003590:	6a3a      	ldr	r2, [r7, #32]
 8003592:	492d      	ldr	r1, [pc, #180]	; (8003648 <I2C_RequestMemoryWrite+0x128>)
 8003594:	68f8      	ldr	r0, [r7, #12]
 8003596:	f000 f998 	bl	80038ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800359a:	4603      	mov	r3, r0
 800359c:	2b00      	cmp	r3, #0
 800359e:	d001      	beq.n	80035a4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e04c      	b.n	800363e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035a4:	2300      	movs	r3, #0
 80035a6:	617b      	str	r3, [r7, #20]
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	695b      	ldr	r3, [r3, #20]
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035bc:	6a39      	ldr	r1, [r7, #32]
 80035be:	68f8      	ldr	r0, [r7, #12]
 80035c0:	f000 fa02 	bl	80039c8 <I2C_WaitOnTXEFlagUntilTimeout>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d00d      	beq.n	80035e6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ce:	2b04      	cmp	r3, #4
 80035d0:	d107      	bne.n	80035e2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	68fb      	ldr	r3, [r7, #12]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035e0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e02b      	b.n	800363e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035e6:	88fb      	ldrh	r3, [r7, #6]
 80035e8:	2b01      	cmp	r3, #1
 80035ea:	d105      	bne.n	80035f8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035ec:	893b      	ldrh	r3, [r7, #8]
 80035ee:	b2da      	uxtb	r2, r3
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	611a      	str	r2, [r3, #16]
 80035f6:	e021      	b.n	800363c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035f8:	893b      	ldrh	r3, [r7, #8]
 80035fa:	0a1b      	lsrs	r3, r3, #8
 80035fc:	b29b      	uxth	r3, r3
 80035fe:	b2da      	uxtb	r2, r3
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003606:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003608:	6a39      	ldr	r1, [r7, #32]
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f9dc 	bl	80039c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d00d      	beq.n	8003632 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800361a:	2b04      	cmp	r3, #4
 800361c:	d107      	bne.n	800362e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800362c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e005      	b.n	800363e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003632:	893b      	ldrh	r3, [r7, #8]
 8003634:	b2da      	uxtb	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800363c:	2300      	movs	r3, #0
}
 800363e:	4618      	mov	r0, r3
 8003640:	3718      	adds	r7, #24
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	00010002 	.word	0x00010002

0800364c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b088      	sub	sp, #32
 8003650:	af02      	add	r7, sp, #8
 8003652:	60f8      	str	r0, [r7, #12]
 8003654:	4608      	mov	r0, r1
 8003656:	4611      	mov	r1, r2
 8003658:	461a      	mov	r2, r3
 800365a:	4603      	mov	r3, r0
 800365c:	817b      	strh	r3, [r7, #10]
 800365e:	460b      	mov	r3, r1
 8003660:	813b      	strh	r3, [r7, #8]
 8003662:	4613      	mov	r3, r2
 8003664:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	681a      	ldr	r2, [r3, #0]
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003674:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003684:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	6a3b      	ldr	r3, [r7, #32]
 800368c:	2200      	movs	r2, #0
 800368e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003692:	68f8      	ldr	r0, [r7, #12]
 8003694:	f000 f8c2 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 8003698:	4603      	mov	r3, r0
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00d      	beq.n	80036ba <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036a8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80036ac:	d103      	bne.n	80036b6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80036b4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e0aa      	b.n	8003810 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036ba:	897b      	ldrh	r3, [r7, #10]
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80036c8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036cc:	6a3a      	ldr	r2, [r7, #32]
 80036ce:	4952      	ldr	r1, [pc, #328]	; (8003818 <I2C_RequestMemoryRead+0x1cc>)
 80036d0:	68f8      	ldr	r0, [r7, #12]
 80036d2:	f000 f8fa 	bl	80038ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d001      	beq.n	80036e0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80036dc:	2301      	movs	r3, #1
 80036de:	e097      	b.n	8003810 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e0:	2300      	movs	r3, #0
 80036e2:	617b      	str	r3, [r7, #20]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	695b      	ldr	r3, [r3, #20]
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80036f8:	6a39      	ldr	r1, [r7, #32]
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 f964 	bl	80039c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003700:	4603      	mov	r3, r0
 8003702:	2b00      	cmp	r3, #0
 8003704:	d00d      	beq.n	8003722 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800370a:	2b04      	cmp	r3, #4
 800370c:	d107      	bne.n	800371e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	681a      	ldr	r2, [r3, #0]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800371c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e076      	b.n	8003810 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003722:	88fb      	ldrh	r3, [r7, #6]
 8003724:	2b01      	cmp	r3, #1
 8003726:	d105      	bne.n	8003734 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003728:	893b      	ldrh	r3, [r7, #8]
 800372a:	b2da      	uxtb	r2, r3
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	611a      	str	r2, [r3, #16]
 8003732:	e021      	b.n	8003778 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003734:	893b      	ldrh	r3, [r7, #8]
 8003736:	0a1b      	lsrs	r3, r3, #8
 8003738:	b29b      	uxth	r3, r3
 800373a:	b2da      	uxtb	r2, r3
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003742:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003744:	6a39      	ldr	r1, [r7, #32]
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 f93e 	bl	80039c8 <I2C_WaitOnTXEFlagUntilTimeout>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00d      	beq.n	800376e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003756:	2b04      	cmp	r3, #4
 8003758:	d107      	bne.n	800376a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003768:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e050      	b.n	8003810 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800376e:	893b      	ldrh	r3, [r7, #8]
 8003770:	b2da      	uxtb	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003778:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800377a:	6a39      	ldr	r1, [r7, #32]
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 f923 	bl	80039c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003782:	4603      	mov	r3, r0
 8003784:	2b00      	cmp	r3, #0
 8003786:	d00d      	beq.n	80037a4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800378c:	2b04      	cmp	r3, #4
 800378e:	d107      	bne.n	80037a0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	681a      	ldr	r2, [r3, #0]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800379e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e035      	b.n	8003810 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037b2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b6:	9300      	str	r3, [sp, #0]
 80037b8:	6a3b      	ldr	r3, [r7, #32]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037c0:	68f8      	ldr	r0, [r7, #12]
 80037c2:	f000 f82b 	bl	800381c <I2C_WaitOnFlagUntilTimeout>
 80037c6:	4603      	mov	r3, r0
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d00d      	beq.n	80037e8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037da:	d103      	bne.n	80037e4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80037e4:	2303      	movs	r3, #3
 80037e6:	e013      	b.n	8003810 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037e8:	897b      	ldrh	r3, [r7, #10]
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	f043 0301 	orr.w	r3, r3, #1
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037fa:	6a3a      	ldr	r2, [r7, #32]
 80037fc:	4906      	ldr	r1, [pc, #24]	; (8003818 <I2C_RequestMemoryRead+0x1cc>)
 80037fe:	68f8      	ldr	r0, [r7, #12]
 8003800:	f000 f863 	bl	80038ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003804:	4603      	mov	r3, r0
 8003806:	2b00      	cmp	r3, #0
 8003808:	d001      	beq.n	800380e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800380e:	2300      	movs	r3, #0
}
 8003810:	4618      	mov	r0, r3
 8003812:	3718      	adds	r7, #24
 8003814:	46bd      	mov	sp, r7
 8003816:	bd80      	pop	{r7, pc}
 8003818:	00010002 	.word	0x00010002

0800381c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b084      	sub	sp, #16
 8003820:	af00      	add	r7, sp, #0
 8003822:	60f8      	str	r0, [r7, #12]
 8003824:	60b9      	str	r1, [r7, #8]
 8003826:	603b      	str	r3, [r7, #0]
 8003828:	4613      	mov	r3, r2
 800382a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800382c:	e025      	b.n	800387a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003834:	d021      	beq.n	800387a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003836:	f7fe ff99 	bl	800276c <HAL_GetTick>
 800383a:	4602      	mov	r2, r0
 800383c:	69bb      	ldr	r3, [r7, #24]
 800383e:	1ad3      	subs	r3, r2, r3
 8003840:	683a      	ldr	r2, [r7, #0]
 8003842:	429a      	cmp	r2, r3
 8003844:	d302      	bcc.n	800384c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d116      	bne.n	800387a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2200      	movs	r2, #0
 8003850:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	2220      	movs	r2, #32
 8003856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2200      	movs	r2, #0
 800385e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	f043 0220 	orr.w	r2, r3, #32
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e023      	b.n	80038c2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	0c1b      	lsrs	r3, r3, #16
 800387e:	b2db      	uxtb	r3, r3
 8003880:	2b01      	cmp	r3, #1
 8003882:	d10d      	bne.n	80038a0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	43da      	mvns	r2, r3
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	4013      	ands	r3, r2
 8003890:	b29b      	uxth	r3, r3
 8003892:	2b00      	cmp	r3, #0
 8003894:	bf0c      	ite	eq
 8003896:	2301      	moveq	r3, #1
 8003898:	2300      	movne	r3, #0
 800389a:	b2db      	uxtb	r3, r3
 800389c:	461a      	mov	r2, r3
 800389e:	e00c      	b.n	80038ba <I2C_WaitOnFlagUntilTimeout+0x9e>
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	43da      	mvns	r2, r3
 80038a8:	68bb      	ldr	r3, [r7, #8]
 80038aa:	4013      	ands	r3, r2
 80038ac:	b29b      	uxth	r3, r3
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	bf0c      	ite	eq
 80038b2:	2301      	moveq	r3, #1
 80038b4:	2300      	movne	r3, #0
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	461a      	mov	r2, r3
 80038ba:	79fb      	ldrb	r3, [r7, #7]
 80038bc:	429a      	cmp	r2, r3
 80038be:	d0b6      	beq.n	800382e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80038c0:	2300      	movs	r3, #0
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	3710      	adds	r7, #16
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}

080038ca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80038ca:	b580      	push	{r7, lr}
 80038cc:	b084      	sub	sp, #16
 80038ce:	af00      	add	r7, sp, #0
 80038d0:	60f8      	str	r0, [r7, #12]
 80038d2:	60b9      	str	r1, [r7, #8]
 80038d4:	607a      	str	r2, [r7, #4]
 80038d6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038d8:	e051      	b.n	800397e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80038e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80038e8:	d123      	bne.n	8003932 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038f8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003902:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	2200      	movs	r2, #0
 8003908:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2220      	movs	r2, #32
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800391e:	f043 0204 	orr.w	r2, r3, #4
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	2200      	movs	r2, #0
 800392a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e046      	b.n	80039c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003938:	d021      	beq.n	800397e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800393a:	f7fe ff17 	bl	800276c <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	687a      	ldr	r2, [r7, #4]
 8003946:	429a      	cmp	r2, r3
 8003948:	d302      	bcc.n	8003950 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d116      	bne.n	800397e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2200      	movs	r2, #0
 8003954:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2220      	movs	r2, #32
 800395a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396a:	f043 0220 	orr.w	r2, r3, #32
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e020      	b.n	80039c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800397e:	68bb      	ldr	r3, [r7, #8]
 8003980:	0c1b      	lsrs	r3, r3, #16
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b01      	cmp	r3, #1
 8003986:	d10c      	bne.n	80039a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	695b      	ldr	r3, [r3, #20]
 800398e:	43da      	mvns	r2, r3
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	4013      	ands	r3, r2
 8003994:	b29b      	uxth	r3, r3
 8003996:	2b00      	cmp	r3, #0
 8003998:	bf14      	ite	ne
 800399a:	2301      	movne	r3, #1
 800399c:	2300      	moveq	r3, #0
 800399e:	b2db      	uxtb	r3, r3
 80039a0:	e00b      	b.n	80039ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	699b      	ldr	r3, [r3, #24]
 80039a8:	43da      	mvns	r2, r3
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	4013      	ands	r3, r2
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	bf14      	ite	ne
 80039b4:	2301      	movne	r3, #1
 80039b6:	2300      	moveq	r3, #0
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d18d      	bne.n	80038da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80039be:	2300      	movs	r3, #0
}
 80039c0:	4618      	mov	r0, r3
 80039c2:	3710      	adds	r7, #16
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}

080039c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b084      	sub	sp, #16
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	60f8      	str	r0, [r7, #12]
 80039d0:	60b9      	str	r1, [r7, #8]
 80039d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039d4:	e02d      	b.n	8003a32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 f8ce 	bl	8003b78 <I2C_IsAcknowledgeFailed>
 80039dc:	4603      	mov	r3, r0
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d001      	beq.n	80039e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039e2:	2301      	movs	r3, #1
 80039e4:	e02d      	b.n	8003a42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ec:	d021      	beq.n	8003a32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ee:	f7fe febd 	bl	800276c <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	68ba      	ldr	r2, [r7, #8]
 80039fa:	429a      	cmp	r2, r3
 80039fc:	d302      	bcc.n	8003a04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d116      	bne.n	8003a32 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	2220      	movs	r2, #32
 8003a0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	f043 0220 	orr.w	r2, r3, #32
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e007      	b.n	8003a42 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	695b      	ldr	r3, [r3, #20]
 8003a38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a3c:	2b80      	cmp	r3, #128	; 0x80
 8003a3e:	d1ca      	bne.n	80039d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a40:	2300      	movs	r3, #0
}
 8003a42:	4618      	mov	r0, r3
 8003a44:	3710      	adds	r7, #16
 8003a46:	46bd      	mov	sp, r7
 8003a48:	bd80      	pop	{r7, pc}

08003a4a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a4a:	b580      	push	{r7, lr}
 8003a4c:	b084      	sub	sp, #16
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	60f8      	str	r0, [r7, #12]
 8003a52:	60b9      	str	r1, [r7, #8]
 8003a54:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a56:	e02d      	b.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a58:	68f8      	ldr	r0, [r7, #12]
 8003a5a:	f000 f88d 	bl	8003b78 <I2C_IsAcknowledgeFailed>
 8003a5e:	4603      	mov	r3, r0
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d001      	beq.n	8003a68 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a64:	2301      	movs	r3, #1
 8003a66:	e02d      	b.n	8003ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6e:	d021      	beq.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a70:	f7fe fe7c 	bl	800276c <HAL_GetTick>
 8003a74:	4602      	mov	r2, r0
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	1ad3      	subs	r3, r2, r3
 8003a7a:	68ba      	ldr	r2, [r7, #8]
 8003a7c:	429a      	cmp	r2, r3
 8003a7e:	d302      	bcc.n	8003a86 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d116      	bne.n	8003ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	2220      	movs	r2, #32
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aa0:	f043 0220 	orr.w	r2, r3, #32
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2200      	movs	r2, #0
 8003aac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ab0:	2301      	movs	r3, #1
 8003ab2:	e007      	b.n	8003ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
 8003aba:	f003 0304 	and.w	r3, r3, #4
 8003abe:	2b04      	cmp	r3, #4
 8003ac0:	d1ca      	bne.n	8003a58 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3710      	adds	r7, #16
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}

08003acc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003acc:	b580      	push	{r7, lr}
 8003ace:	b084      	sub	sp, #16
 8003ad0:	af00      	add	r7, sp, #0
 8003ad2:	60f8      	str	r0, [r7, #12]
 8003ad4:	60b9      	str	r1, [r7, #8]
 8003ad6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003ad8:	e042      	b.n	8003b60 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	695b      	ldr	r3, [r3, #20]
 8003ae0:	f003 0310 	and.w	r3, r3, #16
 8003ae4:	2b10      	cmp	r3, #16
 8003ae6:	d119      	bne.n	8003b1c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f06f 0210 	mvn.w	r2, #16
 8003af0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2220      	movs	r2, #32
 8003afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	2200      	movs	r2, #0
 8003b04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b18:	2301      	movs	r3, #1
 8003b1a:	e029      	b.n	8003b70 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b1c:	f7fe fe26 	bl	800276c <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	429a      	cmp	r2, r3
 8003b2a:	d302      	bcc.n	8003b32 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003b2c:	68bb      	ldr	r3, [r7, #8]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d116      	bne.n	8003b60 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b4c:	f043 0220 	orr.w	r2, r3, #32
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e007      	b.n	8003b70 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b6a:	2b40      	cmp	r3, #64	; 0x40
 8003b6c:	d1b5      	bne.n	8003ada <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b8e:	d11b      	bne.n	8003bc8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b98:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2200      	movs	r2, #0
 8003b9e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	f043 0204 	orr.w	r2, r3, #4
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e000      	b.n	8003bca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003bc8:	2300      	movs	r3, #0
}
 8003bca:	4618      	mov	r0, r3
 8003bcc:	370c      	adds	r7, #12
 8003bce:	46bd      	mov	sp, r7
 8003bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd4:	4770      	bx	lr
	...

08003bd8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d101      	bne.n	8003bea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003be6:	2301      	movs	r3, #1
 8003be8:	e264      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f003 0301 	and.w	r3, r3, #1
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d075      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003bf6:	4ba3      	ldr	r3, [pc, #652]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003bf8:	689b      	ldr	r3, [r3, #8]
 8003bfa:	f003 030c 	and.w	r3, r3, #12
 8003bfe:	2b04      	cmp	r3, #4
 8003c00:	d00c      	beq.n	8003c1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c02:	4ba0      	ldr	r3, [pc, #640]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003c0a:	2b08      	cmp	r3, #8
 8003c0c:	d112      	bne.n	8003c34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003c0e:	4b9d      	ldr	r3, [pc, #628]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c10:	685b      	ldr	r3, [r3, #4]
 8003c12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c1a:	d10b      	bne.n	8003c34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c1c:	4b99      	ldr	r3, [pc, #612]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d05b      	beq.n	8003ce0 <HAL_RCC_OscConfig+0x108>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d157      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003c30:	2301      	movs	r3, #1
 8003c32:	e23f      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	685b      	ldr	r3, [r3, #4]
 8003c38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c3c:	d106      	bne.n	8003c4c <HAL_RCC_OscConfig+0x74>
 8003c3e:	4b91      	ldr	r3, [pc, #580]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a90      	ldr	r2, [pc, #576]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c48:	6013      	str	r3, [r2, #0]
 8003c4a:	e01d      	b.n	8003c88 <HAL_RCC_OscConfig+0xb0>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c54:	d10c      	bne.n	8003c70 <HAL_RCC_OscConfig+0x98>
 8003c56:	4b8b      	ldr	r3, [pc, #556]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a8a      	ldr	r2, [pc, #552]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c60:	6013      	str	r3, [r2, #0]
 8003c62:	4b88      	ldr	r3, [pc, #544]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a87      	ldr	r2, [pc, #540]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	e00b      	b.n	8003c88 <HAL_RCC_OscConfig+0xb0>
 8003c70:	4b84      	ldr	r3, [pc, #528]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a83      	ldr	r2, [pc, #524]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c7a:	6013      	str	r3, [r2, #0]
 8003c7c:	4b81      	ldr	r3, [pc, #516]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	4a80      	ldr	r2, [pc, #512]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003c82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	685b      	ldr	r3, [r3, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d013      	beq.n	8003cb8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c90:	f7fe fd6c 	bl	800276c <HAL_GetTick>
 8003c94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	e008      	b.n	8003caa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c98:	f7fe fd68 	bl	800276c <HAL_GetTick>
 8003c9c:	4602      	mov	r2, r0
 8003c9e:	693b      	ldr	r3, [r7, #16]
 8003ca0:	1ad3      	subs	r3, r2, r3
 8003ca2:	2b64      	cmp	r3, #100	; 0x64
 8003ca4:	d901      	bls.n	8003caa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	e204      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003caa:	4b76      	ldr	r3, [pc, #472]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d0f0      	beq.n	8003c98 <HAL_RCC_OscConfig+0xc0>
 8003cb6:	e014      	b.n	8003ce2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cb8:	f7fe fd58 	bl	800276c <HAL_GetTick>
 8003cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cbe:	e008      	b.n	8003cd2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cc0:	f7fe fd54 	bl	800276c <HAL_GetTick>
 8003cc4:	4602      	mov	r2, r0
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	1ad3      	subs	r3, r2, r3
 8003cca:	2b64      	cmp	r3, #100	; 0x64
 8003ccc:	d901      	bls.n	8003cd2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003cce:	2303      	movs	r3, #3
 8003cd0:	e1f0      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cd2:	4b6c      	ldr	r3, [pc, #432]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d1f0      	bne.n	8003cc0 <HAL_RCC_OscConfig+0xe8>
 8003cde:	e000      	b.n	8003ce2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ce0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f003 0302 	and.w	r3, r3, #2
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d063      	beq.n	8003db6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003cee:	4b65      	ldr	r3, [pc, #404]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003cf0:	689b      	ldr	r3, [r3, #8]
 8003cf2:	f003 030c 	and.w	r3, r3, #12
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d00b      	beq.n	8003d12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cfa:	4b62      	ldr	r3, [pc, #392]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003d02:	2b08      	cmp	r3, #8
 8003d04:	d11c      	bne.n	8003d40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d06:	4b5f      	ldr	r3, [pc, #380]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d116      	bne.n	8003d40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d12:	4b5c      	ldr	r3, [pc, #368]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f003 0302 	and.w	r3, r3, #2
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d005      	beq.n	8003d2a <HAL_RCC_OscConfig+0x152>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d001      	beq.n	8003d2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e1c4      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d2a:	4b56      	ldr	r3, [pc, #344]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	691b      	ldr	r3, [r3, #16]
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	4952      	ldr	r1, [pc, #328]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003d3a:	4313      	orrs	r3, r2
 8003d3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d3e:	e03a      	b.n	8003db6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d020      	beq.n	8003d8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d48:	4b4f      	ldr	r3, [pc, #316]	; (8003e88 <HAL_RCC_OscConfig+0x2b0>)
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d4e:	f7fe fd0d 	bl	800276c <HAL_GetTick>
 8003d52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d54:	e008      	b.n	8003d68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d56:	f7fe fd09 	bl	800276c <HAL_GetTick>
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	2b02      	cmp	r3, #2
 8003d62:	d901      	bls.n	8003d68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d64:	2303      	movs	r3, #3
 8003d66:	e1a5      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d68:	4b46      	ldr	r3, [pc, #280]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f003 0302 	and.w	r3, r3, #2
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d0f0      	beq.n	8003d56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d74:	4b43      	ldr	r3, [pc, #268]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	00db      	lsls	r3, r3, #3
 8003d82:	4940      	ldr	r1, [pc, #256]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	600b      	str	r3, [r1, #0]
 8003d88:	e015      	b.n	8003db6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d8a:	4b3f      	ldr	r3, [pc, #252]	; (8003e88 <HAL_RCC_OscConfig+0x2b0>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d90:	f7fe fcec 	bl	800276c <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d98:	f7fe fce8 	bl	800276c <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e184      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003daa:	4b36      	ldr	r3, [pc, #216]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f0      	bne.n	8003d98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f003 0308 	and.w	r3, r3, #8
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d030      	beq.n	8003e24 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d016      	beq.n	8003df8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dca:	4b30      	ldr	r3, [pc, #192]	; (8003e8c <HAL_RCC_OscConfig+0x2b4>)
 8003dcc:	2201      	movs	r2, #1
 8003dce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd0:	f7fe fccc 	bl	800276c <HAL_GetTick>
 8003dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dd6:	e008      	b.n	8003dea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003dd8:	f7fe fcc8 	bl	800276c <HAL_GetTick>
 8003ddc:	4602      	mov	r2, r0
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	1ad3      	subs	r3, r2, r3
 8003de2:	2b02      	cmp	r3, #2
 8003de4:	d901      	bls.n	8003dea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003de6:	2303      	movs	r3, #3
 8003de8:	e164      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dea:	4b26      	ldr	r3, [pc, #152]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003dec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d0f0      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x200>
 8003df6:	e015      	b.n	8003e24 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003df8:	4b24      	ldr	r3, [pc, #144]	; (8003e8c <HAL_RCC_OscConfig+0x2b4>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dfe:	f7fe fcb5 	bl	800276c <HAL_GetTick>
 8003e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e04:	e008      	b.n	8003e18 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e06:	f7fe fcb1 	bl	800276c <HAL_GetTick>
 8003e0a:	4602      	mov	r2, r0
 8003e0c:	693b      	ldr	r3, [r7, #16]
 8003e0e:	1ad3      	subs	r3, r2, r3
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d901      	bls.n	8003e18 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003e14:	2303      	movs	r3, #3
 8003e16:	e14d      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e18:	4b1a      	ldr	r3, [pc, #104]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003e1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e1c:	f003 0302 	and.w	r3, r3, #2
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1f0      	bne.n	8003e06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f003 0304 	and.w	r3, r3, #4
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f000 80a0 	beq.w	8003f72 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e32:	2300      	movs	r3, #0
 8003e34:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e36:	4b13      	ldr	r3, [pc, #76]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d10f      	bne.n	8003e62 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e42:	2300      	movs	r3, #0
 8003e44:	60bb      	str	r3, [r7, #8]
 8003e46:	4b0f      	ldr	r3, [pc, #60]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003e48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e4a:	4a0e      	ldr	r2, [pc, #56]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003e4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003e50:	6413      	str	r3, [r2, #64]	; 0x40
 8003e52:	4b0c      	ldr	r3, [pc, #48]	; (8003e84 <HAL_RCC_OscConfig+0x2ac>)
 8003e54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e5a:	60bb      	str	r3, [r7, #8]
 8003e5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e62:	4b0b      	ldr	r3, [pc, #44]	; (8003e90 <HAL_RCC_OscConfig+0x2b8>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d121      	bne.n	8003eb2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e6e:	4b08      	ldr	r3, [pc, #32]	; (8003e90 <HAL_RCC_OscConfig+0x2b8>)
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	4a07      	ldr	r2, [pc, #28]	; (8003e90 <HAL_RCC_OscConfig+0x2b8>)
 8003e74:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e7a:	f7fe fc77 	bl	800276c <HAL_GetTick>
 8003e7e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e80:	e011      	b.n	8003ea6 <HAL_RCC_OscConfig+0x2ce>
 8003e82:	bf00      	nop
 8003e84:	40023800 	.word	0x40023800
 8003e88:	42470000 	.word	0x42470000
 8003e8c:	42470e80 	.word	0x42470e80
 8003e90:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e94:	f7fe fc6a 	bl	800276c <HAL_GetTick>
 8003e98:	4602      	mov	r2, r0
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	1ad3      	subs	r3, r2, r3
 8003e9e:	2b02      	cmp	r3, #2
 8003ea0:	d901      	bls.n	8003ea6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003ea2:	2303      	movs	r3, #3
 8003ea4:	e106      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea6:	4b85      	ldr	r3, [pc, #532]	; (80040bc <HAL_RCC_OscConfig+0x4e4>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d0f0      	beq.n	8003e94 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	689b      	ldr	r3, [r3, #8]
 8003eb6:	2b01      	cmp	r3, #1
 8003eb8:	d106      	bne.n	8003ec8 <HAL_RCC_OscConfig+0x2f0>
 8003eba:	4b81      	ldr	r3, [pc, #516]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ebc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ebe:	4a80      	ldr	r2, [pc, #512]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ec0:	f043 0301 	orr.w	r3, r3, #1
 8003ec4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ec6:	e01c      	b.n	8003f02 <HAL_RCC_OscConfig+0x32a>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	689b      	ldr	r3, [r3, #8]
 8003ecc:	2b05      	cmp	r3, #5
 8003ece:	d10c      	bne.n	8003eea <HAL_RCC_OscConfig+0x312>
 8003ed0:	4b7b      	ldr	r3, [pc, #492]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ed2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ed4:	4a7a      	ldr	r2, [pc, #488]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ed6:	f043 0304 	orr.w	r3, r3, #4
 8003eda:	6713      	str	r3, [r2, #112]	; 0x70
 8003edc:	4b78      	ldr	r3, [pc, #480]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ee0:	4a77      	ldr	r2, [pc, #476]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ee2:	f043 0301 	orr.w	r3, r3, #1
 8003ee6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ee8:	e00b      	b.n	8003f02 <HAL_RCC_OscConfig+0x32a>
 8003eea:	4b75      	ldr	r3, [pc, #468]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003eec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eee:	4a74      	ldr	r2, [pc, #464]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ef0:	f023 0301 	bic.w	r3, r3, #1
 8003ef4:	6713      	str	r3, [r2, #112]	; 0x70
 8003ef6:	4b72      	ldr	r3, [pc, #456]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003ef8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003efa:	4a71      	ldr	r2, [pc, #452]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003efc:	f023 0304 	bic.w	r3, r3, #4
 8003f00:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d015      	beq.n	8003f36 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f0a:	f7fe fc2f 	bl	800276c <HAL_GetTick>
 8003f0e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f10:	e00a      	b.n	8003f28 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f12:	f7fe fc2b 	bl	800276c <HAL_GetTick>
 8003f16:	4602      	mov	r2, r0
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	1ad3      	subs	r3, r2, r3
 8003f1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f20:	4293      	cmp	r3, r2
 8003f22:	d901      	bls.n	8003f28 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003f24:	2303      	movs	r3, #3
 8003f26:	e0c5      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f28:	4b65      	ldr	r3, [pc, #404]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003f2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f2c:	f003 0302 	and.w	r3, r3, #2
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d0ee      	beq.n	8003f12 <HAL_RCC_OscConfig+0x33a>
 8003f34:	e014      	b.n	8003f60 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f36:	f7fe fc19 	bl	800276c <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f3c:	e00a      	b.n	8003f54 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003f3e:	f7fe fc15 	bl	800276c <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d901      	bls.n	8003f54 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e0af      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f54:	4b5a      	ldr	r3, [pc, #360]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1ee      	bne.n	8003f3e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f60:	7dfb      	ldrb	r3, [r7, #23]
 8003f62:	2b01      	cmp	r3, #1
 8003f64:	d105      	bne.n	8003f72 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f66:	4b56      	ldr	r3, [pc, #344]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6a:	4a55      	ldr	r2, [pc, #340]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003f6c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f70:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	699b      	ldr	r3, [r3, #24]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	f000 809b 	beq.w	80040b2 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f7c:	4b50      	ldr	r3, [pc, #320]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003f7e:	689b      	ldr	r3, [r3, #8]
 8003f80:	f003 030c 	and.w	r3, r3, #12
 8003f84:	2b08      	cmp	r3, #8
 8003f86:	d05c      	beq.n	8004042 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	699b      	ldr	r3, [r3, #24]
 8003f8c:	2b02      	cmp	r3, #2
 8003f8e:	d141      	bne.n	8004014 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f90:	4b4c      	ldr	r3, [pc, #304]	; (80040c4 <HAL_RCC_OscConfig+0x4ec>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f96:	f7fe fbe9 	bl	800276c <HAL_GetTick>
 8003f9a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f9c:	e008      	b.n	8003fb0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f9e:	f7fe fbe5 	bl	800276c <HAL_GetTick>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	693b      	ldr	r3, [r7, #16]
 8003fa6:	1ad3      	subs	r3, r2, r3
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d901      	bls.n	8003fb0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003fac:	2303      	movs	r3, #3
 8003fae:	e081      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fb0:	4b43      	ldr	r3, [pc, #268]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d1f0      	bne.n	8003f9e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	69da      	ldr	r2, [r3, #28]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a1b      	ldr	r3, [r3, #32]
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fca:	019b      	lsls	r3, r3, #6
 8003fcc:	431a      	orrs	r2, r3
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd2:	085b      	lsrs	r3, r3, #1
 8003fd4:	3b01      	subs	r3, #1
 8003fd6:	041b      	lsls	r3, r3, #16
 8003fd8:	431a      	orrs	r2, r3
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fde:	061b      	lsls	r3, r3, #24
 8003fe0:	4937      	ldr	r1, [pc, #220]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fe6:	4b37      	ldr	r3, [pc, #220]	; (80040c4 <HAL_RCC_OscConfig+0x4ec>)
 8003fe8:	2201      	movs	r2, #1
 8003fea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fec:	f7fe fbbe 	bl	800276c <HAL_GetTick>
 8003ff0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff2:	e008      	b.n	8004006 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ff4:	f7fe fbba 	bl	800276c <HAL_GetTick>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	693b      	ldr	r3, [r7, #16]
 8003ffc:	1ad3      	subs	r3, r2, r3
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e056      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004006:	4b2e      	ldr	r3, [pc, #184]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d0f0      	beq.n	8003ff4 <HAL_RCC_OscConfig+0x41c>
 8004012:	e04e      	b.n	80040b2 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004014:	4b2b      	ldr	r3, [pc, #172]	; (80040c4 <HAL_RCC_OscConfig+0x4ec>)
 8004016:	2200      	movs	r2, #0
 8004018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800401a:	f7fe fba7 	bl	800276c <HAL_GetTick>
 800401e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004020:	e008      	b.n	8004034 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004022:	f7fe fba3 	bl	800276c <HAL_GetTick>
 8004026:	4602      	mov	r2, r0
 8004028:	693b      	ldr	r3, [r7, #16]
 800402a:	1ad3      	subs	r3, r2, r3
 800402c:	2b02      	cmp	r3, #2
 800402e:	d901      	bls.n	8004034 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004030:	2303      	movs	r3, #3
 8004032:	e03f      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004034:	4b22      	ldr	r3, [pc, #136]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800403c:	2b00      	cmp	r3, #0
 800403e:	d1f0      	bne.n	8004022 <HAL_RCC_OscConfig+0x44a>
 8004040:	e037      	b.n	80040b2 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	699b      	ldr	r3, [r3, #24]
 8004046:	2b01      	cmp	r3, #1
 8004048:	d101      	bne.n	800404e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800404a:	2301      	movs	r3, #1
 800404c:	e032      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800404e:	4b1c      	ldr	r3, [pc, #112]	; (80040c0 <HAL_RCC_OscConfig+0x4e8>)
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	699b      	ldr	r3, [r3, #24]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d028      	beq.n	80040ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004066:	429a      	cmp	r2, r3
 8004068:	d121      	bne.n	80040ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004074:	429a      	cmp	r2, r3
 8004076:	d11a      	bne.n	80040ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004078:	68fa      	ldr	r2, [r7, #12]
 800407a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800407e:	4013      	ands	r3, r2
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004084:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004086:	4293      	cmp	r3, r2
 8004088:	d111      	bne.n	80040ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004094:	085b      	lsrs	r3, r3, #1
 8004096:	3b01      	subs	r3, #1
 8004098:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800409a:	429a      	cmp	r2, r3
 800409c:	d107      	bne.n	80040ae <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d001      	beq.n	80040b2 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	e000      	b.n	80040b4 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80040b2:	2300      	movs	r3, #0
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	3718      	adds	r7, #24
 80040b8:	46bd      	mov	sp, r7
 80040ba:	bd80      	pop	{r7, pc}
 80040bc:	40007000 	.word	0x40007000
 80040c0:	40023800 	.word	0x40023800
 80040c4:	42470060 	.word	0x42470060

080040c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b084      	sub	sp, #16
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
 80040d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d101      	bne.n	80040dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80040d8:	2301      	movs	r3, #1
 80040da:	e0cc      	b.n	8004276 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040dc:	4b68      	ldr	r3, [pc, #416]	; (8004280 <HAL_RCC_ClockConfig+0x1b8>)
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f003 0307 	and.w	r3, r3, #7
 80040e4:	683a      	ldr	r2, [r7, #0]
 80040e6:	429a      	cmp	r2, r3
 80040e8:	d90c      	bls.n	8004104 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040ea:	4b65      	ldr	r3, [pc, #404]	; (8004280 <HAL_RCC_ClockConfig+0x1b8>)
 80040ec:	683a      	ldr	r2, [r7, #0]
 80040ee:	b2d2      	uxtb	r2, r2
 80040f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040f2:	4b63      	ldr	r3, [pc, #396]	; (8004280 <HAL_RCC_ClockConfig+0x1b8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0307 	and.w	r3, r3, #7
 80040fa:	683a      	ldr	r2, [r7, #0]
 80040fc:	429a      	cmp	r2, r3
 80040fe:	d001      	beq.n	8004104 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004100:	2301      	movs	r3, #1
 8004102:	e0b8      	b.n	8004276 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f003 0302 	and.w	r3, r3, #2
 800410c:	2b00      	cmp	r3, #0
 800410e:	d020      	beq.n	8004152 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	2b00      	cmp	r3, #0
 800411a:	d005      	beq.n	8004128 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800411c:	4b59      	ldr	r3, [pc, #356]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	4a58      	ldr	r2, [pc, #352]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 8004122:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004126:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0308 	and.w	r3, r3, #8
 8004130:	2b00      	cmp	r3, #0
 8004132:	d005      	beq.n	8004140 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004134:	4b53      	ldr	r3, [pc, #332]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 8004136:	689b      	ldr	r3, [r3, #8]
 8004138:	4a52      	ldr	r2, [pc, #328]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 800413a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800413e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004140:	4b50      	ldr	r3, [pc, #320]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 8004142:	689b      	ldr	r3, [r3, #8]
 8004144:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	494d      	ldr	r1, [pc, #308]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 800414e:	4313      	orrs	r3, r2
 8004150:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0301 	and.w	r3, r3, #1
 800415a:	2b00      	cmp	r3, #0
 800415c:	d044      	beq.n	80041e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	2b01      	cmp	r3, #1
 8004164:	d107      	bne.n	8004176 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004166:	4b47      	ldr	r3, [pc, #284]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800416e:	2b00      	cmp	r3, #0
 8004170:	d119      	bne.n	80041a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004172:	2301      	movs	r3, #1
 8004174:	e07f      	b.n	8004276 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	2b02      	cmp	r3, #2
 800417c:	d003      	beq.n	8004186 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004182:	2b03      	cmp	r3, #3
 8004184:	d107      	bne.n	8004196 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004186:	4b3f      	ldr	r3, [pc, #252]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800418e:	2b00      	cmp	r3, #0
 8004190:	d109      	bne.n	80041a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004192:	2301      	movs	r3, #1
 8004194:	e06f      	b.n	8004276 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004196:	4b3b      	ldr	r3, [pc, #236]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e067      	b.n	8004276 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80041a6:	4b37      	ldr	r3, [pc, #220]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	f023 0203 	bic.w	r2, r3, #3
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	685b      	ldr	r3, [r3, #4]
 80041b2:	4934      	ldr	r1, [pc, #208]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 80041b4:	4313      	orrs	r3, r2
 80041b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80041b8:	f7fe fad8 	bl	800276c <HAL_GetTick>
 80041bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041be:	e00a      	b.n	80041d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80041c0:	f7fe fad4 	bl	800276c <HAL_GetTick>
 80041c4:	4602      	mov	r2, r0
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d901      	bls.n	80041d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80041d2:	2303      	movs	r3, #3
 80041d4:	e04f      	b.n	8004276 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80041d6:	4b2b      	ldr	r3, [pc, #172]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	f003 020c 	and.w	r2, r3, #12
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	429a      	cmp	r2, r3
 80041e6:	d1eb      	bne.n	80041c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80041e8:	4b25      	ldr	r3, [pc, #148]	; (8004280 <HAL_RCC_ClockConfig+0x1b8>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	f003 0307 	and.w	r3, r3, #7
 80041f0:	683a      	ldr	r2, [r7, #0]
 80041f2:	429a      	cmp	r2, r3
 80041f4:	d20c      	bcs.n	8004210 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041f6:	4b22      	ldr	r3, [pc, #136]	; (8004280 <HAL_RCC_ClockConfig+0x1b8>)
 80041f8:	683a      	ldr	r2, [r7, #0]
 80041fa:	b2d2      	uxtb	r2, r2
 80041fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041fe:	4b20      	ldr	r3, [pc, #128]	; (8004280 <HAL_RCC_ClockConfig+0x1b8>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	f003 0307 	and.w	r3, r3, #7
 8004206:	683a      	ldr	r2, [r7, #0]
 8004208:	429a      	cmp	r2, r3
 800420a:	d001      	beq.n	8004210 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e032      	b.n	8004276 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	f003 0304 	and.w	r3, r3, #4
 8004218:	2b00      	cmp	r3, #0
 800421a:	d008      	beq.n	800422e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800421c:	4b19      	ldr	r3, [pc, #100]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	4916      	ldr	r1, [pc, #88]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 800422a:	4313      	orrs	r3, r2
 800422c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f003 0308 	and.w	r3, r3, #8
 8004236:	2b00      	cmp	r3, #0
 8004238:	d009      	beq.n	800424e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800423a:	4b12      	ldr	r3, [pc, #72]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	490e      	ldr	r1, [pc, #56]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 800424a:	4313      	orrs	r3, r2
 800424c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800424e:	f000 f821 	bl	8004294 <HAL_RCC_GetSysClockFreq>
 8004252:	4602      	mov	r2, r0
 8004254:	4b0b      	ldr	r3, [pc, #44]	; (8004284 <HAL_RCC_ClockConfig+0x1bc>)
 8004256:	689b      	ldr	r3, [r3, #8]
 8004258:	091b      	lsrs	r3, r3, #4
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	490a      	ldr	r1, [pc, #40]	; (8004288 <HAL_RCC_ClockConfig+0x1c0>)
 8004260:	5ccb      	ldrb	r3, [r1, r3]
 8004262:	fa22 f303 	lsr.w	r3, r2, r3
 8004266:	4a09      	ldr	r2, [pc, #36]	; (800428c <HAL_RCC_ClockConfig+0x1c4>)
 8004268:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800426a:	4b09      	ldr	r3, [pc, #36]	; (8004290 <HAL_RCC_ClockConfig+0x1c8>)
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	4618      	mov	r0, r3
 8004270:	f7fe fa38 	bl	80026e4 <HAL_InitTick>

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3710      	adds	r7, #16
 800427a:	46bd      	mov	sp, r7
 800427c:	bd80      	pop	{r7, pc}
 800427e:	bf00      	nop
 8004280:	40023c00 	.word	0x40023c00
 8004284:	40023800 	.word	0x40023800
 8004288:	08007858 	.word	0x08007858
 800428c:	20000004 	.word	0x20000004
 8004290:	20000008 	.word	0x20000008

08004294 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004294:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004298:	b084      	sub	sp, #16
 800429a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800429c:	2300      	movs	r3, #0
 800429e:	607b      	str	r3, [r7, #4]
 80042a0:	2300      	movs	r3, #0
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	2300      	movs	r3, #0
 80042a6:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80042a8:	2300      	movs	r3, #0
 80042aa:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80042ac:	4b67      	ldr	r3, [pc, #412]	; (800444c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 030c 	and.w	r3, r3, #12
 80042b4:	2b08      	cmp	r3, #8
 80042b6:	d00d      	beq.n	80042d4 <HAL_RCC_GetSysClockFreq+0x40>
 80042b8:	2b08      	cmp	r3, #8
 80042ba:	f200 80bd 	bhi.w	8004438 <HAL_RCC_GetSysClockFreq+0x1a4>
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d002      	beq.n	80042c8 <HAL_RCC_GetSysClockFreq+0x34>
 80042c2:	2b04      	cmp	r3, #4
 80042c4:	d003      	beq.n	80042ce <HAL_RCC_GetSysClockFreq+0x3a>
 80042c6:	e0b7      	b.n	8004438 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80042c8:	4b61      	ldr	r3, [pc, #388]	; (8004450 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80042ca:	60bb      	str	r3, [r7, #8]
       break;
 80042cc:	e0b7      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80042ce:	4b61      	ldr	r3, [pc, #388]	; (8004454 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80042d0:	60bb      	str	r3, [r7, #8]
      break;
 80042d2:	e0b4      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042d4:	4b5d      	ldr	r3, [pc, #372]	; (800444c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042dc:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042de:	4b5b      	ldr	r3, [pc, #364]	; (800444c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042e0:	685b      	ldr	r3, [r3, #4]
 80042e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d04d      	beq.n	8004386 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042ea:	4b58      	ldr	r3, [pc, #352]	; (800444c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	099b      	lsrs	r3, r3, #6
 80042f0:	461a      	mov	r2, r3
 80042f2:	f04f 0300 	mov.w	r3, #0
 80042f6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042fa:	f04f 0100 	mov.w	r1, #0
 80042fe:	ea02 0800 	and.w	r8, r2, r0
 8004302:	ea03 0901 	and.w	r9, r3, r1
 8004306:	4640      	mov	r0, r8
 8004308:	4649      	mov	r1, r9
 800430a:	f04f 0200 	mov.w	r2, #0
 800430e:	f04f 0300 	mov.w	r3, #0
 8004312:	014b      	lsls	r3, r1, #5
 8004314:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004318:	0142      	lsls	r2, r0, #5
 800431a:	4610      	mov	r0, r2
 800431c:	4619      	mov	r1, r3
 800431e:	ebb0 0008 	subs.w	r0, r0, r8
 8004322:	eb61 0109 	sbc.w	r1, r1, r9
 8004326:	f04f 0200 	mov.w	r2, #0
 800432a:	f04f 0300 	mov.w	r3, #0
 800432e:	018b      	lsls	r3, r1, #6
 8004330:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004334:	0182      	lsls	r2, r0, #6
 8004336:	1a12      	subs	r2, r2, r0
 8004338:	eb63 0301 	sbc.w	r3, r3, r1
 800433c:	f04f 0000 	mov.w	r0, #0
 8004340:	f04f 0100 	mov.w	r1, #0
 8004344:	00d9      	lsls	r1, r3, #3
 8004346:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800434a:	00d0      	lsls	r0, r2, #3
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	eb12 0208 	adds.w	r2, r2, r8
 8004354:	eb43 0309 	adc.w	r3, r3, r9
 8004358:	f04f 0000 	mov.w	r0, #0
 800435c:	f04f 0100 	mov.w	r1, #0
 8004360:	0259      	lsls	r1, r3, #9
 8004362:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004366:	0250      	lsls	r0, r2, #9
 8004368:	4602      	mov	r2, r0
 800436a:	460b      	mov	r3, r1
 800436c:	4610      	mov	r0, r2
 800436e:	4619      	mov	r1, r3
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	461a      	mov	r2, r3
 8004374:	f04f 0300 	mov.w	r3, #0
 8004378:	f7fc fc1e 	bl	8000bb8 <__aeabi_uldivmod>
 800437c:	4602      	mov	r2, r0
 800437e:	460b      	mov	r3, r1
 8004380:	4613      	mov	r3, r2
 8004382:	60fb      	str	r3, [r7, #12]
 8004384:	e04a      	b.n	800441c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004386:	4b31      	ldr	r3, [pc, #196]	; (800444c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004388:	685b      	ldr	r3, [r3, #4]
 800438a:	099b      	lsrs	r3, r3, #6
 800438c:	461a      	mov	r2, r3
 800438e:	f04f 0300 	mov.w	r3, #0
 8004392:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004396:	f04f 0100 	mov.w	r1, #0
 800439a:	ea02 0400 	and.w	r4, r2, r0
 800439e:	ea03 0501 	and.w	r5, r3, r1
 80043a2:	4620      	mov	r0, r4
 80043a4:	4629      	mov	r1, r5
 80043a6:	f04f 0200 	mov.w	r2, #0
 80043aa:	f04f 0300 	mov.w	r3, #0
 80043ae:	014b      	lsls	r3, r1, #5
 80043b0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80043b4:	0142      	lsls	r2, r0, #5
 80043b6:	4610      	mov	r0, r2
 80043b8:	4619      	mov	r1, r3
 80043ba:	1b00      	subs	r0, r0, r4
 80043bc:	eb61 0105 	sbc.w	r1, r1, r5
 80043c0:	f04f 0200 	mov.w	r2, #0
 80043c4:	f04f 0300 	mov.w	r3, #0
 80043c8:	018b      	lsls	r3, r1, #6
 80043ca:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80043ce:	0182      	lsls	r2, r0, #6
 80043d0:	1a12      	subs	r2, r2, r0
 80043d2:	eb63 0301 	sbc.w	r3, r3, r1
 80043d6:	f04f 0000 	mov.w	r0, #0
 80043da:	f04f 0100 	mov.w	r1, #0
 80043de:	00d9      	lsls	r1, r3, #3
 80043e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80043e4:	00d0      	lsls	r0, r2, #3
 80043e6:	4602      	mov	r2, r0
 80043e8:	460b      	mov	r3, r1
 80043ea:	1912      	adds	r2, r2, r4
 80043ec:	eb45 0303 	adc.w	r3, r5, r3
 80043f0:	f04f 0000 	mov.w	r0, #0
 80043f4:	f04f 0100 	mov.w	r1, #0
 80043f8:	0299      	lsls	r1, r3, #10
 80043fa:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80043fe:	0290      	lsls	r0, r2, #10
 8004400:	4602      	mov	r2, r0
 8004402:	460b      	mov	r3, r1
 8004404:	4610      	mov	r0, r2
 8004406:	4619      	mov	r1, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	461a      	mov	r2, r3
 800440c:	f04f 0300 	mov.w	r3, #0
 8004410:	f7fc fbd2 	bl	8000bb8 <__aeabi_uldivmod>
 8004414:	4602      	mov	r2, r0
 8004416:	460b      	mov	r3, r1
 8004418:	4613      	mov	r3, r2
 800441a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800441c:	4b0b      	ldr	r3, [pc, #44]	; (800444c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	0c1b      	lsrs	r3, r3, #16
 8004422:	f003 0303 	and.w	r3, r3, #3
 8004426:	3301      	adds	r3, #1
 8004428:	005b      	lsls	r3, r3, #1
 800442a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800442c:	68fa      	ldr	r2, [r7, #12]
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	fbb2 f3f3 	udiv	r3, r2, r3
 8004434:	60bb      	str	r3, [r7, #8]
      break;
 8004436:	e002      	b.n	800443e <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004438:	4b05      	ldr	r3, [pc, #20]	; (8004450 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800443a:	60bb      	str	r3, [r7, #8]
      break;
 800443c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800443e:	68bb      	ldr	r3, [r7, #8]
}
 8004440:	4618      	mov	r0, r3
 8004442:	3710      	adds	r7, #16
 8004444:	46bd      	mov	sp, r7
 8004446:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800444a:	bf00      	nop
 800444c:	40023800 	.word	0x40023800
 8004450:	00f42400 	.word	0x00f42400
 8004454:	007a1200 	.word	0x007a1200

08004458 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004458:	b480      	push	{r7}
 800445a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800445c:	4b03      	ldr	r3, [pc, #12]	; (800446c <HAL_RCC_GetHCLKFreq+0x14>)
 800445e:	681b      	ldr	r3, [r3, #0]
}
 8004460:	4618      	mov	r0, r3
 8004462:	46bd      	mov	sp, r7
 8004464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004468:	4770      	bx	lr
 800446a:	bf00      	nop
 800446c:	20000004 	.word	0x20000004

08004470 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004474:	f7ff fff0 	bl	8004458 <HAL_RCC_GetHCLKFreq>
 8004478:	4602      	mov	r2, r0
 800447a:	4b05      	ldr	r3, [pc, #20]	; (8004490 <HAL_RCC_GetPCLK1Freq+0x20>)
 800447c:	689b      	ldr	r3, [r3, #8]
 800447e:	0a9b      	lsrs	r3, r3, #10
 8004480:	f003 0307 	and.w	r3, r3, #7
 8004484:	4903      	ldr	r1, [pc, #12]	; (8004494 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004486:	5ccb      	ldrb	r3, [r1, r3]
 8004488:	fa22 f303 	lsr.w	r3, r2, r3
}
 800448c:	4618      	mov	r0, r3
 800448e:	bd80      	pop	{r7, pc}
 8004490:	40023800 	.word	0x40023800
 8004494:	08007868 	.word	0x08007868

08004498 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800449c:	f7ff ffdc 	bl	8004458 <HAL_RCC_GetHCLKFreq>
 80044a0:	4602      	mov	r2, r0
 80044a2:	4b05      	ldr	r3, [pc, #20]	; (80044b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80044a4:	689b      	ldr	r3, [r3, #8]
 80044a6:	0b5b      	lsrs	r3, r3, #13
 80044a8:	f003 0307 	and.w	r3, r3, #7
 80044ac:	4903      	ldr	r1, [pc, #12]	; (80044bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80044ae:	5ccb      	ldrb	r3, [r1, r3]
 80044b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	bd80      	pop	{r7, pc}
 80044b8:	40023800 	.word	0x40023800
 80044bc:	08007868 	.word	0x08007868

080044c0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b082      	sub	sp, #8
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e03f      	b.n	8004552 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fd ff66 	bl	80023b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2224      	movs	r2, #36	; 0x24
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	68da      	ldr	r2, [r3, #12]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004502:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f905 	bl	8004714 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	691a      	ldr	r2, [r3, #16]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004518:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	695a      	ldr	r2, [r3, #20]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004528:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68da      	ldr	r2, [r3, #12]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004538:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2220      	movs	r2, #32
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2220      	movs	r2, #32
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004550:	2300      	movs	r3, #0
}
 8004552:	4618      	mov	r0, r3
 8004554:	3708      	adds	r7, #8
 8004556:	46bd      	mov	sp, r7
 8004558:	bd80      	pop	{r7, pc}

0800455a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800455a:	b580      	push	{r7, lr}
 800455c:	b08a      	sub	sp, #40	; 0x28
 800455e:	af02      	add	r7, sp, #8
 8004560:	60f8      	str	r0, [r7, #12]
 8004562:	60b9      	str	r1, [r7, #8]
 8004564:	603b      	str	r3, [r7, #0]
 8004566:	4613      	mov	r3, r2
 8004568:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800456a:	2300      	movs	r3, #0
 800456c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004574:	b2db      	uxtb	r3, r3
 8004576:	2b20      	cmp	r3, #32
 8004578:	d17c      	bne.n	8004674 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800457a:	68bb      	ldr	r3, [r7, #8]
 800457c:	2b00      	cmp	r3, #0
 800457e:	d002      	beq.n	8004586 <HAL_UART_Transmit+0x2c>
 8004580:	88fb      	ldrh	r3, [r7, #6]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d101      	bne.n	800458a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004586:	2301      	movs	r3, #1
 8004588:	e075      	b.n	8004676 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004590:	2b01      	cmp	r3, #1
 8004592:	d101      	bne.n	8004598 <HAL_UART_Transmit+0x3e>
 8004594:	2302      	movs	r3, #2
 8004596:	e06e      	b.n	8004676 <HAL_UART_Transmit+0x11c>
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	2201      	movs	r2, #1
 800459c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2200      	movs	r2, #0
 80045a4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	2221      	movs	r2, #33	; 0x21
 80045aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80045ae:	f7fe f8dd 	bl	800276c <HAL_GetTick>
 80045b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	88fa      	ldrh	r2, [r7, #6]
 80045b8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	88fa      	ldrh	r2, [r7, #6]
 80045be:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	689b      	ldr	r3, [r3, #8]
 80045c4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045c8:	d108      	bne.n	80045dc <HAL_UART_Transmit+0x82>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	691b      	ldr	r3, [r3, #16]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d104      	bne.n	80045dc <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80045d2:	2300      	movs	r3, #0
 80045d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	61bb      	str	r3, [r7, #24]
 80045da:	e003      	b.n	80045e4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80045e0:	2300      	movs	r3, #0
 80045e2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2200      	movs	r2, #0
 80045e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80045ec:	e02a      	b.n	8004644 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	2200      	movs	r2, #0
 80045f6:	2180      	movs	r1, #128	; 0x80
 80045f8:	68f8      	ldr	r0, [r7, #12]
 80045fa:	f000 f840 	bl	800467e <UART_WaitOnFlagUntilTimeout>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	d001      	beq.n	8004608 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004604:	2303      	movs	r3, #3
 8004606:	e036      	b.n	8004676 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004608:	69fb      	ldr	r3, [r7, #28]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10b      	bne.n	8004626 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800460e:	69bb      	ldr	r3, [r7, #24]
 8004610:	881b      	ldrh	r3, [r3, #0]
 8004612:	461a      	mov	r2, r3
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800461c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800461e:	69bb      	ldr	r3, [r7, #24]
 8004620:	3302      	adds	r3, #2
 8004622:	61bb      	str	r3, [r7, #24]
 8004624:	e007      	b.n	8004636 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	781a      	ldrb	r2, [r3, #0]
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004630:	69fb      	ldr	r3, [r7, #28]
 8004632:	3301      	adds	r3, #1
 8004634:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800463a:	b29b      	uxth	r3, r3
 800463c:	3b01      	subs	r3, #1
 800463e:	b29a      	uxth	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004648:	b29b      	uxth	r3, r3
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1cf      	bne.n	80045ee <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	697b      	ldr	r3, [r7, #20]
 8004654:	2200      	movs	r2, #0
 8004656:	2140      	movs	r1, #64	; 0x40
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f000 f810 	bl	800467e <UART_WaitOnFlagUntilTimeout>
 800465e:	4603      	mov	r3, r0
 8004660:	2b00      	cmp	r3, #0
 8004662:	d001      	beq.n	8004668 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004664:	2303      	movs	r3, #3
 8004666:	e006      	b.n	8004676 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2220      	movs	r2, #32
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004670:	2300      	movs	r3, #0
 8004672:	e000      	b.n	8004676 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004674:	2302      	movs	r3, #2
  }
}
 8004676:	4618      	mov	r0, r3
 8004678:	3720      	adds	r7, #32
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}

0800467e <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b084      	sub	sp, #16
 8004682:	af00      	add	r7, sp, #0
 8004684:	60f8      	str	r0, [r7, #12]
 8004686:	60b9      	str	r1, [r7, #8]
 8004688:	603b      	str	r3, [r7, #0]
 800468a:	4613      	mov	r3, r2
 800468c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800468e:	e02c      	b.n	80046ea <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004696:	d028      	beq.n	80046ea <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d007      	beq.n	80046ae <UART_WaitOnFlagUntilTimeout+0x30>
 800469e:	f7fe f865 	bl	800276c <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	1ad3      	subs	r3, r2, r3
 80046a8:	69ba      	ldr	r2, [r7, #24]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d21d      	bcs.n	80046ea <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	68da      	ldr	r2, [r3, #12]
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80046bc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	695a      	ldr	r2, [r3, #20]
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f022 0201 	bic.w	r2, r2, #1
 80046cc:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	2220      	movs	r2, #32
 80046d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	2220      	movs	r2, #32
 80046da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	2200      	movs	r2, #0
 80046e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e00f      	b.n	800470a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68bb      	ldr	r3, [r7, #8]
 80046f2:	4013      	ands	r3, r2
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	bf0c      	ite	eq
 80046fa:	2301      	moveq	r3, #1
 80046fc:	2300      	movne	r3, #0
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	461a      	mov	r2, r3
 8004702:	79fb      	ldrb	r3, [r7, #7]
 8004704:	429a      	cmp	r2, r3
 8004706:	d0c3      	beq.n	8004690 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004708:	2300      	movs	r3, #0
}
 800470a:	4618      	mov	r0, r3
 800470c:	3710      	adds	r7, #16
 800470e:	46bd      	mov	sp, r7
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004718:	b09f      	sub	sp, #124	; 0x7c
 800471a:	af00      	add	r7, sp, #0
 800471c:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800471e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	691b      	ldr	r3, [r3, #16]
 8004724:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800472a:	68d9      	ldr	r1, [r3, #12]
 800472c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	ea40 0301 	orr.w	r3, r0, r1
 8004734:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004736:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004738:	689a      	ldr	r2, [r3, #8]
 800473a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800473c:	691b      	ldr	r3, [r3, #16]
 800473e:	431a      	orrs	r2, r3
 8004740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	431a      	orrs	r2, r3
 8004746:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004748:	69db      	ldr	r3, [r3, #28]
 800474a:	4313      	orrs	r3, r2
 800474c:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800474e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004758:	f021 010c 	bic.w	r1, r1, #12
 800475c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004762:	430b      	orrs	r3, r1
 8004764:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004766:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004770:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004772:	6999      	ldr	r1, [r3, #24]
 8004774:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004776:	681a      	ldr	r2, [r3, #0]
 8004778:	ea40 0301 	orr.w	r3, r0, r1
 800477c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800477e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004780:	681a      	ldr	r2, [r3, #0]
 8004782:	4bc5      	ldr	r3, [pc, #788]	; (8004a98 <UART_SetConfig+0x384>)
 8004784:	429a      	cmp	r2, r3
 8004786:	d004      	beq.n	8004792 <UART_SetConfig+0x7e>
 8004788:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800478a:	681a      	ldr	r2, [r3, #0]
 800478c:	4bc3      	ldr	r3, [pc, #780]	; (8004a9c <UART_SetConfig+0x388>)
 800478e:	429a      	cmp	r2, r3
 8004790:	d103      	bne.n	800479a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004792:	f7ff fe81 	bl	8004498 <HAL_RCC_GetPCLK2Freq>
 8004796:	6778      	str	r0, [r7, #116]	; 0x74
 8004798:	e002      	b.n	80047a0 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800479a:	f7ff fe69 	bl	8004470 <HAL_RCC_GetPCLK1Freq>
 800479e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047a2:	69db      	ldr	r3, [r3, #28]
 80047a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047a8:	f040 80b6 	bne.w	8004918 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80047ae:	461c      	mov	r4, r3
 80047b0:	f04f 0500 	mov.w	r5, #0
 80047b4:	4622      	mov	r2, r4
 80047b6:	462b      	mov	r3, r5
 80047b8:	1891      	adds	r1, r2, r2
 80047ba:	6439      	str	r1, [r7, #64]	; 0x40
 80047bc:	415b      	adcs	r3, r3
 80047be:	647b      	str	r3, [r7, #68]	; 0x44
 80047c0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80047c4:	1912      	adds	r2, r2, r4
 80047c6:	eb45 0303 	adc.w	r3, r5, r3
 80047ca:	f04f 0000 	mov.w	r0, #0
 80047ce:	f04f 0100 	mov.w	r1, #0
 80047d2:	00d9      	lsls	r1, r3, #3
 80047d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80047d8:	00d0      	lsls	r0, r2, #3
 80047da:	4602      	mov	r2, r0
 80047dc:	460b      	mov	r3, r1
 80047de:	1911      	adds	r1, r2, r4
 80047e0:	6639      	str	r1, [r7, #96]	; 0x60
 80047e2:	416b      	adcs	r3, r5
 80047e4:	667b      	str	r3, [r7, #100]	; 0x64
 80047e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	461a      	mov	r2, r3
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	1891      	adds	r1, r2, r2
 80047f2:	63b9      	str	r1, [r7, #56]	; 0x38
 80047f4:	415b      	adcs	r3, r3
 80047f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047f8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80047fc:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8004800:	f7fc f9da 	bl	8000bb8 <__aeabi_uldivmod>
 8004804:	4602      	mov	r2, r0
 8004806:	460b      	mov	r3, r1
 8004808:	4ba5      	ldr	r3, [pc, #660]	; (8004aa0 <UART_SetConfig+0x38c>)
 800480a:	fba3 2302 	umull	r2, r3, r3, r2
 800480e:	095b      	lsrs	r3, r3, #5
 8004810:	011e      	lsls	r6, r3, #4
 8004812:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004814:	461c      	mov	r4, r3
 8004816:	f04f 0500 	mov.w	r5, #0
 800481a:	4622      	mov	r2, r4
 800481c:	462b      	mov	r3, r5
 800481e:	1891      	adds	r1, r2, r2
 8004820:	6339      	str	r1, [r7, #48]	; 0x30
 8004822:	415b      	adcs	r3, r3
 8004824:	637b      	str	r3, [r7, #52]	; 0x34
 8004826:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800482a:	1912      	adds	r2, r2, r4
 800482c:	eb45 0303 	adc.w	r3, r5, r3
 8004830:	f04f 0000 	mov.w	r0, #0
 8004834:	f04f 0100 	mov.w	r1, #0
 8004838:	00d9      	lsls	r1, r3, #3
 800483a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800483e:	00d0      	lsls	r0, r2, #3
 8004840:	4602      	mov	r2, r0
 8004842:	460b      	mov	r3, r1
 8004844:	1911      	adds	r1, r2, r4
 8004846:	65b9      	str	r1, [r7, #88]	; 0x58
 8004848:	416b      	adcs	r3, r5
 800484a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800484c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800484e:	685b      	ldr	r3, [r3, #4]
 8004850:	461a      	mov	r2, r3
 8004852:	f04f 0300 	mov.w	r3, #0
 8004856:	1891      	adds	r1, r2, r2
 8004858:	62b9      	str	r1, [r7, #40]	; 0x28
 800485a:	415b      	adcs	r3, r3
 800485c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800485e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004862:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8004866:	f7fc f9a7 	bl	8000bb8 <__aeabi_uldivmod>
 800486a:	4602      	mov	r2, r0
 800486c:	460b      	mov	r3, r1
 800486e:	4b8c      	ldr	r3, [pc, #560]	; (8004aa0 <UART_SetConfig+0x38c>)
 8004870:	fba3 1302 	umull	r1, r3, r3, r2
 8004874:	095b      	lsrs	r3, r3, #5
 8004876:	2164      	movs	r1, #100	; 0x64
 8004878:	fb01 f303 	mul.w	r3, r1, r3
 800487c:	1ad3      	subs	r3, r2, r3
 800487e:	00db      	lsls	r3, r3, #3
 8004880:	3332      	adds	r3, #50	; 0x32
 8004882:	4a87      	ldr	r2, [pc, #540]	; (8004aa0 <UART_SetConfig+0x38c>)
 8004884:	fba2 2303 	umull	r2, r3, r2, r3
 8004888:	095b      	lsrs	r3, r3, #5
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004890:	441e      	add	r6, r3
 8004892:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004894:	4618      	mov	r0, r3
 8004896:	f04f 0100 	mov.w	r1, #0
 800489a:	4602      	mov	r2, r0
 800489c:	460b      	mov	r3, r1
 800489e:	1894      	adds	r4, r2, r2
 80048a0:	623c      	str	r4, [r7, #32]
 80048a2:	415b      	adcs	r3, r3
 80048a4:	627b      	str	r3, [r7, #36]	; 0x24
 80048a6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80048aa:	1812      	adds	r2, r2, r0
 80048ac:	eb41 0303 	adc.w	r3, r1, r3
 80048b0:	f04f 0400 	mov.w	r4, #0
 80048b4:	f04f 0500 	mov.w	r5, #0
 80048b8:	00dd      	lsls	r5, r3, #3
 80048ba:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80048be:	00d4      	lsls	r4, r2, #3
 80048c0:	4622      	mov	r2, r4
 80048c2:	462b      	mov	r3, r5
 80048c4:	1814      	adds	r4, r2, r0
 80048c6:	653c      	str	r4, [r7, #80]	; 0x50
 80048c8:	414b      	adcs	r3, r1
 80048ca:	657b      	str	r3, [r7, #84]	; 0x54
 80048cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	461a      	mov	r2, r3
 80048d2:	f04f 0300 	mov.w	r3, #0
 80048d6:	1891      	adds	r1, r2, r2
 80048d8:	61b9      	str	r1, [r7, #24]
 80048da:	415b      	adcs	r3, r3
 80048dc:	61fb      	str	r3, [r7, #28]
 80048de:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80048e2:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80048e6:	f7fc f967 	bl	8000bb8 <__aeabi_uldivmod>
 80048ea:	4602      	mov	r2, r0
 80048ec:	460b      	mov	r3, r1
 80048ee:	4b6c      	ldr	r3, [pc, #432]	; (8004aa0 <UART_SetConfig+0x38c>)
 80048f0:	fba3 1302 	umull	r1, r3, r3, r2
 80048f4:	095b      	lsrs	r3, r3, #5
 80048f6:	2164      	movs	r1, #100	; 0x64
 80048f8:	fb01 f303 	mul.w	r3, r1, r3
 80048fc:	1ad3      	subs	r3, r2, r3
 80048fe:	00db      	lsls	r3, r3, #3
 8004900:	3332      	adds	r3, #50	; 0x32
 8004902:	4a67      	ldr	r2, [pc, #412]	; (8004aa0 <UART_SetConfig+0x38c>)
 8004904:	fba2 2303 	umull	r2, r3, r2, r3
 8004908:	095b      	lsrs	r3, r3, #5
 800490a:	f003 0207 	and.w	r2, r3, #7
 800490e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4432      	add	r2, r6
 8004914:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004916:	e0b9      	b.n	8004a8c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004918:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800491a:	461c      	mov	r4, r3
 800491c:	f04f 0500 	mov.w	r5, #0
 8004920:	4622      	mov	r2, r4
 8004922:	462b      	mov	r3, r5
 8004924:	1891      	adds	r1, r2, r2
 8004926:	6139      	str	r1, [r7, #16]
 8004928:	415b      	adcs	r3, r3
 800492a:	617b      	str	r3, [r7, #20]
 800492c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004930:	1912      	adds	r2, r2, r4
 8004932:	eb45 0303 	adc.w	r3, r5, r3
 8004936:	f04f 0000 	mov.w	r0, #0
 800493a:	f04f 0100 	mov.w	r1, #0
 800493e:	00d9      	lsls	r1, r3, #3
 8004940:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004944:	00d0      	lsls	r0, r2, #3
 8004946:	4602      	mov	r2, r0
 8004948:	460b      	mov	r3, r1
 800494a:	eb12 0804 	adds.w	r8, r2, r4
 800494e:	eb43 0905 	adc.w	r9, r3, r5
 8004952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	4618      	mov	r0, r3
 8004958:	f04f 0100 	mov.w	r1, #0
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	f04f 0300 	mov.w	r3, #0
 8004964:	008b      	lsls	r3, r1, #2
 8004966:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800496a:	0082      	lsls	r2, r0, #2
 800496c:	4640      	mov	r0, r8
 800496e:	4649      	mov	r1, r9
 8004970:	f7fc f922 	bl	8000bb8 <__aeabi_uldivmod>
 8004974:	4602      	mov	r2, r0
 8004976:	460b      	mov	r3, r1
 8004978:	4b49      	ldr	r3, [pc, #292]	; (8004aa0 <UART_SetConfig+0x38c>)
 800497a:	fba3 2302 	umull	r2, r3, r3, r2
 800497e:	095b      	lsrs	r3, r3, #5
 8004980:	011e      	lsls	r6, r3, #4
 8004982:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004984:	4618      	mov	r0, r3
 8004986:	f04f 0100 	mov.w	r1, #0
 800498a:	4602      	mov	r2, r0
 800498c:	460b      	mov	r3, r1
 800498e:	1894      	adds	r4, r2, r2
 8004990:	60bc      	str	r4, [r7, #8]
 8004992:	415b      	adcs	r3, r3
 8004994:	60fb      	str	r3, [r7, #12]
 8004996:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800499a:	1812      	adds	r2, r2, r0
 800499c:	eb41 0303 	adc.w	r3, r1, r3
 80049a0:	f04f 0400 	mov.w	r4, #0
 80049a4:	f04f 0500 	mov.w	r5, #0
 80049a8:	00dd      	lsls	r5, r3, #3
 80049aa:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80049ae:	00d4      	lsls	r4, r2, #3
 80049b0:	4622      	mov	r2, r4
 80049b2:	462b      	mov	r3, r5
 80049b4:	1814      	adds	r4, r2, r0
 80049b6:	64bc      	str	r4, [r7, #72]	; 0x48
 80049b8:	414b      	adcs	r3, r1
 80049ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80049bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	4618      	mov	r0, r3
 80049c2:	f04f 0100 	mov.w	r1, #0
 80049c6:	f04f 0200 	mov.w	r2, #0
 80049ca:	f04f 0300 	mov.w	r3, #0
 80049ce:	008b      	lsls	r3, r1, #2
 80049d0:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80049d4:	0082      	lsls	r2, r0, #2
 80049d6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80049da:	f7fc f8ed 	bl	8000bb8 <__aeabi_uldivmod>
 80049de:	4602      	mov	r2, r0
 80049e0:	460b      	mov	r3, r1
 80049e2:	4b2f      	ldr	r3, [pc, #188]	; (8004aa0 <UART_SetConfig+0x38c>)
 80049e4:	fba3 1302 	umull	r1, r3, r3, r2
 80049e8:	095b      	lsrs	r3, r3, #5
 80049ea:	2164      	movs	r1, #100	; 0x64
 80049ec:	fb01 f303 	mul.w	r3, r1, r3
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	011b      	lsls	r3, r3, #4
 80049f4:	3332      	adds	r3, #50	; 0x32
 80049f6:	4a2a      	ldr	r2, [pc, #168]	; (8004aa0 <UART_SetConfig+0x38c>)
 80049f8:	fba2 2303 	umull	r2, r3, r2, r3
 80049fc:	095b      	lsrs	r3, r3, #5
 80049fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a02:	441e      	add	r6, r3
 8004a04:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004a06:	4618      	mov	r0, r3
 8004a08:	f04f 0100 	mov.w	r1, #0
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
 8004a10:	1894      	adds	r4, r2, r2
 8004a12:	603c      	str	r4, [r7, #0]
 8004a14:	415b      	adcs	r3, r3
 8004a16:	607b      	str	r3, [r7, #4]
 8004a18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a1c:	1812      	adds	r2, r2, r0
 8004a1e:	eb41 0303 	adc.w	r3, r1, r3
 8004a22:	f04f 0400 	mov.w	r4, #0
 8004a26:	f04f 0500 	mov.w	r5, #0
 8004a2a:	00dd      	lsls	r5, r3, #3
 8004a2c:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004a30:	00d4      	lsls	r4, r2, #3
 8004a32:	4622      	mov	r2, r4
 8004a34:	462b      	mov	r3, r5
 8004a36:	eb12 0a00 	adds.w	sl, r2, r0
 8004a3a:	eb43 0b01 	adc.w	fp, r3, r1
 8004a3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a40:	685b      	ldr	r3, [r3, #4]
 8004a42:	4618      	mov	r0, r3
 8004a44:	f04f 0100 	mov.w	r1, #0
 8004a48:	f04f 0200 	mov.w	r2, #0
 8004a4c:	f04f 0300 	mov.w	r3, #0
 8004a50:	008b      	lsls	r3, r1, #2
 8004a52:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004a56:	0082      	lsls	r2, r0, #2
 8004a58:	4650      	mov	r0, sl
 8004a5a:	4659      	mov	r1, fp
 8004a5c:	f7fc f8ac 	bl	8000bb8 <__aeabi_uldivmod>
 8004a60:	4602      	mov	r2, r0
 8004a62:	460b      	mov	r3, r1
 8004a64:	4b0e      	ldr	r3, [pc, #56]	; (8004aa0 <UART_SetConfig+0x38c>)
 8004a66:	fba3 1302 	umull	r1, r3, r3, r2
 8004a6a:	095b      	lsrs	r3, r3, #5
 8004a6c:	2164      	movs	r1, #100	; 0x64
 8004a6e:	fb01 f303 	mul.w	r3, r1, r3
 8004a72:	1ad3      	subs	r3, r2, r3
 8004a74:	011b      	lsls	r3, r3, #4
 8004a76:	3332      	adds	r3, #50	; 0x32
 8004a78:	4a09      	ldr	r2, [pc, #36]	; (8004aa0 <UART_SetConfig+0x38c>)
 8004a7a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7e:	095b      	lsrs	r3, r3, #5
 8004a80:	f003 020f 	and.w	r2, r3, #15
 8004a84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	4432      	add	r2, r6
 8004a8a:	609a      	str	r2, [r3, #8]
}
 8004a8c:	bf00      	nop
 8004a8e:	377c      	adds	r7, #124	; 0x7c
 8004a90:	46bd      	mov	sp, r7
 8004a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a96:	bf00      	nop
 8004a98:	40011000 	.word	0x40011000
 8004a9c:	40011400 	.word	0x40011400
 8004aa0:	51eb851f 	.word	0x51eb851f

08004aa4 <__errno>:
 8004aa4:	4b01      	ldr	r3, [pc, #4]	; (8004aac <__errno+0x8>)
 8004aa6:	6818      	ldr	r0, [r3, #0]
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	20000010 	.word	0x20000010

08004ab0 <__libc_init_array>:
 8004ab0:	b570      	push	{r4, r5, r6, lr}
 8004ab2:	4d0d      	ldr	r5, [pc, #52]	; (8004ae8 <__libc_init_array+0x38>)
 8004ab4:	4c0d      	ldr	r4, [pc, #52]	; (8004aec <__libc_init_array+0x3c>)
 8004ab6:	1b64      	subs	r4, r4, r5
 8004ab8:	10a4      	asrs	r4, r4, #2
 8004aba:	2600      	movs	r6, #0
 8004abc:	42a6      	cmp	r6, r4
 8004abe:	d109      	bne.n	8004ad4 <__libc_init_array+0x24>
 8004ac0:	4d0b      	ldr	r5, [pc, #44]	; (8004af0 <__libc_init_array+0x40>)
 8004ac2:	4c0c      	ldr	r4, [pc, #48]	; (8004af4 <__libc_init_array+0x44>)
 8004ac4:	f002 feb4 	bl	8007830 <_init>
 8004ac8:	1b64      	subs	r4, r4, r5
 8004aca:	10a4      	asrs	r4, r4, #2
 8004acc:	2600      	movs	r6, #0
 8004ace:	42a6      	cmp	r6, r4
 8004ad0:	d105      	bne.n	8004ade <__libc_init_array+0x2e>
 8004ad2:	bd70      	pop	{r4, r5, r6, pc}
 8004ad4:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ad8:	4798      	blx	r3
 8004ada:	3601      	adds	r6, #1
 8004adc:	e7ee      	b.n	8004abc <__libc_init_array+0xc>
 8004ade:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ae2:	4798      	blx	r3
 8004ae4:	3601      	adds	r6, #1
 8004ae6:	e7f2      	b.n	8004ace <__libc_init_array+0x1e>
 8004ae8:	08007c5c 	.word	0x08007c5c
 8004aec:	08007c5c 	.word	0x08007c5c
 8004af0:	08007c5c 	.word	0x08007c5c
 8004af4:	08007c60 	.word	0x08007c60

08004af8 <memcpy>:
 8004af8:	440a      	add	r2, r1
 8004afa:	4291      	cmp	r1, r2
 8004afc:	f100 33ff 	add.w	r3, r0, #4294967295
 8004b00:	d100      	bne.n	8004b04 <memcpy+0xc>
 8004b02:	4770      	bx	lr
 8004b04:	b510      	push	{r4, lr}
 8004b06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004b0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004b0e:	4291      	cmp	r1, r2
 8004b10:	d1f9      	bne.n	8004b06 <memcpy+0xe>
 8004b12:	bd10      	pop	{r4, pc}

08004b14 <memset>:
 8004b14:	4402      	add	r2, r0
 8004b16:	4603      	mov	r3, r0
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	d100      	bne.n	8004b1e <memset+0xa>
 8004b1c:	4770      	bx	lr
 8004b1e:	f803 1b01 	strb.w	r1, [r3], #1
 8004b22:	e7f9      	b.n	8004b18 <memset+0x4>

08004b24 <__cvt>:
 8004b24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b28:	ec55 4b10 	vmov	r4, r5, d0
 8004b2c:	2d00      	cmp	r5, #0
 8004b2e:	460e      	mov	r6, r1
 8004b30:	4619      	mov	r1, r3
 8004b32:	462b      	mov	r3, r5
 8004b34:	bfbb      	ittet	lt
 8004b36:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004b3a:	461d      	movlt	r5, r3
 8004b3c:	2300      	movge	r3, #0
 8004b3e:	232d      	movlt	r3, #45	; 0x2d
 8004b40:	700b      	strb	r3, [r1, #0]
 8004b42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b44:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b48:	4691      	mov	r9, r2
 8004b4a:	f023 0820 	bic.w	r8, r3, #32
 8004b4e:	bfbc      	itt	lt
 8004b50:	4622      	movlt	r2, r4
 8004b52:	4614      	movlt	r4, r2
 8004b54:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b58:	d005      	beq.n	8004b66 <__cvt+0x42>
 8004b5a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004b5e:	d100      	bne.n	8004b62 <__cvt+0x3e>
 8004b60:	3601      	adds	r6, #1
 8004b62:	2102      	movs	r1, #2
 8004b64:	e000      	b.n	8004b68 <__cvt+0x44>
 8004b66:	2103      	movs	r1, #3
 8004b68:	ab03      	add	r3, sp, #12
 8004b6a:	9301      	str	r3, [sp, #4]
 8004b6c:	ab02      	add	r3, sp, #8
 8004b6e:	9300      	str	r3, [sp, #0]
 8004b70:	ec45 4b10 	vmov	d0, r4, r5
 8004b74:	4653      	mov	r3, sl
 8004b76:	4632      	mov	r2, r6
 8004b78:	f000 fcea 	bl	8005550 <_dtoa_r>
 8004b7c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b80:	4607      	mov	r7, r0
 8004b82:	d102      	bne.n	8004b8a <__cvt+0x66>
 8004b84:	f019 0f01 	tst.w	r9, #1
 8004b88:	d022      	beq.n	8004bd0 <__cvt+0xac>
 8004b8a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b8e:	eb07 0906 	add.w	r9, r7, r6
 8004b92:	d110      	bne.n	8004bb6 <__cvt+0x92>
 8004b94:	783b      	ldrb	r3, [r7, #0]
 8004b96:	2b30      	cmp	r3, #48	; 0x30
 8004b98:	d10a      	bne.n	8004bb0 <__cvt+0x8c>
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	4620      	mov	r0, r4
 8004ba0:	4629      	mov	r1, r5
 8004ba2:	f7fb ff99 	bl	8000ad8 <__aeabi_dcmpeq>
 8004ba6:	b918      	cbnz	r0, 8004bb0 <__cvt+0x8c>
 8004ba8:	f1c6 0601 	rsb	r6, r6, #1
 8004bac:	f8ca 6000 	str.w	r6, [sl]
 8004bb0:	f8da 3000 	ldr.w	r3, [sl]
 8004bb4:	4499      	add	r9, r3
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	2300      	movs	r3, #0
 8004bba:	4620      	mov	r0, r4
 8004bbc:	4629      	mov	r1, r5
 8004bbe:	f7fb ff8b 	bl	8000ad8 <__aeabi_dcmpeq>
 8004bc2:	b108      	cbz	r0, 8004bc8 <__cvt+0xa4>
 8004bc4:	f8cd 900c 	str.w	r9, [sp, #12]
 8004bc8:	2230      	movs	r2, #48	; 0x30
 8004bca:	9b03      	ldr	r3, [sp, #12]
 8004bcc:	454b      	cmp	r3, r9
 8004bce:	d307      	bcc.n	8004be0 <__cvt+0xbc>
 8004bd0:	9b03      	ldr	r3, [sp, #12]
 8004bd2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bd4:	1bdb      	subs	r3, r3, r7
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	6013      	str	r3, [r2, #0]
 8004bda:	b004      	add	sp, #16
 8004bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004be0:	1c59      	adds	r1, r3, #1
 8004be2:	9103      	str	r1, [sp, #12]
 8004be4:	701a      	strb	r2, [r3, #0]
 8004be6:	e7f0      	b.n	8004bca <__cvt+0xa6>

08004be8 <__exponent>:
 8004be8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004bea:	4603      	mov	r3, r0
 8004bec:	2900      	cmp	r1, #0
 8004bee:	bfb8      	it	lt
 8004bf0:	4249      	neglt	r1, r1
 8004bf2:	f803 2b02 	strb.w	r2, [r3], #2
 8004bf6:	bfb4      	ite	lt
 8004bf8:	222d      	movlt	r2, #45	; 0x2d
 8004bfa:	222b      	movge	r2, #43	; 0x2b
 8004bfc:	2909      	cmp	r1, #9
 8004bfe:	7042      	strb	r2, [r0, #1]
 8004c00:	dd2a      	ble.n	8004c58 <__exponent+0x70>
 8004c02:	f10d 0407 	add.w	r4, sp, #7
 8004c06:	46a4      	mov	ip, r4
 8004c08:	270a      	movs	r7, #10
 8004c0a:	46a6      	mov	lr, r4
 8004c0c:	460a      	mov	r2, r1
 8004c0e:	fb91 f6f7 	sdiv	r6, r1, r7
 8004c12:	fb07 1516 	mls	r5, r7, r6, r1
 8004c16:	3530      	adds	r5, #48	; 0x30
 8004c18:	2a63      	cmp	r2, #99	; 0x63
 8004c1a:	f104 34ff 	add.w	r4, r4, #4294967295
 8004c1e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004c22:	4631      	mov	r1, r6
 8004c24:	dcf1      	bgt.n	8004c0a <__exponent+0x22>
 8004c26:	3130      	adds	r1, #48	; 0x30
 8004c28:	f1ae 0502 	sub.w	r5, lr, #2
 8004c2c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004c30:	1c44      	adds	r4, r0, #1
 8004c32:	4629      	mov	r1, r5
 8004c34:	4561      	cmp	r1, ip
 8004c36:	d30a      	bcc.n	8004c4e <__exponent+0x66>
 8004c38:	f10d 0209 	add.w	r2, sp, #9
 8004c3c:	eba2 020e 	sub.w	r2, r2, lr
 8004c40:	4565      	cmp	r5, ip
 8004c42:	bf88      	it	hi
 8004c44:	2200      	movhi	r2, #0
 8004c46:	4413      	add	r3, r2
 8004c48:	1a18      	subs	r0, r3, r0
 8004c4a:	b003      	add	sp, #12
 8004c4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c52:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004c56:	e7ed      	b.n	8004c34 <__exponent+0x4c>
 8004c58:	2330      	movs	r3, #48	; 0x30
 8004c5a:	3130      	adds	r1, #48	; 0x30
 8004c5c:	7083      	strb	r3, [r0, #2]
 8004c5e:	70c1      	strb	r1, [r0, #3]
 8004c60:	1d03      	adds	r3, r0, #4
 8004c62:	e7f1      	b.n	8004c48 <__exponent+0x60>

08004c64 <_printf_float>:
 8004c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c68:	ed2d 8b02 	vpush	{d8}
 8004c6c:	b08d      	sub	sp, #52	; 0x34
 8004c6e:	460c      	mov	r4, r1
 8004c70:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004c74:	4616      	mov	r6, r2
 8004c76:	461f      	mov	r7, r3
 8004c78:	4605      	mov	r5, r0
 8004c7a:	f001 fa55 	bl	8006128 <_localeconv_r>
 8004c7e:	f8d0 a000 	ldr.w	sl, [r0]
 8004c82:	4650      	mov	r0, sl
 8004c84:	f7fb faac 	bl	80001e0 <strlen>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	930a      	str	r3, [sp, #40]	; 0x28
 8004c8c:	6823      	ldr	r3, [r4, #0]
 8004c8e:	9305      	str	r3, [sp, #20]
 8004c90:	f8d8 3000 	ldr.w	r3, [r8]
 8004c94:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004c98:	3307      	adds	r3, #7
 8004c9a:	f023 0307 	bic.w	r3, r3, #7
 8004c9e:	f103 0208 	add.w	r2, r3, #8
 8004ca2:	f8c8 2000 	str.w	r2, [r8]
 8004ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004caa:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004cae:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004cb2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004cb6:	9307      	str	r3, [sp, #28]
 8004cb8:	f8cd 8018 	str.w	r8, [sp, #24]
 8004cbc:	ee08 0a10 	vmov	s16, r0
 8004cc0:	4b9f      	ldr	r3, [pc, #636]	; (8004f40 <_printf_float+0x2dc>)
 8004cc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cc6:	f04f 32ff 	mov.w	r2, #4294967295
 8004cca:	f7fb ff37 	bl	8000b3c <__aeabi_dcmpun>
 8004cce:	bb88      	cbnz	r0, 8004d34 <_printf_float+0xd0>
 8004cd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004cd4:	4b9a      	ldr	r3, [pc, #616]	; (8004f40 <_printf_float+0x2dc>)
 8004cd6:	f04f 32ff 	mov.w	r2, #4294967295
 8004cda:	f7fb ff11 	bl	8000b00 <__aeabi_dcmple>
 8004cde:	bb48      	cbnz	r0, 8004d34 <_printf_float+0xd0>
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	4640      	mov	r0, r8
 8004ce6:	4649      	mov	r1, r9
 8004ce8:	f7fb ff00 	bl	8000aec <__aeabi_dcmplt>
 8004cec:	b110      	cbz	r0, 8004cf4 <_printf_float+0x90>
 8004cee:	232d      	movs	r3, #45	; 0x2d
 8004cf0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cf4:	4b93      	ldr	r3, [pc, #588]	; (8004f44 <_printf_float+0x2e0>)
 8004cf6:	4894      	ldr	r0, [pc, #592]	; (8004f48 <_printf_float+0x2e4>)
 8004cf8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004cfc:	bf94      	ite	ls
 8004cfe:	4698      	movls	r8, r3
 8004d00:	4680      	movhi	r8, r0
 8004d02:	2303      	movs	r3, #3
 8004d04:	6123      	str	r3, [r4, #16]
 8004d06:	9b05      	ldr	r3, [sp, #20]
 8004d08:	f023 0204 	bic.w	r2, r3, #4
 8004d0c:	6022      	str	r2, [r4, #0]
 8004d0e:	f04f 0900 	mov.w	r9, #0
 8004d12:	9700      	str	r7, [sp, #0]
 8004d14:	4633      	mov	r3, r6
 8004d16:	aa0b      	add	r2, sp, #44	; 0x2c
 8004d18:	4621      	mov	r1, r4
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	f000 f9d8 	bl	80050d0 <_printf_common>
 8004d20:	3001      	adds	r0, #1
 8004d22:	f040 8090 	bne.w	8004e46 <_printf_float+0x1e2>
 8004d26:	f04f 30ff 	mov.w	r0, #4294967295
 8004d2a:	b00d      	add	sp, #52	; 0x34
 8004d2c:	ecbd 8b02 	vpop	{d8}
 8004d30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004d34:	4642      	mov	r2, r8
 8004d36:	464b      	mov	r3, r9
 8004d38:	4640      	mov	r0, r8
 8004d3a:	4649      	mov	r1, r9
 8004d3c:	f7fb fefe 	bl	8000b3c <__aeabi_dcmpun>
 8004d40:	b140      	cbz	r0, 8004d54 <_printf_float+0xf0>
 8004d42:	464b      	mov	r3, r9
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	bfbc      	itt	lt
 8004d48:	232d      	movlt	r3, #45	; 0x2d
 8004d4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004d4e:	487f      	ldr	r0, [pc, #508]	; (8004f4c <_printf_float+0x2e8>)
 8004d50:	4b7f      	ldr	r3, [pc, #508]	; (8004f50 <_printf_float+0x2ec>)
 8004d52:	e7d1      	b.n	8004cf8 <_printf_float+0x94>
 8004d54:	6863      	ldr	r3, [r4, #4]
 8004d56:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004d5a:	9206      	str	r2, [sp, #24]
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	d13f      	bne.n	8004de0 <_printf_float+0x17c>
 8004d60:	2306      	movs	r3, #6
 8004d62:	6063      	str	r3, [r4, #4]
 8004d64:	9b05      	ldr	r3, [sp, #20]
 8004d66:	6861      	ldr	r1, [r4, #4]
 8004d68:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	9303      	str	r3, [sp, #12]
 8004d70:	ab0a      	add	r3, sp, #40	; 0x28
 8004d72:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004d76:	ab09      	add	r3, sp, #36	; 0x24
 8004d78:	ec49 8b10 	vmov	d0, r8, r9
 8004d7c:	9300      	str	r3, [sp, #0]
 8004d7e:	6022      	str	r2, [r4, #0]
 8004d80:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d84:	4628      	mov	r0, r5
 8004d86:	f7ff fecd 	bl	8004b24 <__cvt>
 8004d8a:	9b06      	ldr	r3, [sp, #24]
 8004d8c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d8e:	2b47      	cmp	r3, #71	; 0x47
 8004d90:	4680      	mov	r8, r0
 8004d92:	d108      	bne.n	8004da6 <_printf_float+0x142>
 8004d94:	1cc8      	adds	r0, r1, #3
 8004d96:	db02      	blt.n	8004d9e <_printf_float+0x13a>
 8004d98:	6863      	ldr	r3, [r4, #4]
 8004d9a:	4299      	cmp	r1, r3
 8004d9c:	dd41      	ble.n	8004e22 <_printf_float+0x1be>
 8004d9e:	f1ab 0b02 	sub.w	fp, fp, #2
 8004da2:	fa5f fb8b 	uxtb.w	fp, fp
 8004da6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004daa:	d820      	bhi.n	8004dee <_printf_float+0x18a>
 8004dac:	3901      	subs	r1, #1
 8004dae:	465a      	mov	r2, fp
 8004db0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004db4:	9109      	str	r1, [sp, #36]	; 0x24
 8004db6:	f7ff ff17 	bl	8004be8 <__exponent>
 8004dba:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004dbc:	1813      	adds	r3, r2, r0
 8004dbe:	2a01      	cmp	r2, #1
 8004dc0:	4681      	mov	r9, r0
 8004dc2:	6123      	str	r3, [r4, #16]
 8004dc4:	dc02      	bgt.n	8004dcc <_printf_float+0x168>
 8004dc6:	6822      	ldr	r2, [r4, #0]
 8004dc8:	07d2      	lsls	r2, r2, #31
 8004dca:	d501      	bpl.n	8004dd0 <_printf_float+0x16c>
 8004dcc:	3301      	adds	r3, #1
 8004dce:	6123      	str	r3, [r4, #16]
 8004dd0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d09c      	beq.n	8004d12 <_printf_float+0xae>
 8004dd8:	232d      	movs	r3, #45	; 0x2d
 8004dda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004dde:	e798      	b.n	8004d12 <_printf_float+0xae>
 8004de0:	9a06      	ldr	r2, [sp, #24]
 8004de2:	2a47      	cmp	r2, #71	; 0x47
 8004de4:	d1be      	bne.n	8004d64 <_printf_float+0x100>
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1bc      	bne.n	8004d64 <_printf_float+0x100>
 8004dea:	2301      	movs	r3, #1
 8004dec:	e7b9      	b.n	8004d62 <_printf_float+0xfe>
 8004dee:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004df2:	d118      	bne.n	8004e26 <_printf_float+0x1c2>
 8004df4:	2900      	cmp	r1, #0
 8004df6:	6863      	ldr	r3, [r4, #4]
 8004df8:	dd0b      	ble.n	8004e12 <_printf_float+0x1ae>
 8004dfa:	6121      	str	r1, [r4, #16]
 8004dfc:	b913      	cbnz	r3, 8004e04 <_printf_float+0x1a0>
 8004dfe:	6822      	ldr	r2, [r4, #0]
 8004e00:	07d0      	lsls	r0, r2, #31
 8004e02:	d502      	bpl.n	8004e0a <_printf_float+0x1a6>
 8004e04:	3301      	adds	r3, #1
 8004e06:	440b      	add	r3, r1
 8004e08:	6123      	str	r3, [r4, #16]
 8004e0a:	65a1      	str	r1, [r4, #88]	; 0x58
 8004e0c:	f04f 0900 	mov.w	r9, #0
 8004e10:	e7de      	b.n	8004dd0 <_printf_float+0x16c>
 8004e12:	b913      	cbnz	r3, 8004e1a <_printf_float+0x1b6>
 8004e14:	6822      	ldr	r2, [r4, #0]
 8004e16:	07d2      	lsls	r2, r2, #31
 8004e18:	d501      	bpl.n	8004e1e <_printf_float+0x1ba>
 8004e1a:	3302      	adds	r3, #2
 8004e1c:	e7f4      	b.n	8004e08 <_printf_float+0x1a4>
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e7f2      	b.n	8004e08 <_printf_float+0x1a4>
 8004e22:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e28:	4299      	cmp	r1, r3
 8004e2a:	db05      	blt.n	8004e38 <_printf_float+0x1d4>
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	6121      	str	r1, [r4, #16]
 8004e30:	07d8      	lsls	r0, r3, #31
 8004e32:	d5ea      	bpl.n	8004e0a <_printf_float+0x1a6>
 8004e34:	1c4b      	adds	r3, r1, #1
 8004e36:	e7e7      	b.n	8004e08 <_printf_float+0x1a4>
 8004e38:	2900      	cmp	r1, #0
 8004e3a:	bfd4      	ite	le
 8004e3c:	f1c1 0202 	rsble	r2, r1, #2
 8004e40:	2201      	movgt	r2, #1
 8004e42:	4413      	add	r3, r2
 8004e44:	e7e0      	b.n	8004e08 <_printf_float+0x1a4>
 8004e46:	6823      	ldr	r3, [r4, #0]
 8004e48:	055a      	lsls	r2, r3, #21
 8004e4a:	d407      	bmi.n	8004e5c <_printf_float+0x1f8>
 8004e4c:	6923      	ldr	r3, [r4, #16]
 8004e4e:	4642      	mov	r2, r8
 8004e50:	4631      	mov	r1, r6
 8004e52:	4628      	mov	r0, r5
 8004e54:	47b8      	blx	r7
 8004e56:	3001      	adds	r0, #1
 8004e58:	d12c      	bne.n	8004eb4 <_printf_float+0x250>
 8004e5a:	e764      	b.n	8004d26 <_printf_float+0xc2>
 8004e5c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e60:	f240 80e0 	bls.w	8005024 <_printf_float+0x3c0>
 8004e64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e68:	2200      	movs	r2, #0
 8004e6a:	2300      	movs	r3, #0
 8004e6c:	f7fb fe34 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e70:	2800      	cmp	r0, #0
 8004e72:	d034      	beq.n	8004ede <_printf_float+0x27a>
 8004e74:	4a37      	ldr	r2, [pc, #220]	; (8004f54 <_printf_float+0x2f0>)
 8004e76:	2301      	movs	r3, #1
 8004e78:	4631      	mov	r1, r6
 8004e7a:	4628      	mov	r0, r5
 8004e7c:	47b8      	blx	r7
 8004e7e:	3001      	adds	r0, #1
 8004e80:	f43f af51 	beq.w	8004d26 <_printf_float+0xc2>
 8004e84:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e88:	429a      	cmp	r2, r3
 8004e8a:	db02      	blt.n	8004e92 <_printf_float+0x22e>
 8004e8c:	6823      	ldr	r3, [r4, #0]
 8004e8e:	07d8      	lsls	r0, r3, #31
 8004e90:	d510      	bpl.n	8004eb4 <_printf_float+0x250>
 8004e92:	ee18 3a10 	vmov	r3, s16
 8004e96:	4652      	mov	r2, sl
 8004e98:	4631      	mov	r1, r6
 8004e9a:	4628      	mov	r0, r5
 8004e9c:	47b8      	blx	r7
 8004e9e:	3001      	adds	r0, #1
 8004ea0:	f43f af41 	beq.w	8004d26 <_printf_float+0xc2>
 8004ea4:	f04f 0800 	mov.w	r8, #0
 8004ea8:	f104 091a 	add.w	r9, r4, #26
 8004eac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004eae:	3b01      	subs	r3, #1
 8004eb0:	4543      	cmp	r3, r8
 8004eb2:	dc09      	bgt.n	8004ec8 <_printf_float+0x264>
 8004eb4:	6823      	ldr	r3, [r4, #0]
 8004eb6:	079b      	lsls	r3, r3, #30
 8004eb8:	f100 8105 	bmi.w	80050c6 <_printf_float+0x462>
 8004ebc:	68e0      	ldr	r0, [r4, #12]
 8004ebe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004ec0:	4298      	cmp	r0, r3
 8004ec2:	bfb8      	it	lt
 8004ec4:	4618      	movlt	r0, r3
 8004ec6:	e730      	b.n	8004d2a <_printf_float+0xc6>
 8004ec8:	2301      	movs	r3, #1
 8004eca:	464a      	mov	r2, r9
 8004ecc:	4631      	mov	r1, r6
 8004ece:	4628      	mov	r0, r5
 8004ed0:	47b8      	blx	r7
 8004ed2:	3001      	adds	r0, #1
 8004ed4:	f43f af27 	beq.w	8004d26 <_printf_float+0xc2>
 8004ed8:	f108 0801 	add.w	r8, r8, #1
 8004edc:	e7e6      	b.n	8004eac <_printf_float+0x248>
 8004ede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	dc39      	bgt.n	8004f58 <_printf_float+0x2f4>
 8004ee4:	4a1b      	ldr	r2, [pc, #108]	; (8004f54 <_printf_float+0x2f0>)
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	4631      	mov	r1, r6
 8004eea:	4628      	mov	r0, r5
 8004eec:	47b8      	blx	r7
 8004eee:	3001      	adds	r0, #1
 8004ef0:	f43f af19 	beq.w	8004d26 <_printf_float+0xc2>
 8004ef4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	d102      	bne.n	8004f02 <_printf_float+0x29e>
 8004efc:	6823      	ldr	r3, [r4, #0]
 8004efe:	07d9      	lsls	r1, r3, #31
 8004f00:	d5d8      	bpl.n	8004eb4 <_printf_float+0x250>
 8004f02:	ee18 3a10 	vmov	r3, s16
 8004f06:	4652      	mov	r2, sl
 8004f08:	4631      	mov	r1, r6
 8004f0a:	4628      	mov	r0, r5
 8004f0c:	47b8      	blx	r7
 8004f0e:	3001      	adds	r0, #1
 8004f10:	f43f af09 	beq.w	8004d26 <_printf_float+0xc2>
 8004f14:	f04f 0900 	mov.w	r9, #0
 8004f18:	f104 0a1a 	add.w	sl, r4, #26
 8004f1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f1e:	425b      	negs	r3, r3
 8004f20:	454b      	cmp	r3, r9
 8004f22:	dc01      	bgt.n	8004f28 <_printf_float+0x2c4>
 8004f24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f26:	e792      	b.n	8004e4e <_printf_float+0x1ea>
 8004f28:	2301      	movs	r3, #1
 8004f2a:	4652      	mov	r2, sl
 8004f2c:	4631      	mov	r1, r6
 8004f2e:	4628      	mov	r0, r5
 8004f30:	47b8      	blx	r7
 8004f32:	3001      	adds	r0, #1
 8004f34:	f43f aef7 	beq.w	8004d26 <_printf_float+0xc2>
 8004f38:	f109 0901 	add.w	r9, r9, #1
 8004f3c:	e7ee      	b.n	8004f1c <_printf_float+0x2b8>
 8004f3e:	bf00      	nop
 8004f40:	7fefffff 	.word	0x7fefffff
 8004f44:	08007874 	.word	0x08007874
 8004f48:	08007878 	.word	0x08007878
 8004f4c:	08007880 	.word	0x08007880
 8004f50:	0800787c 	.word	0x0800787c
 8004f54:	08007884 	.word	0x08007884
 8004f58:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f5a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	bfa8      	it	ge
 8004f60:	461a      	movge	r2, r3
 8004f62:	2a00      	cmp	r2, #0
 8004f64:	4691      	mov	r9, r2
 8004f66:	dc37      	bgt.n	8004fd8 <_printf_float+0x374>
 8004f68:	f04f 0b00 	mov.w	fp, #0
 8004f6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f70:	f104 021a 	add.w	r2, r4, #26
 8004f74:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f76:	9305      	str	r3, [sp, #20]
 8004f78:	eba3 0309 	sub.w	r3, r3, r9
 8004f7c:	455b      	cmp	r3, fp
 8004f7e:	dc33      	bgt.n	8004fe8 <_printf_float+0x384>
 8004f80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f84:	429a      	cmp	r2, r3
 8004f86:	db3b      	blt.n	8005000 <_printf_float+0x39c>
 8004f88:	6823      	ldr	r3, [r4, #0]
 8004f8a:	07da      	lsls	r2, r3, #31
 8004f8c:	d438      	bmi.n	8005000 <_printf_float+0x39c>
 8004f8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f90:	9b05      	ldr	r3, [sp, #20]
 8004f92:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f94:	1ad3      	subs	r3, r2, r3
 8004f96:	eba2 0901 	sub.w	r9, r2, r1
 8004f9a:	4599      	cmp	r9, r3
 8004f9c:	bfa8      	it	ge
 8004f9e:	4699      	movge	r9, r3
 8004fa0:	f1b9 0f00 	cmp.w	r9, #0
 8004fa4:	dc35      	bgt.n	8005012 <_printf_float+0x3ae>
 8004fa6:	f04f 0800 	mov.w	r8, #0
 8004faa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004fae:	f104 0a1a 	add.w	sl, r4, #26
 8004fb2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004fb6:	1a9b      	subs	r3, r3, r2
 8004fb8:	eba3 0309 	sub.w	r3, r3, r9
 8004fbc:	4543      	cmp	r3, r8
 8004fbe:	f77f af79 	ble.w	8004eb4 <_printf_float+0x250>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	4652      	mov	r2, sl
 8004fc6:	4631      	mov	r1, r6
 8004fc8:	4628      	mov	r0, r5
 8004fca:	47b8      	blx	r7
 8004fcc:	3001      	adds	r0, #1
 8004fce:	f43f aeaa 	beq.w	8004d26 <_printf_float+0xc2>
 8004fd2:	f108 0801 	add.w	r8, r8, #1
 8004fd6:	e7ec      	b.n	8004fb2 <_printf_float+0x34e>
 8004fd8:	4613      	mov	r3, r2
 8004fda:	4631      	mov	r1, r6
 8004fdc:	4642      	mov	r2, r8
 8004fde:	4628      	mov	r0, r5
 8004fe0:	47b8      	blx	r7
 8004fe2:	3001      	adds	r0, #1
 8004fe4:	d1c0      	bne.n	8004f68 <_printf_float+0x304>
 8004fe6:	e69e      	b.n	8004d26 <_printf_float+0xc2>
 8004fe8:	2301      	movs	r3, #1
 8004fea:	4631      	mov	r1, r6
 8004fec:	4628      	mov	r0, r5
 8004fee:	9205      	str	r2, [sp, #20]
 8004ff0:	47b8      	blx	r7
 8004ff2:	3001      	adds	r0, #1
 8004ff4:	f43f ae97 	beq.w	8004d26 <_printf_float+0xc2>
 8004ff8:	9a05      	ldr	r2, [sp, #20]
 8004ffa:	f10b 0b01 	add.w	fp, fp, #1
 8004ffe:	e7b9      	b.n	8004f74 <_printf_float+0x310>
 8005000:	ee18 3a10 	vmov	r3, s16
 8005004:	4652      	mov	r2, sl
 8005006:	4631      	mov	r1, r6
 8005008:	4628      	mov	r0, r5
 800500a:	47b8      	blx	r7
 800500c:	3001      	adds	r0, #1
 800500e:	d1be      	bne.n	8004f8e <_printf_float+0x32a>
 8005010:	e689      	b.n	8004d26 <_printf_float+0xc2>
 8005012:	9a05      	ldr	r2, [sp, #20]
 8005014:	464b      	mov	r3, r9
 8005016:	4442      	add	r2, r8
 8005018:	4631      	mov	r1, r6
 800501a:	4628      	mov	r0, r5
 800501c:	47b8      	blx	r7
 800501e:	3001      	adds	r0, #1
 8005020:	d1c1      	bne.n	8004fa6 <_printf_float+0x342>
 8005022:	e680      	b.n	8004d26 <_printf_float+0xc2>
 8005024:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005026:	2a01      	cmp	r2, #1
 8005028:	dc01      	bgt.n	800502e <_printf_float+0x3ca>
 800502a:	07db      	lsls	r3, r3, #31
 800502c:	d538      	bpl.n	80050a0 <_printf_float+0x43c>
 800502e:	2301      	movs	r3, #1
 8005030:	4642      	mov	r2, r8
 8005032:	4631      	mov	r1, r6
 8005034:	4628      	mov	r0, r5
 8005036:	47b8      	blx	r7
 8005038:	3001      	adds	r0, #1
 800503a:	f43f ae74 	beq.w	8004d26 <_printf_float+0xc2>
 800503e:	ee18 3a10 	vmov	r3, s16
 8005042:	4652      	mov	r2, sl
 8005044:	4631      	mov	r1, r6
 8005046:	4628      	mov	r0, r5
 8005048:	47b8      	blx	r7
 800504a:	3001      	adds	r0, #1
 800504c:	f43f ae6b 	beq.w	8004d26 <_printf_float+0xc2>
 8005050:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005054:	2200      	movs	r2, #0
 8005056:	2300      	movs	r3, #0
 8005058:	f7fb fd3e 	bl	8000ad8 <__aeabi_dcmpeq>
 800505c:	b9d8      	cbnz	r0, 8005096 <_printf_float+0x432>
 800505e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005060:	f108 0201 	add.w	r2, r8, #1
 8005064:	3b01      	subs	r3, #1
 8005066:	4631      	mov	r1, r6
 8005068:	4628      	mov	r0, r5
 800506a:	47b8      	blx	r7
 800506c:	3001      	adds	r0, #1
 800506e:	d10e      	bne.n	800508e <_printf_float+0x42a>
 8005070:	e659      	b.n	8004d26 <_printf_float+0xc2>
 8005072:	2301      	movs	r3, #1
 8005074:	4652      	mov	r2, sl
 8005076:	4631      	mov	r1, r6
 8005078:	4628      	mov	r0, r5
 800507a:	47b8      	blx	r7
 800507c:	3001      	adds	r0, #1
 800507e:	f43f ae52 	beq.w	8004d26 <_printf_float+0xc2>
 8005082:	f108 0801 	add.w	r8, r8, #1
 8005086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005088:	3b01      	subs	r3, #1
 800508a:	4543      	cmp	r3, r8
 800508c:	dcf1      	bgt.n	8005072 <_printf_float+0x40e>
 800508e:	464b      	mov	r3, r9
 8005090:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005094:	e6dc      	b.n	8004e50 <_printf_float+0x1ec>
 8005096:	f04f 0800 	mov.w	r8, #0
 800509a:	f104 0a1a 	add.w	sl, r4, #26
 800509e:	e7f2      	b.n	8005086 <_printf_float+0x422>
 80050a0:	2301      	movs	r3, #1
 80050a2:	4642      	mov	r2, r8
 80050a4:	e7df      	b.n	8005066 <_printf_float+0x402>
 80050a6:	2301      	movs	r3, #1
 80050a8:	464a      	mov	r2, r9
 80050aa:	4631      	mov	r1, r6
 80050ac:	4628      	mov	r0, r5
 80050ae:	47b8      	blx	r7
 80050b0:	3001      	adds	r0, #1
 80050b2:	f43f ae38 	beq.w	8004d26 <_printf_float+0xc2>
 80050b6:	f108 0801 	add.w	r8, r8, #1
 80050ba:	68e3      	ldr	r3, [r4, #12]
 80050bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80050be:	1a5b      	subs	r3, r3, r1
 80050c0:	4543      	cmp	r3, r8
 80050c2:	dcf0      	bgt.n	80050a6 <_printf_float+0x442>
 80050c4:	e6fa      	b.n	8004ebc <_printf_float+0x258>
 80050c6:	f04f 0800 	mov.w	r8, #0
 80050ca:	f104 0919 	add.w	r9, r4, #25
 80050ce:	e7f4      	b.n	80050ba <_printf_float+0x456>

080050d0 <_printf_common>:
 80050d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050d4:	4616      	mov	r6, r2
 80050d6:	4699      	mov	r9, r3
 80050d8:	688a      	ldr	r2, [r1, #8]
 80050da:	690b      	ldr	r3, [r1, #16]
 80050dc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80050e0:	4293      	cmp	r3, r2
 80050e2:	bfb8      	it	lt
 80050e4:	4613      	movlt	r3, r2
 80050e6:	6033      	str	r3, [r6, #0]
 80050e8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050ec:	4607      	mov	r7, r0
 80050ee:	460c      	mov	r4, r1
 80050f0:	b10a      	cbz	r2, 80050f6 <_printf_common+0x26>
 80050f2:	3301      	adds	r3, #1
 80050f4:	6033      	str	r3, [r6, #0]
 80050f6:	6823      	ldr	r3, [r4, #0]
 80050f8:	0699      	lsls	r1, r3, #26
 80050fa:	bf42      	ittt	mi
 80050fc:	6833      	ldrmi	r3, [r6, #0]
 80050fe:	3302      	addmi	r3, #2
 8005100:	6033      	strmi	r3, [r6, #0]
 8005102:	6825      	ldr	r5, [r4, #0]
 8005104:	f015 0506 	ands.w	r5, r5, #6
 8005108:	d106      	bne.n	8005118 <_printf_common+0x48>
 800510a:	f104 0a19 	add.w	sl, r4, #25
 800510e:	68e3      	ldr	r3, [r4, #12]
 8005110:	6832      	ldr	r2, [r6, #0]
 8005112:	1a9b      	subs	r3, r3, r2
 8005114:	42ab      	cmp	r3, r5
 8005116:	dc26      	bgt.n	8005166 <_printf_common+0x96>
 8005118:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800511c:	1e13      	subs	r3, r2, #0
 800511e:	6822      	ldr	r2, [r4, #0]
 8005120:	bf18      	it	ne
 8005122:	2301      	movne	r3, #1
 8005124:	0692      	lsls	r2, r2, #26
 8005126:	d42b      	bmi.n	8005180 <_printf_common+0xb0>
 8005128:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800512c:	4649      	mov	r1, r9
 800512e:	4638      	mov	r0, r7
 8005130:	47c0      	blx	r8
 8005132:	3001      	adds	r0, #1
 8005134:	d01e      	beq.n	8005174 <_printf_common+0xa4>
 8005136:	6823      	ldr	r3, [r4, #0]
 8005138:	68e5      	ldr	r5, [r4, #12]
 800513a:	6832      	ldr	r2, [r6, #0]
 800513c:	f003 0306 	and.w	r3, r3, #6
 8005140:	2b04      	cmp	r3, #4
 8005142:	bf08      	it	eq
 8005144:	1aad      	subeq	r5, r5, r2
 8005146:	68a3      	ldr	r3, [r4, #8]
 8005148:	6922      	ldr	r2, [r4, #16]
 800514a:	bf0c      	ite	eq
 800514c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005150:	2500      	movne	r5, #0
 8005152:	4293      	cmp	r3, r2
 8005154:	bfc4      	itt	gt
 8005156:	1a9b      	subgt	r3, r3, r2
 8005158:	18ed      	addgt	r5, r5, r3
 800515a:	2600      	movs	r6, #0
 800515c:	341a      	adds	r4, #26
 800515e:	42b5      	cmp	r5, r6
 8005160:	d11a      	bne.n	8005198 <_printf_common+0xc8>
 8005162:	2000      	movs	r0, #0
 8005164:	e008      	b.n	8005178 <_printf_common+0xa8>
 8005166:	2301      	movs	r3, #1
 8005168:	4652      	mov	r2, sl
 800516a:	4649      	mov	r1, r9
 800516c:	4638      	mov	r0, r7
 800516e:	47c0      	blx	r8
 8005170:	3001      	adds	r0, #1
 8005172:	d103      	bne.n	800517c <_printf_common+0xac>
 8005174:	f04f 30ff 	mov.w	r0, #4294967295
 8005178:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800517c:	3501      	adds	r5, #1
 800517e:	e7c6      	b.n	800510e <_printf_common+0x3e>
 8005180:	18e1      	adds	r1, r4, r3
 8005182:	1c5a      	adds	r2, r3, #1
 8005184:	2030      	movs	r0, #48	; 0x30
 8005186:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800518a:	4422      	add	r2, r4
 800518c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005190:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005194:	3302      	adds	r3, #2
 8005196:	e7c7      	b.n	8005128 <_printf_common+0x58>
 8005198:	2301      	movs	r3, #1
 800519a:	4622      	mov	r2, r4
 800519c:	4649      	mov	r1, r9
 800519e:	4638      	mov	r0, r7
 80051a0:	47c0      	blx	r8
 80051a2:	3001      	adds	r0, #1
 80051a4:	d0e6      	beq.n	8005174 <_printf_common+0xa4>
 80051a6:	3601      	adds	r6, #1
 80051a8:	e7d9      	b.n	800515e <_printf_common+0x8e>
	...

080051ac <_printf_i>:
 80051ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051b0:	460c      	mov	r4, r1
 80051b2:	4691      	mov	r9, r2
 80051b4:	7e27      	ldrb	r7, [r4, #24]
 80051b6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80051b8:	2f78      	cmp	r7, #120	; 0x78
 80051ba:	4680      	mov	r8, r0
 80051bc:	469a      	mov	sl, r3
 80051be:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80051c2:	d807      	bhi.n	80051d4 <_printf_i+0x28>
 80051c4:	2f62      	cmp	r7, #98	; 0x62
 80051c6:	d80a      	bhi.n	80051de <_printf_i+0x32>
 80051c8:	2f00      	cmp	r7, #0
 80051ca:	f000 80d8 	beq.w	800537e <_printf_i+0x1d2>
 80051ce:	2f58      	cmp	r7, #88	; 0x58
 80051d0:	f000 80a3 	beq.w	800531a <_printf_i+0x16e>
 80051d4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80051d8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80051dc:	e03a      	b.n	8005254 <_printf_i+0xa8>
 80051de:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80051e2:	2b15      	cmp	r3, #21
 80051e4:	d8f6      	bhi.n	80051d4 <_printf_i+0x28>
 80051e6:	a001      	add	r0, pc, #4	; (adr r0, 80051ec <_printf_i+0x40>)
 80051e8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80051ec:	08005245 	.word	0x08005245
 80051f0:	08005259 	.word	0x08005259
 80051f4:	080051d5 	.word	0x080051d5
 80051f8:	080051d5 	.word	0x080051d5
 80051fc:	080051d5 	.word	0x080051d5
 8005200:	080051d5 	.word	0x080051d5
 8005204:	08005259 	.word	0x08005259
 8005208:	080051d5 	.word	0x080051d5
 800520c:	080051d5 	.word	0x080051d5
 8005210:	080051d5 	.word	0x080051d5
 8005214:	080051d5 	.word	0x080051d5
 8005218:	08005365 	.word	0x08005365
 800521c:	08005289 	.word	0x08005289
 8005220:	08005347 	.word	0x08005347
 8005224:	080051d5 	.word	0x080051d5
 8005228:	080051d5 	.word	0x080051d5
 800522c:	08005387 	.word	0x08005387
 8005230:	080051d5 	.word	0x080051d5
 8005234:	08005289 	.word	0x08005289
 8005238:	080051d5 	.word	0x080051d5
 800523c:	080051d5 	.word	0x080051d5
 8005240:	0800534f 	.word	0x0800534f
 8005244:	680b      	ldr	r3, [r1, #0]
 8005246:	1d1a      	adds	r2, r3, #4
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	600a      	str	r2, [r1, #0]
 800524c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005250:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005254:	2301      	movs	r3, #1
 8005256:	e0a3      	b.n	80053a0 <_printf_i+0x1f4>
 8005258:	6825      	ldr	r5, [r4, #0]
 800525a:	6808      	ldr	r0, [r1, #0]
 800525c:	062e      	lsls	r6, r5, #24
 800525e:	f100 0304 	add.w	r3, r0, #4
 8005262:	d50a      	bpl.n	800527a <_printf_i+0xce>
 8005264:	6805      	ldr	r5, [r0, #0]
 8005266:	600b      	str	r3, [r1, #0]
 8005268:	2d00      	cmp	r5, #0
 800526a:	da03      	bge.n	8005274 <_printf_i+0xc8>
 800526c:	232d      	movs	r3, #45	; 0x2d
 800526e:	426d      	negs	r5, r5
 8005270:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005274:	485e      	ldr	r0, [pc, #376]	; (80053f0 <_printf_i+0x244>)
 8005276:	230a      	movs	r3, #10
 8005278:	e019      	b.n	80052ae <_printf_i+0x102>
 800527a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800527e:	6805      	ldr	r5, [r0, #0]
 8005280:	600b      	str	r3, [r1, #0]
 8005282:	bf18      	it	ne
 8005284:	b22d      	sxthne	r5, r5
 8005286:	e7ef      	b.n	8005268 <_printf_i+0xbc>
 8005288:	680b      	ldr	r3, [r1, #0]
 800528a:	6825      	ldr	r5, [r4, #0]
 800528c:	1d18      	adds	r0, r3, #4
 800528e:	6008      	str	r0, [r1, #0]
 8005290:	0628      	lsls	r0, r5, #24
 8005292:	d501      	bpl.n	8005298 <_printf_i+0xec>
 8005294:	681d      	ldr	r5, [r3, #0]
 8005296:	e002      	b.n	800529e <_printf_i+0xf2>
 8005298:	0669      	lsls	r1, r5, #25
 800529a:	d5fb      	bpl.n	8005294 <_printf_i+0xe8>
 800529c:	881d      	ldrh	r5, [r3, #0]
 800529e:	4854      	ldr	r0, [pc, #336]	; (80053f0 <_printf_i+0x244>)
 80052a0:	2f6f      	cmp	r7, #111	; 0x6f
 80052a2:	bf0c      	ite	eq
 80052a4:	2308      	moveq	r3, #8
 80052a6:	230a      	movne	r3, #10
 80052a8:	2100      	movs	r1, #0
 80052aa:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80052ae:	6866      	ldr	r6, [r4, #4]
 80052b0:	60a6      	str	r6, [r4, #8]
 80052b2:	2e00      	cmp	r6, #0
 80052b4:	bfa2      	ittt	ge
 80052b6:	6821      	ldrge	r1, [r4, #0]
 80052b8:	f021 0104 	bicge.w	r1, r1, #4
 80052bc:	6021      	strge	r1, [r4, #0]
 80052be:	b90d      	cbnz	r5, 80052c4 <_printf_i+0x118>
 80052c0:	2e00      	cmp	r6, #0
 80052c2:	d04d      	beq.n	8005360 <_printf_i+0x1b4>
 80052c4:	4616      	mov	r6, r2
 80052c6:	fbb5 f1f3 	udiv	r1, r5, r3
 80052ca:	fb03 5711 	mls	r7, r3, r1, r5
 80052ce:	5dc7      	ldrb	r7, [r0, r7]
 80052d0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052d4:	462f      	mov	r7, r5
 80052d6:	42bb      	cmp	r3, r7
 80052d8:	460d      	mov	r5, r1
 80052da:	d9f4      	bls.n	80052c6 <_printf_i+0x11a>
 80052dc:	2b08      	cmp	r3, #8
 80052de:	d10b      	bne.n	80052f8 <_printf_i+0x14c>
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	07df      	lsls	r7, r3, #31
 80052e4:	d508      	bpl.n	80052f8 <_printf_i+0x14c>
 80052e6:	6923      	ldr	r3, [r4, #16]
 80052e8:	6861      	ldr	r1, [r4, #4]
 80052ea:	4299      	cmp	r1, r3
 80052ec:	bfde      	ittt	le
 80052ee:	2330      	movle	r3, #48	; 0x30
 80052f0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80052f4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80052f8:	1b92      	subs	r2, r2, r6
 80052fa:	6122      	str	r2, [r4, #16]
 80052fc:	f8cd a000 	str.w	sl, [sp]
 8005300:	464b      	mov	r3, r9
 8005302:	aa03      	add	r2, sp, #12
 8005304:	4621      	mov	r1, r4
 8005306:	4640      	mov	r0, r8
 8005308:	f7ff fee2 	bl	80050d0 <_printf_common>
 800530c:	3001      	adds	r0, #1
 800530e:	d14c      	bne.n	80053aa <_printf_i+0x1fe>
 8005310:	f04f 30ff 	mov.w	r0, #4294967295
 8005314:	b004      	add	sp, #16
 8005316:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800531a:	4835      	ldr	r0, [pc, #212]	; (80053f0 <_printf_i+0x244>)
 800531c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005320:	6823      	ldr	r3, [r4, #0]
 8005322:	680e      	ldr	r6, [r1, #0]
 8005324:	061f      	lsls	r7, r3, #24
 8005326:	f856 5b04 	ldr.w	r5, [r6], #4
 800532a:	600e      	str	r6, [r1, #0]
 800532c:	d514      	bpl.n	8005358 <_printf_i+0x1ac>
 800532e:	07d9      	lsls	r1, r3, #31
 8005330:	bf44      	itt	mi
 8005332:	f043 0320 	orrmi.w	r3, r3, #32
 8005336:	6023      	strmi	r3, [r4, #0]
 8005338:	b91d      	cbnz	r5, 8005342 <_printf_i+0x196>
 800533a:	6823      	ldr	r3, [r4, #0]
 800533c:	f023 0320 	bic.w	r3, r3, #32
 8005340:	6023      	str	r3, [r4, #0]
 8005342:	2310      	movs	r3, #16
 8005344:	e7b0      	b.n	80052a8 <_printf_i+0xfc>
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	f043 0320 	orr.w	r3, r3, #32
 800534c:	6023      	str	r3, [r4, #0]
 800534e:	2378      	movs	r3, #120	; 0x78
 8005350:	4828      	ldr	r0, [pc, #160]	; (80053f4 <_printf_i+0x248>)
 8005352:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005356:	e7e3      	b.n	8005320 <_printf_i+0x174>
 8005358:	065e      	lsls	r6, r3, #25
 800535a:	bf48      	it	mi
 800535c:	b2ad      	uxthmi	r5, r5
 800535e:	e7e6      	b.n	800532e <_printf_i+0x182>
 8005360:	4616      	mov	r6, r2
 8005362:	e7bb      	b.n	80052dc <_printf_i+0x130>
 8005364:	680b      	ldr	r3, [r1, #0]
 8005366:	6826      	ldr	r6, [r4, #0]
 8005368:	6960      	ldr	r0, [r4, #20]
 800536a:	1d1d      	adds	r5, r3, #4
 800536c:	600d      	str	r5, [r1, #0]
 800536e:	0635      	lsls	r5, r6, #24
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	d501      	bpl.n	8005378 <_printf_i+0x1cc>
 8005374:	6018      	str	r0, [r3, #0]
 8005376:	e002      	b.n	800537e <_printf_i+0x1d2>
 8005378:	0671      	lsls	r1, r6, #25
 800537a:	d5fb      	bpl.n	8005374 <_printf_i+0x1c8>
 800537c:	8018      	strh	r0, [r3, #0]
 800537e:	2300      	movs	r3, #0
 8005380:	6123      	str	r3, [r4, #16]
 8005382:	4616      	mov	r6, r2
 8005384:	e7ba      	b.n	80052fc <_printf_i+0x150>
 8005386:	680b      	ldr	r3, [r1, #0]
 8005388:	1d1a      	adds	r2, r3, #4
 800538a:	600a      	str	r2, [r1, #0]
 800538c:	681e      	ldr	r6, [r3, #0]
 800538e:	6862      	ldr	r2, [r4, #4]
 8005390:	2100      	movs	r1, #0
 8005392:	4630      	mov	r0, r6
 8005394:	f7fa ff2c 	bl	80001f0 <memchr>
 8005398:	b108      	cbz	r0, 800539e <_printf_i+0x1f2>
 800539a:	1b80      	subs	r0, r0, r6
 800539c:	6060      	str	r0, [r4, #4]
 800539e:	6863      	ldr	r3, [r4, #4]
 80053a0:	6123      	str	r3, [r4, #16]
 80053a2:	2300      	movs	r3, #0
 80053a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053a8:	e7a8      	b.n	80052fc <_printf_i+0x150>
 80053aa:	6923      	ldr	r3, [r4, #16]
 80053ac:	4632      	mov	r2, r6
 80053ae:	4649      	mov	r1, r9
 80053b0:	4640      	mov	r0, r8
 80053b2:	47d0      	blx	sl
 80053b4:	3001      	adds	r0, #1
 80053b6:	d0ab      	beq.n	8005310 <_printf_i+0x164>
 80053b8:	6823      	ldr	r3, [r4, #0]
 80053ba:	079b      	lsls	r3, r3, #30
 80053bc:	d413      	bmi.n	80053e6 <_printf_i+0x23a>
 80053be:	68e0      	ldr	r0, [r4, #12]
 80053c0:	9b03      	ldr	r3, [sp, #12]
 80053c2:	4298      	cmp	r0, r3
 80053c4:	bfb8      	it	lt
 80053c6:	4618      	movlt	r0, r3
 80053c8:	e7a4      	b.n	8005314 <_printf_i+0x168>
 80053ca:	2301      	movs	r3, #1
 80053cc:	4632      	mov	r2, r6
 80053ce:	4649      	mov	r1, r9
 80053d0:	4640      	mov	r0, r8
 80053d2:	47d0      	blx	sl
 80053d4:	3001      	adds	r0, #1
 80053d6:	d09b      	beq.n	8005310 <_printf_i+0x164>
 80053d8:	3501      	adds	r5, #1
 80053da:	68e3      	ldr	r3, [r4, #12]
 80053dc:	9903      	ldr	r1, [sp, #12]
 80053de:	1a5b      	subs	r3, r3, r1
 80053e0:	42ab      	cmp	r3, r5
 80053e2:	dcf2      	bgt.n	80053ca <_printf_i+0x21e>
 80053e4:	e7eb      	b.n	80053be <_printf_i+0x212>
 80053e6:	2500      	movs	r5, #0
 80053e8:	f104 0619 	add.w	r6, r4, #25
 80053ec:	e7f5      	b.n	80053da <_printf_i+0x22e>
 80053ee:	bf00      	nop
 80053f0:	08007886 	.word	0x08007886
 80053f4:	08007897 	.word	0x08007897

080053f8 <siprintf>:
 80053f8:	b40e      	push	{r1, r2, r3}
 80053fa:	b500      	push	{lr}
 80053fc:	b09c      	sub	sp, #112	; 0x70
 80053fe:	ab1d      	add	r3, sp, #116	; 0x74
 8005400:	9002      	str	r0, [sp, #8]
 8005402:	9006      	str	r0, [sp, #24]
 8005404:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005408:	4809      	ldr	r0, [pc, #36]	; (8005430 <siprintf+0x38>)
 800540a:	9107      	str	r1, [sp, #28]
 800540c:	9104      	str	r1, [sp, #16]
 800540e:	4909      	ldr	r1, [pc, #36]	; (8005434 <siprintf+0x3c>)
 8005410:	f853 2b04 	ldr.w	r2, [r3], #4
 8005414:	9105      	str	r1, [sp, #20]
 8005416:	6800      	ldr	r0, [r0, #0]
 8005418:	9301      	str	r3, [sp, #4]
 800541a:	a902      	add	r1, sp, #8
 800541c:	f001 fb24 	bl	8006a68 <_svfiprintf_r>
 8005420:	9b02      	ldr	r3, [sp, #8]
 8005422:	2200      	movs	r2, #0
 8005424:	701a      	strb	r2, [r3, #0]
 8005426:	b01c      	add	sp, #112	; 0x70
 8005428:	f85d eb04 	ldr.w	lr, [sp], #4
 800542c:	b003      	add	sp, #12
 800542e:	4770      	bx	lr
 8005430:	20000010 	.word	0x20000010
 8005434:	ffff0208 	.word	0xffff0208

08005438 <quorem>:
 8005438:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800543c:	6903      	ldr	r3, [r0, #16]
 800543e:	690c      	ldr	r4, [r1, #16]
 8005440:	42a3      	cmp	r3, r4
 8005442:	4607      	mov	r7, r0
 8005444:	f2c0 8081 	blt.w	800554a <quorem+0x112>
 8005448:	3c01      	subs	r4, #1
 800544a:	f101 0814 	add.w	r8, r1, #20
 800544e:	f100 0514 	add.w	r5, r0, #20
 8005452:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005456:	9301      	str	r3, [sp, #4]
 8005458:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800545c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005460:	3301      	adds	r3, #1
 8005462:	429a      	cmp	r2, r3
 8005464:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005468:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800546c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005470:	d331      	bcc.n	80054d6 <quorem+0x9e>
 8005472:	f04f 0e00 	mov.w	lr, #0
 8005476:	4640      	mov	r0, r8
 8005478:	46ac      	mov	ip, r5
 800547a:	46f2      	mov	sl, lr
 800547c:	f850 2b04 	ldr.w	r2, [r0], #4
 8005480:	b293      	uxth	r3, r2
 8005482:	fb06 e303 	mla	r3, r6, r3, lr
 8005486:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800548a:	b29b      	uxth	r3, r3
 800548c:	ebaa 0303 	sub.w	r3, sl, r3
 8005490:	0c12      	lsrs	r2, r2, #16
 8005492:	f8dc a000 	ldr.w	sl, [ip]
 8005496:	fb06 e202 	mla	r2, r6, r2, lr
 800549a:	fa13 f38a 	uxtah	r3, r3, sl
 800549e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80054a2:	fa1f fa82 	uxth.w	sl, r2
 80054a6:	f8dc 2000 	ldr.w	r2, [ip]
 80054aa:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80054ae:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80054b2:	b29b      	uxth	r3, r3
 80054b4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054b8:	4581      	cmp	r9, r0
 80054ba:	f84c 3b04 	str.w	r3, [ip], #4
 80054be:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80054c2:	d2db      	bcs.n	800547c <quorem+0x44>
 80054c4:	f855 300b 	ldr.w	r3, [r5, fp]
 80054c8:	b92b      	cbnz	r3, 80054d6 <quorem+0x9e>
 80054ca:	9b01      	ldr	r3, [sp, #4]
 80054cc:	3b04      	subs	r3, #4
 80054ce:	429d      	cmp	r5, r3
 80054d0:	461a      	mov	r2, r3
 80054d2:	d32e      	bcc.n	8005532 <quorem+0xfa>
 80054d4:	613c      	str	r4, [r7, #16]
 80054d6:	4638      	mov	r0, r7
 80054d8:	f001 f8b0 	bl	800663c <__mcmp>
 80054dc:	2800      	cmp	r0, #0
 80054de:	db24      	blt.n	800552a <quorem+0xf2>
 80054e0:	3601      	adds	r6, #1
 80054e2:	4628      	mov	r0, r5
 80054e4:	f04f 0c00 	mov.w	ip, #0
 80054e8:	f858 2b04 	ldr.w	r2, [r8], #4
 80054ec:	f8d0 e000 	ldr.w	lr, [r0]
 80054f0:	b293      	uxth	r3, r2
 80054f2:	ebac 0303 	sub.w	r3, ip, r3
 80054f6:	0c12      	lsrs	r2, r2, #16
 80054f8:	fa13 f38e 	uxtah	r3, r3, lr
 80054fc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005500:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005504:	b29b      	uxth	r3, r3
 8005506:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800550a:	45c1      	cmp	r9, r8
 800550c:	f840 3b04 	str.w	r3, [r0], #4
 8005510:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005514:	d2e8      	bcs.n	80054e8 <quorem+0xb0>
 8005516:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800551a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800551e:	b922      	cbnz	r2, 800552a <quorem+0xf2>
 8005520:	3b04      	subs	r3, #4
 8005522:	429d      	cmp	r5, r3
 8005524:	461a      	mov	r2, r3
 8005526:	d30a      	bcc.n	800553e <quorem+0x106>
 8005528:	613c      	str	r4, [r7, #16]
 800552a:	4630      	mov	r0, r6
 800552c:	b003      	add	sp, #12
 800552e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005532:	6812      	ldr	r2, [r2, #0]
 8005534:	3b04      	subs	r3, #4
 8005536:	2a00      	cmp	r2, #0
 8005538:	d1cc      	bne.n	80054d4 <quorem+0x9c>
 800553a:	3c01      	subs	r4, #1
 800553c:	e7c7      	b.n	80054ce <quorem+0x96>
 800553e:	6812      	ldr	r2, [r2, #0]
 8005540:	3b04      	subs	r3, #4
 8005542:	2a00      	cmp	r2, #0
 8005544:	d1f0      	bne.n	8005528 <quorem+0xf0>
 8005546:	3c01      	subs	r4, #1
 8005548:	e7eb      	b.n	8005522 <quorem+0xea>
 800554a:	2000      	movs	r0, #0
 800554c:	e7ee      	b.n	800552c <quorem+0xf4>
	...

08005550 <_dtoa_r>:
 8005550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005554:	ed2d 8b02 	vpush	{d8}
 8005558:	ec57 6b10 	vmov	r6, r7, d0
 800555c:	b095      	sub	sp, #84	; 0x54
 800555e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005560:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005564:	9105      	str	r1, [sp, #20]
 8005566:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800556a:	4604      	mov	r4, r0
 800556c:	9209      	str	r2, [sp, #36]	; 0x24
 800556e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005570:	b975      	cbnz	r5, 8005590 <_dtoa_r+0x40>
 8005572:	2010      	movs	r0, #16
 8005574:	f000 fddc 	bl	8006130 <malloc>
 8005578:	4602      	mov	r2, r0
 800557a:	6260      	str	r0, [r4, #36]	; 0x24
 800557c:	b920      	cbnz	r0, 8005588 <_dtoa_r+0x38>
 800557e:	4bb2      	ldr	r3, [pc, #712]	; (8005848 <_dtoa_r+0x2f8>)
 8005580:	21ea      	movs	r1, #234	; 0xea
 8005582:	48b2      	ldr	r0, [pc, #712]	; (800584c <_dtoa_r+0x2fc>)
 8005584:	f001 fb80 	bl	8006c88 <__assert_func>
 8005588:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800558c:	6005      	str	r5, [r0, #0]
 800558e:	60c5      	str	r5, [r0, #12]
 8005590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005592:	6819      	ldr	r1, [r3, #0]
 8005594:	b151      	cbz	r1, 80055ac <_dtoa_r+0x5c>
 8005596:	685a      	ldr	r2, [r3, #4]
 8005598:	604a      	str	r2, [r1, #4]
 800559a:	2301      	movs	r3, #1
 800559c:	4093      	lsls	r3, r2
 800559e:	608b      	str	r3, [r1, #8]
 80055a0:	4620      	mov	r0, r4
 80055a2:	f000 fe0d 	bl	80061c0 <_Bfree>
 80055a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80055a8:	2200      	movs	r2, #0
 80055aa:	601a      	str	r2, [r3, #0]
 80055ac:	1e3b      	subs	r3, r7, #0
 80055ae:	bfb9      	ittee	lt
 80055b0:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80055b4:	9303      	strlt	r3, [sp, #12]
 80055b6:	2300      	movge	r3, #0
 80055b8:	f8c8 3000 	strge.w	r3, [r8]
 80055bc:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80055c0:	4ba3      	ldr	r3, [pc, #652]	; (8005850 <_dtoa_r+0x300>)
 80055c2:	bfbc      	itt	lt
 80055c4:	2201      	movlt	r2, #1
 80055c6:	f8c8 2000 	strlt.w	r2, [r8]
 80055ca:	ea33 0309 	bics.w	r3, r3, r9
 80055ce:	d11b      	bne.n	8005608 <_dtoa_r+0xb8>
 80055d0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80055d2:	f242 730f 	movw	r3, #9999	; 0x270f
 80055d6:	6013      	str	r3, [r2, #0]
 80055d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80055dc:	4333      	orrs	r3, r6
 80055de:	f000 857a 	beq.w	80060d6 <_dtoa_r+0xb86>
 80055e2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80055e4:	b963      	cbnz	r3, 8005600 <_dtoa_r+0xb0>
 80055e6:	4b9b      	ldr	r3, [pc, #620]	; (8005854 <_dtoa_r+0x304>)
 80055e8:	e024      	b.n	8005634 <_dtoa_r+0xe4>
 80055ea:	4b9b      	ldr	r3, [pc, #620]	; (8005858 <_dtoa_r+0x308>)
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	3308      	adds	r3, #8
 80055f0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80055f2:	6013      	str	r3, [r2, #0]
 80055f4:	9800      	ldr	r0, [sp, #0]
 80055f6:	b015      	add	sp, #84	; 0x54
 80055f8:	ecbd 8b02 	vpop	{d8}
 80055fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005600:	4b94      	ldr	r3, [pc, #592]	; (8005854 <_dtoa_r+0x304>)
 8005602:	9300      	str	r3, [sp, #0]
 8005604:	3303      	adds	r3, #3
 8005606:	e7f3      	b.n	80055f0 <_dtoa_r+0xa0>
 8005608:	ed9d 7b02 	vldr	d7, [sp, #8]
 800560c:	2200      	movs	r2, #0
 800560e:	ec51 0b17 	vmov	r0, r1, d7
 8005612:	2300      	movs	r3, #0
 8005614:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8005618:	f7fb fa5e 	bl	8000ad8 <__aeabi_dcmpeq>
 800561c:	4680      	mov	r8, r0
 800561e:	b158      	cbz	r0, 8005638 <_dtoa_r+0xe8>
 8005620:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005622:	2301      	movs	r3, #1
 8005624:	6013      	str	r3, [r2, #0]
 8005626:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005628:	2b00      	cmp	r3, #0
 800562a:	f000 8551 	beq.w	80060d0 <_dtoa_r+0xb80>
 800562e:	488b      	ldr	r0, [pc, #556]	; (800585c <_dtoa_r+0x30c>)
 8005630:	6018      	str	r0, [r3, #0]
 8005632:	1e43      	subs	r3, r0, #1
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	e7dd      	b.n	80055f4 <_dtoa_r+0xa4>
 8005638:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800563c:	aa12      	add	r2, sp, #72	; 0x48
 800563e:	a913      	add	r1, sp, #76	; 0x4c
 8005640:	4620      	mov	r0, r4
 8005642:	f001 f89f 	bl	8006784 <__d2b>
 8005646:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800564a:	4683      	mov	fp, r0
 800564c:	2d00      	cmp	r5, #0
 800564e:	d07c      	beq.n	800574a <_dtoa_r+0x1fa>
 8005650:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005652:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8005656:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800565a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800565e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005662:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005666:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800566a:	4b7d      	ldr	r3, [pc, #500]	; (8005860 <_dtoa_r+0x310>)
 800566c:	2200      	movs	r2, #0
 800566e:	4630      	mov	r0, r6
 8005670:	4639      	mov	r1, r7
 8005672:	f7fa fe11 	bl	8000298 <__aeabi_dsub>
 8005676:	a36e      	add	r3, pc, #440	; (adr r3, 8005830 <_dtoa_r+0x2e0>)
 8005678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567c:	f7fa ffc4 	bl	8000608 <__aeabi_dmul>
 8005680:	a36d      	add	r3, pc, #436	; (adr r3, 8005838 <_dtoa_r+0x2e8>)
 8005682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005686:	f7fa fe09 	bl	800029c <__adddf3>
 800568a:	4606      	mov	r6, r0
 800568c:	4628      	mov	r0, r5
 800568e:	460f      	mov	r7, r1
 8005690:	f7fa ff50 	bl	8000534 <__aeabi_i2d>
 8005694:	a36a      	add	r3, pc, #424	; (adr r3, 8005840 <_dtoa_r+0x2f0>)
 8005696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569a:	f7fa ffb5 	bl	8000608 <__aeabi_dmul>
 800569e:	4602      	mov	r2, r0
 80056a0:	460b      	mov	r3, r1
 80056a2:	4630      	mov	r0, r6
 80056a4:	4639      	mov	r1, r7
 80056a6:	f7fa fdf9 	bl	800029c <__adddf3>
 80056aa:	4606      	mov	r6, r0
 80056ac:	460f      	mov	r7, r1
 80056ae:	f7fb fa5b 	bl	8000b68 <__aeabi_d2iz>
 80056b2:	2200      	movs	r2, #0
 80056b4:	4682      	mov	sl, r0
 80056b6:	2300      	movs	r3, #0
 80056b8:	4630      	mov	r0, r6
 80056ba:	4639      	mov	r1, r7
 80056bc:	f7fb fa16 	bl	8000aec <__aeabi_dcmplt>
 80056c0:	b148      	cbz	r0, 80056d6 <_dtoa_r+0x186>
 80056c2:	4650      	mov	r0, sl
 80056c4:	f7fa ff36 	bl	8000534 <__aeabi_i2d>
 80056c8:	4632      	mov	r2, r6
 80056ca:	463b      	mov	r3, r7
 80056cc:	f7fb fa04 	bl	8000ad8 <__aeabi_dcmpeq>
 80056d0:	b908      	cbnz	r0, 80056d6 <_dtoa_r+0x186>
 80056d2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056d6:	f1ba 0f16 	cmp.w	sl, #22
 80056da:	d854      	bhi.n	8005786 <_dtoa_r+0x236>
 80056dc:	4b61      	ldr	r3, [pc, #388]	; (8005864 <_dtoa_r+0x314>)
 80056de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80056e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80056ea:	f7fb f9ff 	bl	8000aec <__aeabi_dcmplt>
 80056ee:	2800      	cmp	r0, #0
 80056f0:	d04b      	beq.n	800578a <_dtoa_r+0x23a>
 80056f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80056f6:	2300      	movs	r3, #0
 80056f8:	930e      	str	r3, [sp, #56]	; 0x38
 80056fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056fc:	1b5d      	subs	r5, r3, r5
 80056fe:	1e6b      	subs	r3, r5, #1
 8005700:	9304      	str	r3, [sp, #16]
 8005702:	bf43      	ittte	mi
 8005704:	2300      	movmi	r3, #0
 8005706:	f1c5 0801 	rsbmi	r8, r5, #1
 800570a:	9304      	strmi	r3, [sp, #16]
 800570c:	f04f 0800 	movpl.w	r8, #0
 8005710:	f1ba 0f00 	cmp.w	sl, #0
 8005714:	db3b      	blt.n	800578e <_dtoa_r+0x23e>
 8005716:	9b04      	ldr	r3, [sp, #16]
 8005718:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800571c:	4453      	add	r3, sl
 800571e:	9304      	str	r3, [sp, #16]
 8005720:	2300      	movs	r3, #0
 8005722:	9306      	str	r3, [sp, #24]
 8005724:	9b05      	ldr	r3, [sp, #20]
 8005726:	2b09      	cmp	r3, #9
 8005728:	d869      	bhi.n	80057fe <_dtoa_r+0x2ae>
 800572a:	2b05      	cmp	r3, #5
 800572c:	bfc4      	itt	gt
 800572e:	3b04      	subgt	r3, #4
 8005730:	9305      	strgt	r3, [sp, #20]
 8005732:	9b05      	ldr	r3, [sp, #20]
 8005734:	f1a3 0302 	sub.w	r3, r3, #2
 8005738:	bfcc      	ite	gt
 800573a:	2500      	movgt	r5, #0
 800573c:	2501      	movle	r5, #1
 800573e:	2b03      	cmp	r3, #3
 8005740:	d869      	bhi.n	8005816 <_dtoa_r+0x2c6>
 8005742:	e8df f003 	tbb	[pc, r3]
 8005746:	4e2c      	.short	0x4e2c
 8005748:	5a4c      	.short	0x5a4c
 800574a:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800574e:	441d      	add	r5, r3
 8005750:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005754:	2b20      	cmp	r3, #32
 8005756:	bfc1      	itttt	gt
 8005758:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800575c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005760:	fa09 f303 	lslgt.w	r3, r9, r3
 8005764:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005768:	bfda      	itte	le
 800576a:	f1c3 0320 	rsble	r3, r3, #32
 800576e:	fa06 f003 	lslle.w	r0, r6, r3
 8005772:	4318      	orrgt	r0, r3
 8005774:	f7fa fece 	bl	8000514 <__aeabi_ui2d>
 8005778:	2301      	movs	r3, #1
 800577a:	4606      	mov	r6, r0
 800577c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005780:	3d01      	subs	r5, #1
 8005782:	9310      	str	r3, [sp, #64]	; 0x40
 8005784:	e771      	b.n	800566a <_dtoa_r+0x11a>
 8005786:	2301      	movs	r3, #1
 8005788:	e7b6      	b.n	80056f8 <_dtoa_r+0x1a8>
 800578a:	900e      	str	r0, [sp, #56]	; 0x38
 800578c:	e7b5      	b.n	80056fa <_dtoa_r+0x1aa>
 800578e:	f1ca 0300 	rsb	r3, sl, #0
 8005792:	9306      	str	r3, [sp, #24]
 8005794:	2300      	movs	r3, #0
 8005796:	eba8 080a 	sub.w	r8, r8, sl
 800579a:	930d      	str	r3, [sp, #52]	; 0x34
 800579c:	e7c2      	b.n	8005724 <_dtoa_r+0x1d4>
 800579e:	2300      	movs	r3, #0
 80057a0:	9308      	str	r3, [sp, #32]
 80057a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	dc39      	bgt.n	800581c <_dtoa_r+0x2cc>
 80057a8:	f04f 0901 	mov.w	r9, #1
 80057ac:	f8cd 9004 	str.w	r9, [sp, #4]
 80057b0:	464b      	mov	r3, r9
 80057b2:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80057b6:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80057b8:	2200      	movs	r2, #0
 80057ba:	6042      	str	r2, [r0, #4]
 80057bc:	2204      	movs	r2, #4
 80057be:	f102 0614 	add.w	r6, r2, #20
 80057c2:	429e      	cmp	r6, r3
 80057c4:	6841      	ldr	r1, [r0, #4]
 80057c6:	d92f      	bls.n	8005828 <_dtoa_r+0x2d8>
 80057c8:	4620      	mov	r0, r4
 80057ca:	f000 fcb9 	bl	8006140 <_Balloc>
 80057ce:	9000      	str	r0, [sp, #0]
 80057d0:	2800      	cmp	r0, #0
 80057d2:	d14b      	bne.n	800586c <_dtoa_r+0x31c>
 80057d4:	4b24      	ldr	r3, [pc, #144]	; (8005868 <_dtoa_r+0x318>)
 80057d6:	4602      	mov	r2, r0
 80057d8:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80057dc:	e6d1      	b.n	8005582 <_dtoa_r+0x32>
 80057de:	2301      	movs	r3, #1
 80057e0:	e7de      	b.n	80057a0 <_dtoa_r+0x250>
 80057e2:	2300      	movs	r3, #0
 80057e4:	9308      	str	r3, [sp, #32]
 80057e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80057e8:	eb0a 0903 	add.w	r9, sl, r3
 80057ec:	f109 0301 	add.w	r3, r9, #1
 80057f0:	2b01      	cmp	r3, #1
 80057f2:	9301      	str	r3, [sp, #4]
 80057f4:	bfb8      	it	lt
 80057f6:	2301      	movlt	r3, #1
 80057f8:	e7dd      	b.n	80057b6 <_dtoa_r+0x266>
 80057fa:	2301      	movs	r3, #1
 80057fc:	e7f2      	b.n	80057e4 <_dtoa_r+0x294>
 80057fe:	2501      	movs	r5, #1
 8005800:	2300      	movs	r3, #0
 8005802:	9305      	str	r3, [sp, #20]
 8005804:	9508      	str	r5, [sp, #32]
 8005806:	f04f 39ff 	mov.w	r9, #4294967295
 800580a:	2200      	movs	r2, #0
 800580c:	f8cd 9004 	str.w	r9, [sp, #4]
 8005810:	2312      	movs	r3, #18
 8005812:	9209      	str	r2, [sp, #36]	; 0x24
 8005814:	e7cf      	b.n	80057b6 <_dtoa_r+0x266>
 8005816:	2301      	movs	r3, #1
 8005818:	9308      	str	r3, [sp, #32]
 800581a:	e7f4      	b.n	8005806 <_dtoa_r+0x2b6>
 800581c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8005820:	f8cd 9004 	str.w	r9, [sp, #4]
 8005824:	464b      	mov	r3, r9
 8005826:	e7c6      	b.n	80057b6 <_dtoa_r+0x266>
 8005828:	3101      	adds	r1, #1
 800582a:	6041      	str	r1, [r0, #4]
 800582c:	0052      	lsls	r2, r2, #1
 800582e:	e7c6      	b.n	80057be <_dtoa_r+0x26e>
 8005830:	636f4361 	.word	0x636f4361
 8005834:	3fd287a7 	.word	0x3fd287a7
 8005838:	8b60c8b3 	.word	0x8b60c8b3
 800583c:	3fc68a28 	.word	0x3fc68a28
 8005840:	509f79fb 	.word	0x509f79fb
 8005844:	3fd34413 	.word	0x3fd34413
 8005848:	080078b5 	.word	0x080078b5
 800584c:	080078cc 	.word	0x080078cc
 8005850:	7ff00000 	.word	0x7ff00000
 8005854:	080078b1 	.word	0x080078b1
 8005858:	080078a8 	.word	0x080078a8
 800585c:	08007885 	.word	0x08007885
 8005860:	3ff80000 	.word	0x3ff80000
 8005864:	080079c8 	.word	0x080079c8
 8005868:	0800792b 	.word	0x0800792b
 800586c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800586e:	9a00      	ldr	r2, [sp, #0]
 8005870:	601a      	str	r2, [r3, #0]
 8005872:	9b01      	ldr	r3, [sp, #4]
 8005874:	2b0e      	cmp	r3, #14
 8005876:	f200 80ad 	bhi.w	80059d4 <_dtoa_r+0x484>
 800587a:	2d00      	cmp	r5, #0
 800587c:	f000 80aa 	beq.w	80059d4 <_dtoa_r+0x484>
 8005880:	f1ba 0f00 	cmp.w	sl, #0
 8005884:	dd36      	ble.n	80058f4 <_dtoa_r+0x3a4>
 8005886:	4ac3      	ldr	r2, [pc, #780]	; (8005b94 <_dtoa_r+0x644>)
 8005888:	f00a 030f 	and.w	r3, sl, #15
 800588c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005890:	ed93 7b00 	vldr	d7, [r3]
 8005894:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005898:	ea4f 172a 	mov.w	r7, sl, asr #4
 800589c:	eeb0 8a47 	vmov.f32	s16, s14
 80058a0:	eef0 8a67 	vmov.f32	s17, s15
 80058a4:	d016      	beq.n	80058d4 <_dtoa_r+0x384>
 80058a6:	4bbc      	ldr	r3, [pc, #752]	; (8005b98 <_dtoa_r+0x648>)
 80058a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80058ac:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80058b0:	f7fa ffd4 	bl	800085c <__aeabi_ddiv>
 80058b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058b8:	f007 070f 	and.w	r7, r7, #15
 80058bc:	2503      	movs	r5, #3
 80058be:	4eb6      	ldr	r6, [pc, #728]	; (8005b98 <_dtoa_r+0x648>)
 80058c0:	b957      	cbnz	r7, 80058d8 <_dtoa_r+0x388>
 80058c2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80058c6:	ec53 2b18 	vmov	r2, r3, d8
 80058ca:	f7fa ffc7 	bl	800085c <__aeabi_ddiv>
 80058ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80058d2:	e029      	b.n	8005928 <_dtoa_r+0x3d8>
 80058d4:	2502      	movs	r5, #2
 80058d6:	e7f2      	b.n	80058be <_dtoa_r+0x36e>
 80058d8:	07f9      	lsls	r1, r7, #31
 80058da:	d508      	bpl.n	80058ee <_dtoa_r+0x39e>
 80058dc:	ec51 0b18 	vmov	r0, r1, d8
 80058e0:	e9d6 2300 	ldrd	r2, r3, [r6]
 80058e4:	f7fa fe90 	bl	8000608 <__aeabi_dmul>
 80058e8:	ec41 0b18 	vmov	d8, r0, r1
 80058ec:	3501      	adds	r5, #1
 80058ee:	107f      	asrs	r7, r7, #1
 80058f0:	3608      	adds	r6, #8
 80058f2:	e7e5      	b.n	80058c0 <_dtoa_r+0x370>
 80058f4:	f000 80a6 	beq.w	8005a44 <_dtoa_r+0x4f4>
 80058f8:	f1ca 0600 	rsb	r6, sl, #0
 80058fc:	4ba5      	ldr	r3, [pc, #660]	; (8005b94 <_dtoa_r+0x644>)
 80058fe:	4fa6      	ldr	r7, [pc, #664]	; (8005b98 <_dtoa_r+0x648>)
 8005900:	f006 020f 	and.w	r2, r6, #15
 8005904:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800590c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8005910:	f7fa fe7a 	bl	8000608 <__aeabi_dmul>
 8005914:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005918:	1136      	asrs	r6, r6, #4
 800591a:	2300      	movs	r3, #0
 800591c:	2502      	movs	r5, #2
 800591e:	2e00      	cmp	r6, #0
 8005920:	f040 8085 	bne.w	8005a2e <_dtoa_r+0x4de>
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1d2      	bne.n	80058ce <_dtoa_r+0x37e>
 8005928:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 808c 	beq.w	8005a48 <_dtoa_r+0x4f8>
 8005930:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005934:	4b99      	ldr	r3, [pc, #612]	; (8005b9c <_dtoa_r+0x64c>)
 8005936:	2200      	movs	r2, #0
 8005938:	4630      	mov	r0, r6
 800593a:	4639      	mov	r1, r7
 800593c:	f7fb f8d6 	bl	8000aec <__aeabi_dcmplt>
 8005940:	2800      	cmp	r0, #0
 8005942:	f000 8081 	beq.w	8005a48 <_dtoa_r+0x4f8>
 8005946:	9b01      	ldr	r3, [sp, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d07d      	beq.n	8005a48 <_dtoa_r+0x4f8>
 800594c:	f1b9 0f00 	cmp.w	r9, #0
 8005950:	dd3c      	ble.n	80059cc <_dtoa_r+0x47c>
 8005952:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005956:	9307      	str	r3, [sp, #28]
 8005958:	2200      	movs	r2, #0
 800595a:	4b91      	ldr	r3, [pc, #580]	; (8005ba0 <_dtoa_r+0x650>)
 800595c:	4630      	mov	r0, r6
 800595e:	4639      	mov	r1, r7
 8005960:	f7fa fe52 	bl	8000608 <__aeabi_dmul>
 8005964:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005968:	3501      	adds	r5, #1
 800596a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800596e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005972:	4628      	mov	r0, r5
 8005974:	f7fa fdde 	bl	8000534 <__aeabi_i2d>
 8005978:	4632      	mov	r2, r6
 800597a:	463b      	mov	r3, r7
 800597c:	f7fa fe44 	bl	8000608 <__aeabi_dmul>
 8005980:	4b88      	ldr	r3, [pc, #544]	; (8005ba4 <_dtoa_r+0x654>)
 8005982:	2200      	movs	r2, #0
 8005984:	f7fa fc8a 	bl	800029c <__adddf3>
 8005988:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800598c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005990:	9303      	str	r3, [sp, #12]
 8005992:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005994:	2b00      	cmp	r3, #0
 8005996:	d15c      	bne.n	8005a52 <_dtoa_r+0x502>
 8005998:	4b83      	ldr	r3, [pc, #524]	; (8005ba8 <_dtoa_r+0x658>)
 800599a:	2200      	movs	r2, #0
 800599c:	4630      	mov	r0, r6
 800599e:	4639      	mov	r1, r7
 80059a0:	f7fa fc7a 	bl	8000298 <__aeabi_dsub>
 80059a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80059a8:	4606      	mov	r6, r0
 80059aa:	460f      	mov	r7, r1
 80059ac:	f7fb f8bc 	bl	8000b28 <__aeabi_dcmpgt>
 80059b0:	2800      	cmp	r0, #0
 80059b2:	f040 8296 	bne.w	8005ee2 <_dtoa_r+0x992>
 80059b6:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80059ba:	4630      	mov	r0, r6
 80059bc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80059c0:	4639      	mov	r1, r7
 80059c2:	f7fb f893 	bl	8000aec <__aeabi_dcmplt>
 80059c6:	2800      	cmp	r0, #0
 80059c8:	f040 8288 	bne.w	8005edc <_dtoa_r+0x98c>
 80059cc:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80059d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80059d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f2c0 8158 	blt.w	8005c8c <_dtoa_r+0x73c>
 80059dc:	f1ba 0f0e 	cmp.w	sl, #14
 80059e0:	f300 8154 	bgt.w	8005c8c <_dtoa_r+0x73c>
 80059e4:	4b6b      	ldr	r3, [pc, #428]	; (8005b94 <_dtoa_r+0x644>)
 80059e6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80059ea:	e9d3 8900 	ldrd	r8, r9, [r3]
 80059ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f280 80e3 	bge.w	8005bbc <_dtoa_r+0x66c>
 80059f6:	9b01      	ldr	r3, [sp, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	f300 80df 	bgt.w	8005bbc <_dtoa_r+0x66c>
 80059fe:	f040 826d 	bne.w	8005edc <_dtoa_r+0x98c>
 8005a02:	4b69      	ldr	r3, [pc, #420]	; (8005ba8 <_dtoa_r+0x658>)
 8005a04:	2200      	movs	r2, #0
 8005a06:	4640      	mov	r0, r8
 8005a08:	4649      	mov	r1, r9
 8005a0a:	f7fa fdfd 	bl	8000608 <__aeabi_dmul>
 8005a0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a12:	f7fb f87f 	bl	8000b14 <__aeabi_dcmpge>
 8005a16:	9e01      	ldr	r6, [sp, #4]
 8005a18:	4637      	mov	r7, r6
 8005a1a:	2800      	cmp	r0, #0
 8005a1c:	f040 8243 	bne.w	8005ea6 <_dtoa_r+0x956>
 8005a20:	9d00      	ldr	r5, [sp, #0]
 8005a22:	2331      	movs	r3, #49	; 0x31
 8005a24:	f805 3b01 	strb.w	r3, [r5], #1
 8005a28:	f10a 0a01 	add.w	sl, sl, #1
 8005a2c:	e23f      	b.n	8005eae <_dtoa_r+0x95e>
 8005a2e:	07f2      	lsls	r2, r6, #31
 8005a30:	d505      	bpl.n	8005a3e <_dtoa_r+0x4ee>
 8005a32:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a36:	f7fa fde7 	bl	8000608 <__aeabi_dmul>
 8005a3a:	3501      	adds	r5, #1
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	1076      	asrs	r6, r6, #1
 8005a40:	3708      	adds	r7, #8
 8005a42:	e76c      	b.n	800591e <_dtoa_r+0x3ce>
 8005a44:	2502      	movs	r5, #2
 8005a46:	e76f      	b.n	8005928 <_dtoa_r+0x3d8>
 8005a48:	9b01      	ldr	r3, [sp, #4]
 8005a4a:	f8cd a01c 	str.w	sl, [sp, #28]
 8005a4e:	930c      	str	r3, [sp, #48]	; 0x30
 8005a50:	e78d      	b.n	800596e <_dtoa_r+0x41e>
 8005a52:	9900      	ldr	r1, [sp, #0]
 8005a54:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005a56:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005a58:	4b4e      	ldr	r3, [pc, #312]	; (8005b94 <_dtoa_r+0x644>)
 8005a5a:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005a5e:	4401      	add	r1, r0
 8005a60:	9102      	str	r1, [sp, #8]
 8005a62:	9908      	ldr	r1, [sp, #32]
 8005a64:	eeb0 8a47 	vmov.f32	s16, s14
 8005a68:	eef0 8a67 	vmov.f32	s17, s15
 8005a6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a70:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005a74:	2900      	cmp	r1, #0
 8005a76:	d045      	beq.n	8005b04 <_dtoa_r+0x5b4>
 8005a78:	494c      	ldr	r1, [pc, #304]	; (8005bac <_dtoa_r+0x65c>)
 8005a7a:	2000      	movs	r0, #0
 8005a7c:	f7fa feee 	bl	800085c <__aeabi_ddiv>
 8005a80:	ec53 2b18 	vmov	r2, r3, d8
 8005a84:	f7fa fc08 	bl	8000298 <__aeabi_dsub>
 8005a88:	9d00      	ldr	r5, [sp, #0]
 8005a8a:	ec41 0b18 	vmov	d8, r0, r1
 8005a8e:	4639      	mov	r1, r7
 8005a90:	4630      	mov	r0, r6
 8005a92:	f7fb f869 	bl	8000b68 <__aeabi_d2iz>
 8005a96:	900c      	str	r0, [sp, #48]	; 0x30
 8005a98:	f7fa fd4c 	bl	8000534 <__aeabi_i2d>
 8005a9c:	4602      	mov	r2, r0
 8005a9e:	460b      	mov	r3, r1
 8005aa0:	4630      	mov	r0, r6
 8005aa2:	4639      	mov	r1, r7
 8005aa4:	f7fa fbf8 	bl	8000298 <__aeabi_dsub>
 8005aa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005aaa:	3330      	adds	r3, #48	; 0x30
 8005aac:	f805 3b01 	strb.w	r3, [r5], #1
 8005ab0:	ec53 2b18 	vmov	r2, r3, d8
 8005ab4:	4606      	mov	r6, r0
 8005ab6:	460f      	mov	r7, r1
 8005ab8:	f7fb f818 	bl	8000aec <__aeabi_dcmplt>
 8005abc:	2800      	cmp	r0, #0
 8005abe:	d165      	bne.n	8005b8c <_dtoa_r+0x63c>
 8005ac0:	4632      	mov	r2, r6
 8005ac2:	463b      	mov	r3, r7
 8005ac4:	4935      	ldr	r1, [pc, #212]	; (8005b9c <_dtoa_r+0x64c>)
 8005ac6:	2000      	movs	r0, #0
 8005ac8:	f7fa fbe6 	bl	8000298 <__aeabi_dsub>
 8005acc:	ec53 2b18 	vmov	r2, r3, d8
 8005ad0:	f7fb f80c 	bl	8000aec <__aeabi_dcmplt>
 8005ad4:	2800      	cmp	r0, #0
 8005ad6:	f040 80b9 	bne.w	8005c4c <_dtoa_r+0x6fc>
 8005ada:	9b02      	ldr	r3, [sp, #8]
 8005adc:	429d      	cmp	r5, r3
 8005ade:	f43f af75 	beq.w	80059cc <_dtoa_r+0x47c>
 8005ae2:	4b2f      	ldr	r3, [pc, #188]	; (8005ba0 <_dtoa_r+0x650>)
 8005ae4:	ec51 0b18 	vmov	r0, r1, d8
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f7fa fd8d 	bl	8000608 <__aeabi_dmul>
 8005aee:	4b2c      	ldr	r3, [pc, #176]	; (8005ba0 <_dtoa_r+0x650>)
 8005af0:	ec41 0b18 	vmov	d8, r0, r1
 8005af4:	2200      	movs	r2, #0
 8005af6:	4630      	mov	r0, r6
 8005af8:	4639      	mov	r1, r7
 8005afa:	f7fa fd85 	bl	8000608 <__aeabi_dmul>
 8005afe:	4606      	mov	r6, r0
 8005b00:	460f      	mov	r7, r1
 8005b02:	e7c4      	b.n	8005a8e <_dtoa_r+0x53e>
 8005b04:	ec51 0b17 	vmov	r0, r1, d7
 8005b08:	f7fa fd7e 	bl	8000608 <__aeabi_dmul>
 8005b0c:	9b02      	ldr	r3, [sp, #8]
 8005b0e:	9d00      	ldr	r5, [sp, #0]
 8005b10:	930c      	str	r3, [sp, #48]	; 0x30
 8005b12:	ec41 0b18 	vmov	d8, r0, r1
 8005b16:	4639      	mov	r1, r7
 8005b18:	4630      	mov	r0, r6
 8005b1a:	f7fb f825 	bl	8000b68 <__aeabi_d2iz>
 8005b1e:	9011      	str	r0, [sp, #68]	; 0x44
 8005b20:	f7fa fd08 	bl	8000534 <__aeabi_i2d>
 8005b24:	4602      	mov	r2, r0
 8005b26:	460b      	mov	r3, r1
 8005b28:	4630      	mov	r0, r6
 8005b2a:	4639      	mov	r1, r7
 8005b2c:	f7fa fbb4 	bl	8000298 <__aeabi_dsub>
 8005b30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005b32:	3330      	adds	r3, #48	; 0x30
 8005b34:	f805 3b01 	strb.w	r3, [r5], #1
 8005b38:	9b02      	ldr	r3, [sp, #8]
 8005b3a:	429d      	cmp	r5, r3
 8005b3c:	4606      	mov	r6, r0
 8005b3e:	460f      	mov	r7, r1
 8005b40:	f04f 0200 	mov.w	r2, #0
 8005b44:	d134      	bne.n	8005bb0 <_dtoa_r+0x660>
 8005b46:	4b19      	ldr	r3, [pc, #100]	; (8005bac <_dtoa_r+0x65c>)
 8005b48:	ec51 0b18 	vmov	r0, r1, d8
 8005b4c:	f7fa fba6 	bl	800029c <__adddf3>
 8005b50:	4602      	mov	r2, r0
 8005b52:	460b      	mov	r3, r1
 8005b54:	4630      	mov	r0, r6
 8005b56:	4639      	mov	r1, r7
 8005b58:	f7fa ffe6 	bl	8000b28 <__aeabi_dcmpgt>
 8005b5c:	2800      	cmp	r0, #0
 8005b5e:	d175      	bne.n	8005c4c <_dtoa_r+0x6fc>
 8005b60:	ec53 2b18 	vmov	r2, r3, d8
 8005b64:	4911      	ldr	r1, [pc, #68]	; (8005bac <_dtoa_r+0x65c>)
 8005b66:	2000      	movs	r0, #0
 8005b68:	f7fa fb96 	bl	8000298 <__aeabi_dsub>
 8005b6c:	4602      	mov	r2, r0
 8005b6e:	460b      	mov	r3, r1
 8005b70:	4630      	mov	r0, r6
 8005b72:	4639      	mov	r1, r7
 8005b74:	f7fa ffba 	bl	8000aec <__aeabi_dcmplt>
 8005b78:	2800      	cmp	r0, #0
 8005b7a:	f43f af27 	beq.w	80059cc <_dtoa_r+0x47c>
 8005b7e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005b80:	1e6b      	subs	r3, r5, #1
 8005b82:	930c      	str	r3, [sp, #48]	; 0x30
 8005b84:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005b88:	2b30      	cmp	r3, #48	; 0x30
 8005b8a:	d0f8      	beq.n	8005b7e <_dtoa_r+0x62e>
 8005b8c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005b90:	e04a      	b.n	8005c28 <_dtoa_r+0x6d8>
 8005b92:	bf00      	nop
 8005b94:	080079c8 	.word	0x080079c8
 8005b98:	080079a0 	.word	0x080079a0
 8005b9c:	3ff00000 	.word	0x3ff00000
 8005ba0:	40240000 	.word	0x40240000
 8005ba4:	401c0000 	.word	0x401c0000
 8005ba8:	40140000 	.word	0x40140000
 8005bac:	3fe00000 	.word	0x3fe00000
 8005bb0:	4baf      	ldr	r3, [pc, #700]	; (8005e70 <_dtoa_r+0x920>)
 8005bb2:	f7fa fd29 	bl	8000608 <__aeabi_dmul>
 8005bb6:	4606      	mov	r6, r0
 8005bb8:	460f      	mov	r7, r1
 8005bba:	e7ac      	b.n	8005b16 <_dtoa_r+0x5c6>
 8005bbc:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8005bc0:	9d00      	ldr	r5, [sp, #0]
 8005bc2:	4642      	mov	r2, r8
 8005bc4:	464b      	mov	r3, r9
 8005bc6:	4630      	mov	r0, r6
 8005bc8:	4639      	mov	r1, r7
 8005bca:	f7fa fe47 	bl	800085c <__aeabi_ddiv>
 8005bce:	f7fa ffcb 	bl	8000b68 <__aeabi_d2iz>
 8005bd2:	9002      	str	r0, [sp, #8]
 8005bd4:	f7fa fcae 	bl	8000534 <__aeabi_i2d>
 8005bd8:	4642      	mov	r2, r8
 8005bda:	464b      	mov	r3, r9
 8005bdc:	f7fa fd14 	bl	8000608 <__aeabi_dmul>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4630      	mov	r0, r6
 8005be6:	4639      	mov	r1, r7
 8005be8:	f7fa fb56 	bl	8000298 <__aeabi_dsub>
 8005bec:	9e02      	ldr	r6, [sp, #8]
 8005bee:	9f01      	ldr	r7, [sp, #4]
 8005bf0:	3630      	adds	r6, #48	; 0x30
 8005bf2:	f805 6b01 	strb.w	r6, [r5], #1
 8005bf6:	9e00      	ldr	r6, [sp, #0]
 8005bf8:	1bae      	subs	r6, r5, r6
 8005bfa:	42b7      	cmp	r7, r6
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	460b      	mov	r3, r1
 8005c00:	d137      	bne.n	8005c72 <_dtoa_r+0x722>
 8005c02:	f7fa fb4b 	bl	800029c <__adddf3>
 8005c06:	4642      	mov	r2, r8
 8005c08:	464b      	mov	r3, r9
 8005c0a:	4606      	mov	r6, r0
 8005c0c:	460f      	mov	r7, r1
 8005c0e:	f7fa ff8b 	bl	8000b28 <__aeabi_dcmpgt>
 8005c12:	b9c8      	cbnz	r0, 8005c48 <_dtoa_r+0x6f8>
 8005c14:	4642      	mov	r2, r8
 8005c16:	464b      	mov	r3, r9
 8005c18:	4630      	mov	r0, r6
 8005c1a:	4639      	mov	r1, r7
 8005c1c:	f7fa ff5c 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c20:	b110      	cbz	r0, 8005c28 <_dtoa_r+0x6d8>
 8005c22:	9b02      	ldr	r3, [sp, #8]
 8005c24:	07d9      	lsls	r1, r3, #31
 8005c26:	d40f      	bmi.n	8005c48 <_dtoa_r+0x6f8>
 8005c28:	4620      	mov	r0, r4
 8005c2a:	4659      	mov	r1, fp
 8005c2c:	f000 fac8 	bl	80061c0 <_Bfree>
 8005c30:	2300      	movs	r3, #0
 8005c32:	702b      	strb	r3, [r5, #0]
 8005c34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005c36:	f10a 0001 	add.w	r0, sl, #1
 8005c3a:	6018      	str	r0, [r3, #0]
 8005c3c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	f43f acd8 	beq.w	80055f4 <_dtoa_r+0xa4>
 8005c44:	601d      	str	r5, [r3, #0]
 8005c46:	e4d5      	b.n	80055f4 <_dtoa_r+0xa4>
 8005c48:	f8cd a01c 	str.w	sl, [sp, #28]
 8005c4c:	462b      	mov	r3, r5
 8005c4e:	461d      	mov	r5, r3
 8005c50:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c54:	2a39      	cmp	r2, #57	; 0x39
 8005c56:	d108      	bne.n	8005c6a <_dtoa_r+0x71a>
 8005c58:	9a00      	ldr	r2, [sp, #0]
 8005c5a:	429a      	cmp	r2, r3
 8005c5c:	d1f7      	bne.n	8005c4e <_dtoa_r+0x6fe>
 8005c5e:	9a07      	ldr	r2, [sp, #28]
 8005c60:	9900      	ldr	r1, [sp, #0]
 8005c62:	3201      	adds	r2, #1
 8005c64:	9207      	str	r2, [sp, #28]
 8005c66:	2230      	movs	r2, #48	; 0x30
 8005c68:	700a      	strb	r2, [r1, #0]
 8005c6a:	781a      	ldrb	r2, [r3, #0]
 8005c6c:	3201      	adds	r2, #1
 8005c6e:	701a      	strb	r2, [r3, #0]
 8005c70:	e78c      	b.n	8005b8c <_dtoa_r+0x63c>
 8005c72:	4b7f      	ldr	r3, [pc, #508]	; (8005e70 <_dtoa_r+0x920>)
 8005c74:	2200      	movs	r2, #0
 8005c76:	f7fa fcc7 	bl	8000608 <__aeabi_dmul>
 8005c7a:	2200      	movs	r2, #0
 8005c7c:	2300      	movs	r3, #0
 8005c7e:	4606      	mov	r6, r0
 8005c80:	460f      	mov	r7, r1
 8005c82:	f7fa ff29 	bl	8000ad8 <__aeabi_dcmpeq>
 8005c86:	2800      	cmp	r0, #0
 8005c88:	d09b      	beq.n	8005bc2 <_dtoa_r+0x672>
 8005c8a:	e7cd      	b.n	8005c28 <_dtoa_r+0x6d8>
 8005c8c:	9a08      	ldr	r2, [sp, #32]
 8005c8e:	2a00      	cmp	r2, #0
 8005c90:	f000 80c4 	beq.w	8005e1c <_dtoa_r+0x8cc>
 8005c94:	9a05      	ldr	r2, [sp, #20]
 8005c96:	2a01      	cmp	r2, #1
 8005c98:	f300 80a8 	bgt.w	8005dec <_dtoa_r+0x89c>
 8005c9c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005c9e:	2a00      	cmp	r2, #0
 8005ca0:	f000 80a0 	beq.w	8005de4 <_dtoa_r+0x894>
 8005ca4:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005ca8:	9e06      	ldr	r6, [sp, #24]
 8005caa:	4645      	mov	r5, r8
 8005cac:	9a04      	ldr	r2, [sp, #16]
 8005cae:	2101      	movs	r1, #1
 8005cb0:	441a      	add	r2, r3
 8005cb2:	4620      	mov	r0, r4
 8005cb4:	4498      	add	r8, r3
 8005cb6:	9204      	str	r2, [sp, #16]
 8005cb8:	f000 fb3e 	bl	8006338 <__i2b>
 8005cbc:	4607      	mov	r7, r0
 8005cbe:	2d00      	cmp	r5, #0
 8005cc0:	dd0b      	ble.n	8005cda <_dtoa_r+0x78a>
 8005cc2:	9b04      	ldr	r3, [sp, #16]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	dd08      	ble.n	8005cda <_dtoa_r+0x78a>
 8005cc8:	42ab      	cmp	r3, r5
 8005cca:	9a04      	ldr	r2, [sp, #16]
 8005ccc:	bfa8      	it	ge
 8005cce:	462b      	movge	r3, r5
 8005cd0:	eba8 0803 	sub.w	r8, r8, r3
 8005cd4:	1aed      	subs	r5, r5, r3
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	9304      	str	r3, [sp, #16]
 8005cda:	9b06      	ldr	r3, [sp, #24]
 8005cdc:	b1fb      	cbz	r3, 8005d1e <_dtoa_r+0x7ce>
 8005cde:	9b08      	ldr	r3, [sp, #32]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 809f 	beq.w	8005e24 <_dtoa_r+0x8d4>
 8005ce6:	2e00      	cmp	r6, #0
 8005ce8:	dd11      	ble.n	8005d0e <_dtoa_r+0x7be>
 8005cea:	4639      	mov	r1, r7
 8005cec:	4632      	mov	r2, r6
 8005cee:	4620      	mov	r0, r4
 8005cf0:	f000 fbde 	bl	80064b0 <__pow5mult>
 8005cf4:	465a      	mov	r2, fp
 8005cf6:	4601      	mov	r1, r0
 8005cf8:	4607      	mov	r7, r0
 8005cfa:	4620      	mov	r0, r4
 8005cfc:	f000 fb32 	bl	8006364 <__multiply>
 8005d00:	4659      	mov	r1, fp
 8005d02:	9007      	str	r0, [sp, #28]
 8005d04:	4620      	mov	r0, r4
 8005d06:	f000 fa5b 	bl	80061c0 <_Bfree>
 8005d0a:	9b07      	ldr	r3, [sp, #28]
 8005d0c:	469b      	mov	fp, r3
 8005d0e:	9b06      	ldr	r3, [sp, #24]
 8005d10:	1b9a      	subs	r2, r3, r6
 8005d12:	d004      	beq.n	8005d1e <_dtoa_r+0x7ce>
 8005d14:	4659      	mov	r1, fp
 8005d16:	4620      	mov	r0, r4
 8005d18:	f000 fbca 	bl	80064b0 <__pow5mult>
 8005d1c:	4683      	mov	fp, r0
 8005d1e:	2101      	movs	r1, #1
 8005d20:	4620      	mov	r0, r4
 8005d22:	f000 fb09 	bl	8006338 <__i2b>
 8005d26:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	4606      	mov	r6, r0
 8005d2c:	dd7c      	ble.n	8005e28 <_dtoa_r+0x8d8>
 8005d2e:	461a      	mov	r2, r3
 8005d30:	4601      	mov	r1, r0
 8005d32:	4620      	mov	r0, r4
 8005d34:	f000 fbbc 	bl	80064b0 <__pow5mult>
 8005d38:	9b05      	ldr	r3, [sp, #20]
 8005d3a:	2b01      	cmp	r3, #1
 8005d3c:	4606      	mov	r6, r0
 8005d3e:	dd76      	ble.n	8005e2e <_dtoa_r+0x8de>
 8005d40:	2300      	movs	r3, #0
 8005d42:	9306      	str	r3, [sp, #24]
 8005d44:	6933      	ldr	r3, [r6, #16]
 8005d46:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005d4a:	6918      	ldr	r0, [r3, #16]
 8005d4c:	f000 faa4 	bl	8006298 <__hi0bits>
 8005d50:	f1c0 0020 	rsb	r0, r0, #32
 8005d54:	9b04      	ldr	r3, [sp, #16]
 8005d56:	4418      	add	r0, r3
 8005d58:	f010 001f 	ands.w	r0, r0, #31
 8005d5c:	f000 8086 	beq.w	8005e6c <_dtoa_r+0x91c>
 8005d60:	f1c0 0320 	rsb	r3, r0, #32
 8005d64:	2b04      	cmp	r3, #4
 8005d66:	dd7f      	ble.n	8005e68 <_dtoa_r+0x918>
 8005d68:	f1c0 001c 	rsb	r0, r0, #28
 8005d6c:	9b04      	ldr	r3, [sp, #16]
 8005d6e:	4403      	add	r3, r0
 8005d70:	4480      	add	r8, r0
 8005d72:	4405      	add	r5, r0
 8005d74:	9304      	str	r3, [sp, #16]
 8005d76:	f1b8 0f00 	cmp.w	r8, #0
 8005d7a:	dd05      	ble.n	8005d88 <_dtoa_r+0x838>
 8005d7c:	4659      	mov	r1, fp
 8005d7e:	4642      	mov	r2, r8
 8005d80:	4620      	mov	r0, r4
 8005d82:	f000 fbef 	bl	8006564 <__lshift>
 8005d86:	4683      	mov	fp, r0
 8005d88:	9b04      	ldr	r3, [sp, #16]
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	dd05      	ble.n	8005d9a <_dtoa_r+0x84a>
 8005d8e:	4631      	mov	r1, r6
 8005d90:	461a      	mov	r2, r3
 8005d92:	4620      	mov	r0, r4
 8005d94:	f000 fbe6 	bl	8006564 <__lshift>
 8005d98:	4606      	mov	r6, r0
 8005d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d069      	beq.n	8005e74 <_dtoa_r+0x924>
 8005da0:	4631      	mov	r1, r6
 8005da2:	4658      	mov	r0, fp
 8005da4:	f000 fc4a 	bl	800663c <__mcmp>
 8005da8:	2800      	cmp	r0, #0
 8005daa:	da63      	bge.n	8005e74 <_dtoa_r+0x924>
 8005dac:	2300      	movs	r3, #0
 8005dae:	4659      	mov	r1, fp
 8005db0:	220a      	movs	r2, #10
 8005db2:	4620      	mov	r0, r4
 8005db4:	f000 fa26 	bl	8006204 <__multadd>
 8005db8:	9b08      	ldr	r3, [sp, #32]
 8005dba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005dbe:	4683      	mov	fp, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	f000 818f 	beq.w	80060e4 <_dtoa_r+0xb94>
 8005dc6:	4639      	mov	r1, r7
 8005dc8:	2300      	movs	r3, #0
 8005dca:	220a      	movs	r2, #10
 8005dcc:	4620      	mov	r0, r4
 8005dce:	f000 fa19 	bl	8006204 <__multadd>
 8005dd2:	f1b9 0f00 	cmp.w	r9, #0
 8005dd6:	4607      	mov	r7, r0
 8005dd8:	f300 808e 	bgt.w	8005ef8 <_dtoa_r+0x9a8>
 8005ddc:	9b05      	ldr	r3, [sp, #20]
 8005dde:	2b02      	cmp	r3, #2
 8005de0:	dc50      	bgt.n	8005e84 <_dtoa_r+0x934>
 8005de2:	e089      	b.n	8005ef8 <_dtoa_r+0x9a8>
 8005de4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005de6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005dea:	e75d      	b.n	8005ca8 <_dtoa_r+0x758>
 8005dec:	9b01      	ldr	r3, [sp, #4]
 8005dee:	1e5e      	subs	r6, r3, #1
 8005df0:	9b06      	ldr	r3, [sp, #24]
 8005df2:	42b3      	cmp	r3, r6
 8005df4:	bfbf      	itttt	lt
 8005df6:	9b06      	ldrlt	r3, [sp, #24]
 8005df8:	9606      	strlt	r6, [sp, #24]
 8005dfa:	1af2      	sublt	r2, r6, r3
 8005dfc:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8005dfe:	bfb6      	itet	lt
 8005e00:	189b      	addlt	r3, r3, r2
 8005e02:	1b9e      	subge	r6, r3, r6
 8005e04:	930d      	strlt	r3, [sp, #52]	; 0x34
 8005e06:	9b01      	ldr	r3, [sp, #4]
 8005e08:	bfb8      	it	lt
 8005e0a:	2600      	movlt	r6, #0
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	bfb5      	itete	lt
 8005e10:	eba8 0503 	sublt.w	r5, r8, r3
 8005e14:	9b01      	ldrge	r3, [sp, #4]
 8005e16:	2300      	movlt	r3, #0
 8005e18:	4645      	movge	r5, r8
 8005e1a:	e747      	b.n	8005cac <_dtoa_r+0x75c>
 8005e1c:	9e06      	ldr	r6, [sp, #24]
 8005e1e:	9f08      	ldr	r7, [sp, #32]
 8005e20:	4645      	mov	r5, r8
 8005e22:	e74c      	b.n	8005cbe <_dtoa_r+0x76e>
 8005e24:	9a06      	ldr	r2, [sp, #24]
 8005e26:	e775      	b.n	8005d14 <_dtoa_r+0x7c4>
 8005e28:	9b05      	ldr	r3, [sp, #20]
 8005e2a:	2b01      	cmp	r3, #1
 8005e2c:	dc18      	bgt.n	8005e60 <_dtoa_r+0x910>
 8005e2e:	9b02      	ldr	r3, [sp, #8]
 8005e30:	b9b3      	cbnz	r3, 8005e60 <_dtoa_r+0x910>
 8005e32:	9b03      	ldr	r3, [sp, #12]
 8005e34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e38:	b9a3      	cbnz	r3, 8005e64 <_dtoa_r+0x914>
 8005e3a:	9b03      	ldr	r3, [sp, #12]
 8005e3c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e40:	0d1b      	lsrs	r3, r3, #20
 8005e42:	051b      	lsls	r3, r3, #20
 8005e44:	b12b      	cbz	r3, 8005e52 <_dtoa_r+0x902>
 8005e46:	9b04      	ldr	r3, [sp, #16]
 8005e48:	3301      	adds	r3, #1
 8005e4a:	9304      	str	r3, [sp, #16]
 8005e4c:	f108 0801 	add.w	r8, r8, #1
 8005e50:	2301      	movs	r3, #1
 8005e52:	9306      	str	r3, [sp, #24]
 8005e54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	f47f af74 	bne.w	8005d44 <_dtoa_r+0x7f4>
 8005e5c:	2001      	movs	r0, #1
 8005e5e:	e779      	b.n	8005d54 <_dtoa_r+0x804>
 8005e60:	2300      	movs	r3, #0
 8005e62:	e7f6      	b.n	8005e52 <_dtoa_r+0x902>
 8005e64:	9b02      	ldr	r3, [sp, #8]
 8005e66:	e7f4      	b.n	8005e52 <_dtoa_r+0x902>
 8005e68:	d085      	beq.n	8005d76 <_dtoa_r+0x826>
 8005e6a:	4618      	mov	r0, r3
 8005e6c:	301c      	adds	r0, #28
 8005e6e:	e77d      	b.n	8005d6c <_dtoa_r+0x81c>
 8005e70:	40240000 	.word	0x40240000
 8005e74:	9b01      	ldr	r3, [sp, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	dc38      	bgt.n	8005eec <_dtoa_r+0x99c>
 8005e7a:	9b05      	ldr	r3, [sp, #20]
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	dd35      	ble.n	8005eec <_dtoa_r+0x99c>
 8005e80:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005e84:	f1b9 0f00 	cmp.w	r9, #0
 8005e88:	d10d      	bne.n	8005ea6 <_dtoa_r+0x956>
 8005e8a:	4631      	mov	r1, r6
 8005e8c:	464b      	mov	r3, r9
 8005e8e:	2205      	movs	r2, #5
 8005e90:	4620      	mov	r0, r4
 8005e92:	f000 f9b7 	bl	8006204 <__multadd>
 8005e96:	4601      	mov	r1, r0
 8005e98:	4606      	mov	r6, r0
 8005e9a:	4658      	mov	r0, fp
 8005e9c:	f000 fbce 	bl	800663c <__mcmp>
 8005ea0:	2800      	cmp	r0, #0
 8005ea2:	f73f adbd 	bgt.w	8005a20 <_dtoa_r+0x4d0>
 8005ea6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ea8:	9d00      	ldr	r5, [sp, #0]
 8005eaa:	ea6f 0a03 	mvn.w	sl, r3
 8005eae:	f04f 0800 	mov.w	r8, #0
 8005eb2:	4631      	mov	r1, r6
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	f000 f983 	bl	80061c0 <_Bfree>
 8005eba:	2f00      	cmp	r7, #0
 8005ebc:	f43f aeb4 	beq.w	8005c28 <_dtoa_r+0x6d8>
 8005ec0:	f1b8 0f00 	cmp.w	r8, #0
 8005ec4:	d005      	beq.n	8005ed2 <_dtoa_r+0x982>
 8005ec6:	45b8      	cmp	r8, r7
 8005ec8:	d003      	beq.n	8005ed2 <_dtoa_r+0x982>
 8005eca:	4641      	mov	r1, r8
 8005ecc:	4620      	mov	r0, r4
 8005ece:	f000 f977 	bl	80061c0 <_Bfree>
 8005ed2:	4639      	mov	r1, r7
 8005ed4:	4620      	mov	r0, r4
 8005ed6:	f000 f973 	bl	80061c0 <_Bfree>
 8005eda:	e6a5      	b.n	8005c28 <_dtoa_r+0x6d8>
 8005edc:	2600      	movs	r6, #0
 8005ede:	4637      	mov	r7, r6
 8005ee0:	e7e1      	b.n	8005ea6 <_dtoa_r+0x956>
 8005ee2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8005ee4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8005ee8:	4637      	mov	r7, r6
 8005eea:	e599      	b.n	8005a20 <_dtoa_r+0x4d0>
 8005eec:	9b08      	ldr	r3, [sp, #32]
 8005eee:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f000 80fd 	beq.w	80060f2 <_dtoa_r+0xba2>
 8005ef8:	2d00      	cmp	r5, #0
 8005efa:	dd05      	ble.n	8005f08 <_dtoa_r+0x9b8>
 8005efc:	4639      	mov	r1, r7
 8005efe:	462a      	mov	r2, r5
 8005f00:	4620      	mov	r0, r4
 8005f02:	f000 fb2f 	bl	8006564 <__lshift>
 8005f06:	4607      	mov	r7, r0
 8005f08:	9b06      	ldr	r3, [sp, #24]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d05c      	beq.n	8005fc8 <_dtoa_r+0xa78>
 8005f0e:	6879      	ldr	r1, [r7, #4]
 8005f10:	4620      	mov	r0, r4
 8005f12:	f000 f915 	bl	8006140 <_Balloc>
 8005f16:	4605      	mov	r5, r0
 8005f18:	b928      	cbnz	r0, 8005f26 <_dtoa_r+0x9d6>
 8005f1a:	4b80      	ldr	r3, [pc, #512]	; (800611c <_dtoa_r+0xbcc>)
 8005f1c:	4602      	mov	r2, r0
 8005f1e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005f22:	f7ff bb2e 	b.w	8005582 <_dtoa_r+0x32>
 8005f26:	693a      	ldr	r2, [r7, #16]
 8005f28:	3202      	adds	r2, #2
 8005f2a:	0092      	lsls	r2, r2, #2
 8005f2c:	f107 010c 	add.w	r1, r7, #12
 8005f30:	300c      	adds	r0, #12
 8005f32:	f7fe fde1 	bl	8004af8 <memcpy>
 8005f36:	2201      	movs	r2, #1
 8005f38:	4629      	mov	r1, r5
 8005f3a:	4620      	mov	r0, r4
 8005f3c:	f000 fb12 	bl	8006564 <__lshift>
 8005f40:	9b00      	ldr	r3, [sp, #0]
 8005f42:	3301      	adds	r3, #1
 8005f44:	9301      	str	r3, [sp, #4]
 8005f46:	9b00      	ldr	r3, [sp, #0]
 8005f48:	444b      	add	r3, r9
 8005f4a:	9307      	str	r3, [sp, #28]
 8005f4c:	9b02      	ldr	r3, [sp, #8]
 8005f4e:	f003 0301 	and.w	r3, r3, #1
 8005f52:	46b8      	mov	r8, r7
 8005f54:	9306      	str	r3, [sp, #24]
 8005f56:	4607      	mov	r7, r0
 8005f58:	9b01      	ldr	r3, [sp, #4]
 8005f5a:	4631      	mov	r1, r6
 8005f5c:	3b01      	subs	r3, #1
 8005f5e:	4658      	mov	r0, fp
 8005f60:	9302      	str	r3, [sp, #8]
 8005f62:	f7ff fa69 	bl	8005438 <quorem>
 8005f66:	4603      	mov	r3, r0
 8005f68:	3330      	adds	r3, #48	; 0x30
 8005f6a:	9004      	str	r0, [sp, #16]
 8005f6c:	4641      	mov	r1, r8
 8005f6e:	4658      	mov	r0, fp
 8005f70:	9308      	str	r3, [sp, #32]
 8005f72:	f000 fb63 	bl	800663c <__mcmp>
 8005f76:	463a      	mov	r2, r7
 8005f78:	4681      	mov	r9, r0
 8005f7a:	4631      	mov	r1, r6
 8005f7c:	4620      	mov	r0, r4
 8005f7e:	f000 fb79 	bl	8006674 <__mdiff>
 8005f82:	68c2      	ldr	r2, [r0, #12]
 8005f84:	9b08      	ldr	r3, [sp, #32]
 8005f86:	4605      	mov	r5, r0
 8005f88:	bb02      	cbnz	r2, 8005fcc <_dtoa_r+0xa7c>
 8005f8a:	4601      	mov	r1, r0
 8005f8c:	4658      	mov	r0, fp
 8005f8e:	f000 fb55 	bl	800663c <__mcmp>
 8005f92:	9b08      	ldr	r3, [sp, #32]
 8005f94:	4602      	mov	r2, r0
 8005f96:	4629      	mov	r1, r5
 8005f98:	4620      	mov	r0, r4
 8005f9a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8005f9e:	f000 f90f 	bl	80061c0 <_Bfree>
 8005fa2:	9b05      	ldr	r3, [sp, #20]
 8005fa4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005fa6:	9d01      	ldr	r5, [sp, #4]
 8005fa8:	ea43 0102 	orr.w	r1, r3, r2
 8005fac:	9b06      	ldr	r3, [sp, #24]
 8005fae:	430b      	orrs	r3, r1
 8005fb0:	9b08      	ldr	r3, [sp, #32]
 8005fb2:	d10d      	bne.n	8005fd0 <_dtoa_r+0xa80>
 8005fb4:	2b39      	cmp	r3, #57	; 0x39
 8005fb6:	d029      	beq.n	800600c <_dtoa_r+0xabc>
 8005fb8:	f1b9 0f00 	cmp.w	r9, #0
 8005fbc:	dd01      	ble.n	8005fc2 <_dtoa_r+0xa72>
 8005fbe:	9b04      	ldr	r3, [sp, #16]
 8005fc0:	3331      	adds	r3, #49	; 0x31
 8005fc2:	9a02      	ldr	r2, [sp, #8]
 8005fc4:	7013      	strb	r3, [r2, #0]
 8005fc6:	e774      	b.n	8005eb2 <_dtoa_r+0x962>
 8005fc8:	4638      	mov	r0, r7
 8005fca:	e7b9      	b.n	8005f40 <_dtoa_r+0x9f0>
 8005fcc:	2201      	movs	r2, #1
 8005fce:	e7e2      	b.n	8005f96 <_dtoa_r+0xa46>
 8005fd0:	f1b9 0f00 	cmp.w	r9, #0
 8005fd4:	db06      	blt.n	8005fe4 <_dtoa_r+0xa94>
 8005fd6:	9905      	ldr	r1, [sp, #20]
 8005fd8:	ea41 0909 	orr.w	r9, r1, r9
 8005fdc:	9906      	ldr	r1, [sp, #24]
 8005fde:	ea59 0101 	orrs.w	r1, r9, r1
 8005fe2:	d120      	bne.n	8006026 <_dtoa_r+0xad6>
 8005fe4:	2a00      	cmp	r2, #0
 8005fe6:	ddec      	ble.n	8005fc2 <_dtoa_r+0xa72>
 8005fe8:	4659      	mov	r1, fp
 8005fea:	2201      	movs	r2, #1
 8005fec:	4620      	mov	r0, r4
 8005fee:	9301      	str	r3, [sp, #4]
 8005ff0:	f000 fab8 	bl	8006564 <__lshift>
 8005ff4:	4631      	mov	r1, r6
 8005ff6:	4683      	mov	fp, r0
 8005ff8:	f000 fb20 	bl	800663c <__mcmp>
 8005ffc:	2800      	cmp	r0, #0
 8005ffe:	9b01      	ldr	r3, [sp, #4]
 8006000:	dc02      	bgt.n	8006008 <_dtoa_r+0xab8>
 8006002:	d1de      	bne.n	8005fc2 <_dtoa_r+0xa72>
 8006004:	07da      	lsls	r2, r3, #31
 8006006:	d5dc      	bpl.n	8005fc2 <_dtoa_r+0xa72>
 8006008:	2b39      	cmp	r3, #57	; 0x39
 800600a:	d1d8      	bne.n	8005fbe <_dtoa_r+0xa6e>
 800600c:	9a02      	ldr	r2, [sp, #8]
 800600e:	2339      	movs	r3, #57	; 0x39
 8006010:	7013      	strb	r3, [r2, #0]
 8006012:	462b      	mov	r3, r5
 8006014:	461d      	mov	r5, r3
 8006016:	3b01      	subs	r3, #1
 8006018:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800601c:	2a39      	cmp	r2, #57	; 0x39
 800601e:	d050      	beq.n	80060c2 <_dtoa_r+0xb72>
 8006020:	3201      	adds	r2, #1
 8006022:	701a      	strb	r2, [r3, #0]
 8006024:	e745      	b.n	8005eb2 <_dtoa_r+0x962>
 8006026:	2a00      	cmp	r2, #0
 8006028:	dd03      	ble.n	8006032 <_dtoa_r+0xae2>
 800602a:	2b39      	cmp	r3, #57	; 0x39
 800602c:	d0ee      	beq.n	800600c <_dtoa_r+0xabc>
 800602e:	3301      	adds	r3, #1
 8006030:	e7c7      	b.n	8005fc2 <_dtoa_r+0xa72>
 8006032:	9a01      	ldr	r2, [sp, #4]
 8006034:	9907      	ldr	r1, [sp, #28]
 8006036:	f802 3c01 	strb.w	r3, [r2, #-1]
 800603a:	428a      	cmp	r2, r1
 800603c:	d02a      	beq.n	8006094 <_dtoa_r+0xb44>
 800603e:	4659      	mov	r1, fp
 8006040:	2300      	movs	r3, #0
 8006042:	220a      	movs	r2, #10
 8006044:	4620      	mov	r0, r4
 8006046:	f000 f8dd 	bl	8006204 <__multadd>
 800604a:	45b8      	cmp	r8, r7
 800604c:	4683      	mov	fp, r0
 800604e:	f04f 0300 	mov.w	r3, #0
 8006052:	f04f 020a 	mov.w	r2, #10
 8006056:	4641      	mov	r1, r8
 8006058:	4620      	mov	r0, r4
 800605a:	d107      	bne.n	800606c <_dtoa_r+0xb1c>
 800605c:	f000 f8d2 	bl	8006204 <__multadd>
 8006060:	4680      	mov	r8, r0
 8006062:	4607      	mov	r7, r0
 8006064:	9b01      	ldr	r3, [sp, #4]
 8006066:	3301      	adds	r3, #1
 8006068:	9301      	str	r3, [sp, #4]
 800606a:	e775      	b.n	8005f58 <_dtoa_r+0xa08>
 800606c:	f000 f8ca 	bl	8006204 <__multadd>
 8006070:	4639      	mov	r1, r7
 8006072:	4680      	mov	r8, r0
 8006074:	2300      	movs	r3, #0
 8006076:	220a      	movs	r2, #10
 8006078:	4620      	mov	r0, r4
 800607a:	f000 f8c3 	bl	8006204 <__multadd>
 800607e:	4607      	mov	r7, r0
 8006080:	e7f0      	b.n	8006064 <_dtoa_r+0xb14>
 8006082:	f1b9 0f00 	cmp.w	r9, #0
 8006086:	9a00      	ldr	r2, [sp, #0]
 8006088:	bfcc      	ite	gt
 800608a:	464d      	movgt	r5, r9
 800608c:	2501      	movle	r5, #1
 800608e:	4415      	add	r5, r2
 8006090:	f04f 0800 	mov.w	r8, #0
 8006094:	4659      	mov	r1, fp
 8006096:	2201      	movs	r2, #1
 8006098:	4620      	mov	r0, r4
 800609a:	9301      	str	r3, [sp, #4]
 800609c:	f000 fa62 	bl	8006564 <__lshift>
 80060a0:	4631      	mov	r1, r6
 80060a2:	4683      	mov	fp, r0
 80060a4:	f000 faca 	bl	800663c <__mcmp>
 80060a8:	2800      	cmp	r0, #0
 80060aa:	dcb2      	bgt.n	8006012 <_dtoa_r+0xac2>
 80060ac:	d102      	bne.n	80060b4 <_dtoa_r+0xb64>
 80060ae:	9b01      	ldr	r3, [sp, #4]
 80060b0:	07db      	lsls	r3, r3, #31
 80060b2:	d4ae      	bmi.n	8006012 <_dtoa_r+0xac2>
 80060b4:	462b      	mov	r3, r5
 80060b6:	461d      	mov	r5, r3
 80060b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80060bc:	2a30      	cmp	r2, #48	; 0x30
 80060be:	d0fa      	beq.n	80060b6 <_dtoa_r+0xb66>
 80060c0:	e6f7      	b.n	8005eb2 <_dtoa_r+0x962>
 80060c2:	9a00      	ldr	r2, [sp, #0]
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d1a5      	bne.n	8006014 <_dtoa_r+0xac4>
 80060c8:	f10a 0a01 	add.w	sl, sl, #1
 80060cc:	2331      	movs	r3, #49	; 0x31
 80060ce:	e779      	b.n	8005fc4 <_dtoa_r+0xa74>
 80060d0:	4b13      	ldr	r3, [pc, #76]	; (8006120 <_dtoa_r+0xbd0>)
 80060d2:	f7ff baaf 	b.w	8005634 <_dtoa_r+0xe4>
 80060d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80060d8:	2b00      	cmp	r3, #0
 80060da:	f47f aa86 	bne.w	80055ea <_dtoa_r+0x9a>
 80060de:	4b11      	ldr	r3, [pc, #68]	; (8006124 <_dtoa_r+0xbd4>)
 80060e0:	f7ff baa8 	b.w	8005634 <_dtoa_r+0xe4>
 80060e4:	f1b9 0f00 	cmp.w	r9, #0
 80060e8:	dc03      	bgt.n	80060f2 <_dtoa_r+0xba2>
 80060ea:	9b05      	ldr	r3, [sp, #20]
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	f73f aec9 	bgt.w	8005e84 <_dtoa_r+0x934>
 80060f2:	9d00      	ldr	r5, [sp, #0]
 80060f4:	4631      	mov	r1, r6
 80060f6:	4658      	mov	r0, fp
 80060f8:	f7ff f99e 	bl	8005438 <quorem>
 80060fc:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8006100:	f805 3b01 	strb.w	r3, [r5], #1
 8006104:	9a00      	ldr	r2, [sp, #0]
 8006106:	1aaa      	subs	r2, r5, r2
 8006108:	4591      	cmp	r9, r2
 800610a:	ddba      	ble.n	8006082 <_dtoa_r+0xb32>
 800610c:	4659      	mov	r1, fp
 800610e:	2300      	movs	r3, #0
 8006110:	220a      	movs	r2, #10
 8006112:	4620      	mov	r0, r4
 8006114:	f000 f876 	bl	8006204 <__multadd>
 8006118:	4683      	mov	fp, r0
 800611a:	e7eb      	b.n	80060f4 <_dtoa_r+0xba4>
 800611c:	0800792b 	.word	0x0800792b
 8006120:	08007884 	.word	0x08007884
 8006124:	080078a8 	.word	0x080078a8

08006128 <_localeconv_r>:
 8006128:	4800      	ldr	r0, [pc, #0]	; (800612c <_localeconv_r+0x4>)
 800612a:	4770      	bx	lr
 800612c:	20000164 	.word	0x20000164

08006130 <malloc>:
 8006130:	4b02      	ldr	r3, [pc, #8]	; (800613c <malloc+0xc>)
 8006132:	4601      	mov	r1, r0
 8006134:	6818      	ldr	r0, [r3, #0]
 8006136:	f000 bbe1 	b.w	80068fc <_malloc_r>
 800613a:	bf00      	nop
 800613c:	20000010 	.word	0x20000010

08006140 <_Balloc>:
 8006140:	b570      	push	{r4, r5, r6, lr}
 8006142:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006144:	4604      	mov	r4, r0
 8006146:	460d      	mov	r5, r1
 8006148:	b976      	cbnz	r6, 8006168 <_Balloc+0x28>
 800614a:	2010      	movs	r0, #16
 800614c:	f7ff fff0 	bl	8006130 <malloc>
 8006150:	4602      	mov	r2, r0
 8006152:	6260      	str	r0, [r4, #36]	; 0x24
 8006154:	b920      	cbnz	r0, 8006160 <_Balloc+0x20>
 8006156:	4b18      	ldr	r3, [pc, #96]	; (80061b8 <_Balloc+0x78>)
 8006158:	4818      	ldr	r0, [pc, #96]	; (80061bc <_Balloc+0x7c>)
 800615a:	2166      	movs	r1, #102	; 0x66
 800615c:	f000 fd94 	bl	8006c88 <__assert_func>
 8006160:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006164:	6006      	str	r6, [r0, #0]
 8006166:	60c6      	str	r6, [r0, #12]
 8006168:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800616a:	68f3      	ldr	r3, [r6, #12]
 800616c:	b183      	cbz	r3, 8006190 <_Balloc+0x50>
 800616e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006170:	68db      	ldr	r3, [r3, #12]
 8006172:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006176:	b9b8      	cbnz	r0, 80061a8 <_Balloc+0x68>
 8006178:	2101      	movs	r1, #1
 800617a:	fa01 f605 	lsl.w	r6, r1, r5
 800617e:	1d72      	adds	r2, r6, #5
 8006180:	0092      	lsls	r2, r2, #2
 8006182:	4620      	mov	r0, r4
 8006184:	f000 fb5a 	bl	800683c <_calloc_r>
 8006188:	b160      	cbz	r0, 80061a4 <_Balloc+0x64>
 800618a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800618e:	e00e      	b.n	80061ae <_Balloc+0x6e>
 8006190:	2221      	movs	r2, #33	; 0x21
 8006192:	2104      	movs	r1, #4
 8006194:	4620      	mov	r0, r4
 8006196:	f000 fb51 	bl	800683c <_calloc_r>
 800619a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800619c:	60f0      	str	r0, [r6, #12]
 800619e:	68db      	ldr	r3, [r3, #12]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d1e4      	bne.n	800616e <_Balloc+0x2e>
 80061a4:	2000      	movs	r0, #0
 80061a6:	bd70      	pop	{r4, r5, r6, pc}
 80061a8:	6802      	ldr	r2, [r0, #0]
 80061aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80061ae:	2300      	movs	r3, #0
 80061b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80061b4:	e7f7      	b.n	80061a6 <_Balloc+0x66>
 80061b6:	bf00      	nop
 80061b8:	080078b5 	.word	0x080078b5
 80061bc:	0800793c 	.word	0x0800793c

080061c0 <_Bfree>:
 80061c0:	b570      	push	{r4, r5, r6, lr}
 80061c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80061c4:	4605      	mov	r5, r0
 80061c6:	460c      	mov	r4, r1
 80061c8:	b976      	cbnz	r6, 80061e8 <_Bfree+0x28>
 80061ca:	2010      	movs	r0, #16
 80061cc:	f7ff ffb0 	bl	8006130 <malloc>
 80061d0:	4602      	mov	r2, r0
 80061d2:	6268      	str	r0, [r5, #36]	; 0x24
 80061d4:	b920      	cbnz	r0, 80061e0 <_Bfree+0x20>
 80061d6:	4b09      	ldr	r3, [pc, #36]	; (80061fc <_Bfree+0x3c>)
 80061d8:	4809      	ldr	r0, [pc, #36]	; (8006200 <_Bfree+0x40>)
 80061da:	218a      	movs	r1, #138	; 0x8a
 80061dc:	f000 fd54 	bl	8006c88 <__assert_func>
 80061e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80061e4:	6006      	str	r6, [r0, #0]
 80061e6:	60c6      	str	r6, [r0, #12]
 80061e8:	b13c      	cbz	r4, 80061fa <_Bfree+0x3a>
 80061ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80061ec:	6862      	ldr	r2, [r4, #4]
 80061ee:	68db      	ldr	r3, [r3, #12]
 80061f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80061f4:	6021      	str	r1, [r4, #0]
 80061f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80061fa:	bd70      	pop	{r4, r5, r6, pc}
 80061fc:	080078b5 	.word	0x080078b5
 8006200:	0800793c 	.word	0x0800793c

08006204 <__multadd>:
 8006204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006208:	690e      	ldr	r6, [r1, #16]
 800620a:	4607      	mov	r7, r0
 800620c:	4698      	mov	r8, r3
 800620e:	460c      	mov	r4, r1
 8006210:	f101 0014 	add.w	r0, r1, #20
 8006214:	2300      	movs	r3, #0
 8006216:	6805      	ldr	r5, [r0, #0]
 8006218:	b2a9      	uxth	r1, r5
 800621a:	fb02 8101 	mla	r1, r2, r1, r8
 800621e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8006222:	0c2d      	lsrs	r5, r5, #16
 8006224:	fb02 c505 	mla	r5, r2, r5, ip
 8006228:	b289      	uxth	r1, r1
 800622a:	3301      	adds	r3, #1
 800622c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8006230:	429e      	cmp	r6, r3
 8006232:	f840 1b04 	str.w	r1, [r0], #4
 8006236:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800623a:	dcec      	bgt.n	8006216 <__multadd+0x12>
 800623c:	f1b8 0f00 	cmp.w	r8, #0
 8006240:	d022      	beq.n	8006288 <__multadd+0x84>
 8006242:	68a3      	ldr	r3, [r4, #8]
 8006244:	42b3      	cmp	r3, r6
 8006246:	dc19      	bgt.n	800627c <__multadd+0x78>
 8006248:	6861      	ldr	r1, [r4, #4]
 800624a:	4638      	mov	r0, r7
 800624c:	3101      	adds	r1, #1
 800624e:	f7ff ff77 	bl	8006140 <_Balloc>
 8006252:	4605      	mov	r5, r0
 8006254:	b928      	cbnz	r0, 8006262 <__multadd+0x5e>
 8006256:	4602      	mov	r2, r0
 8006258:	4b0d      	ldr	r3, [pc, #52]	; (8006290 <__multadd+0x8c>)
 800625a:	480e      	ldr	r0, [pc, #56]	; (8006294 <__multadd+0x90>)
 800625c:	21b5      	movs	r1, #181	; 0xb5
 800625e:	f000 fd13 	bl	8006c88 <__assert_func>
 8006262:	6922      	ldr	r2, [r4, #16]
 8006264:	3202      	adds	r2, #2
 8006266:	f104 010c 	add.w	r1, r4, #12
 800626a:	0092      	lsls	r2, r2, #2
 800626c:	300c      	adds	r0, #12
 800626e:	f7fe fc43 	bl	8004af8 <memcpy>
 8006272:	4621      	mov	r1, r4
 8006274:	4638      	mov	r0, r7
 8006276:	f7ff ffa3 	bl	80061c0 <_Bfree>
 800627a:	462c      	mov	r4, r5
 800627c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8006280:	3601      	adds	r6, #1
 8006282:	f8c3 8014 	str.w	r8, [r3, #20]
 8006286:	6126      	str	r6, [r4, #16]
 8006288:	4620      	mov	r0, r4
 800628a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800628e:	bf00      	nop
 8006290:	0800792b 	.word	0x0800792b
 8006294:	0800793c 	.word	0x0800793c

08006298 <__hi0bits>:
 8006298:	0c03      	lsrs	r3, r0, #16
 800629a:	041b      	lsls	r3, r3, #16
 800629c:	b9d3      	cbnz	r3, 80062d4 <__hi0bits+0x3c>
 800629e:	0400      	lsls	r0, r0, #16
 80062a0:	2310      	movs	r3, #16
 80062a2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80062a6:	bf04      	itt	eq
 80062a8:	0200      	lsleq	r0, r0, #8
 80062aa:	3308      	addeq	r3, #8
 80062ac:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80062b0:	bf04      	itt	eq
 80062b2:	0100      	lsleq	r0, r0, #4
 80062b4:	3304      	addeq	r3, #4
 80062b6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80062ba:	bf04      	itt	eq
 80062bc:	0080      	lsleq	r0, r0, #2
 80062be:	3302      	addeq	r3, #2
 80062c0:	2800      	cmp	r0, #0
 80062c2:	db05      	blt.n	80062d0 <__hi0bits+0x38>
 80062c4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80062c8:	f103 0301 	add.w	r3, r3, #1
 80062cc:	bf08      	it	eq
 80062ce:	2320      	moveq	r3, #32
 80062d0:	4618      	mov	r0, r3
 80062d2:	4770      	bx	lr
 80062d4:	2300      	movs	r3, #0
 80062d6:	e7e4      	b.n	80062a2 <__hi0bits+0xa>

080062d8 <__lo0bits>:
 80062d8:	6803      	ldr	r3, [r0, #0]
 80062da:	f013 0207 	ands.w	r2, r3, #7
 80062de:	4601      	mov	r1, r0
 80062e0:	d00b      	beq.n	80062fa <__lo0bits+0x22>
 80062e2:	07da      	lsls	r2, r3, #31
 80062e4:	d424      	bmi.n	8006330 <__lo0bits+0x58>
 80062e6:	0798      	lsls	r0, r3, #30
 80062e8:	bf49      	itett	mi
 80062ea:	085b      	lsrmi	r3, r3, #1
 80062ec:	089b      	lsrpl	r3, r3, #2
 80062ee:	2001      	movmi	r0, #1
 80062f0:	600b      	strmi	r3, [r1, #0]
 80062f2:	bf5c      	itt	pl
 80062f4:	600b      	strpl	r3, [r1, #0]
 80062f6:	2002      	movpl	r0, #2
 80062f8:	4770      	bx	lr
 80062fa:	b298      	uxth	r0, r3
 80062fc:	b9b0      	cbnz	r0, 800632c <__lo0bits+0x54>
 80062fe:	0c1b      	lsrs	r3, r3, #16
 8006300:	2010      	movs	r0, #16
 8006302:	f013 0fff 	tst.w	r3, #255	; 0xff
 8006306:	bf04      	itt	eq
 8006308:	0a1b      	lsreq	r3, r3, #8
 800630a:	3008      	addeq	r0, #8
 800630c:	071a      	lsls	r2, r3, #28
 800630e:	bf04      	itt	eq
 8006310:	091b      	lsreq	r3, r3, #4
 8006312:	3004      	addeq	r0, #4
 8006314:	079a      	lsls	r2, r3, #30
 8006316:	bf04      	itt	eq
 8006318:	089b      	lsreq	r3, r3, #2
 800631a:	3002      	addeq	r0, #2
 800631c:	07da      	lsls	r2, r3, #31
 800631e:	d403      	bmi.n	8006328 <__lo0bits+0x50>
 8006320:	085b      	lsrs	r3, r3, #1
 8006322:	f100 0001 	add.w	r0, r0, #1
 8006326:	d005      	beq.n	8006334 <__lo0bits+0x5c>
 8006328:	600b      	str	r3, [r1, #0]
 800632a:	4770      	bx	lr
 800632c:	4610      	mov	r0, r2
 800632e:	e7e8      	b.n	8006302 <__lo0bits+0x2a>
 8006330:	2000      	movs	r0, #0
 8006332:	4770      	bx	lr
 8006334:	2020      	movs	r0, #32
 8006336:	4770      	bx	lr

08006338 <__i2b>:
 8006338:	b510      	push	{r4, lr}
 800633a:	460c      	mov	r4, r1
 800633c:	2101      	movs	r1, #1
 800633e:	f7ff feff 	bl	8006140 <_Balloc>
 8006342:	4602      	mov	r2, r0
 8006344:	b928      	cbnz	r0, 8006352 <__i2b+0x1a>
 8006346:	4b05      	ldr	r3, [pc, #20]	; (800635c <__i2b+0x24>)
 8006348:	4805      	ldr	r0, [pc, #20]	; (8006360 <__i2b+0x28>)
 800634a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800634e:	f000 fc9b 	bl	8006c88 <__assert_func>
 8006352:	2301      	movs	r3, #1
 8006354:	6144      	str	r4, [r0, #20]
 8006356:	6103      	str	r3, [r0, #16]
 8006358:	bd10      	pop	{r4, pc}
 800635a:	bf00      	nop
 800635c:	0800792b 	.word	0x0800792b
 8006360:	0800793c 	.word	0x0800793c

08006364 <__multiply>:
 8006364:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006368:	4614      	mov	r4, r2
 800636a:	690a      	ldr	r2, [r1, #16]
 800636c:	6923      	ldr	r3, [r4, #16]
 800636e:	429a      	cmp	r2, r3
 8006370:	bfb8      	it	lt
 8006372:	460b      	movlt	r3, r1
 8006374:	460d      	mov	r5, r1
 8006376:	bfbc      	itt	lt
 8006378:	4625      	movlt	r5, r4
 800637a:	461c      	movlt	r4, r3
 800637c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8006380:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006384:	68ab      	ldr	r3, [r5, #8]
 8006386:	6869      	ldr	r1, [r5, #4]
 8006388:	eb0a 0709 	add.w	r7, sl, r9
 800638c:	42bb      	cmp	r3, r7
 800638e:	b085      	sub	sp, #20
 8006390:	bfb8      	it	lt
 8006392:	3101      	addlt	r1, #1
 8006394:	f7ff fed4 	bl	8006140 <_Balloc>
 8006398:	b930      	cbnz	r0, 80063a8 <__multiply+0x44>
 800639a:	4602      	mov	r2, r0
 800639c:	4b42      	ldr	r3, [pc, #264]	; (80064a8 <__multiply+0x144>)
 800639e:	4843      	ldr	r0, [pc, #268]	; (80064ac <__multiply+0x148>)
 80063a0:	f240 115d 	movw	r1, #349	; 0x15d
 80063a4:	f000 fc70 	bl	8006c88 <__assert_func>
 80063a8:	f100 0614 	add.w	r6, r0, #20
 80063ac:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80063b0:	4633      	mov	r3, r6
 80063b2:	2200      	movs	r2, #0
 80063b4:	4543      	cmp	r3, r8
 80063b6:	d31e      	bcc.n	80063f6 <__multiply+0x92>
 80063b8:	f105 0c14 	add.w	ip, r5, #20
 80063bc:	f104 0314 	add.w	r3, r4, #20
 80063c0:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80063c4:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80063c8:	9202      	str	r2, [sp, #8]
 80063ca:	ebac 0205 	sub.w	r2, ip, r5
 80063ce:	3a15      	subs	r2, #21
 80063d0:	f022 0203 	bic.w	r2, r2, #3
 80063d4:	3204      	adds	r2, #4
 80063d6:	f105 0115 	add.w	r1, r5, #21
 80063da:	458c      	cmp	ip, r1
 80063dc:	bf38      	it	cc
 80063de:	2204      	movcc	r2, #4
 80063e0:	9201      	str	r2, [sp, #4]
 80063e2:	9a02      	ldr	r2, [sp, #8]
 80063e4:	9303      	str	r3, [sp, #12]
 80063e6:	429a      	cmp	r2, r3
 80063e8:	d808      	bhi.n	80063fc <__multiply+0x98>
 80063ea:	2f00      	cmp	r7, #0
 80063ec:	dc55      	bgt.n	800649a <__multiply+0x136>
 80063ee:	6107      	str	r7, [r0, #16]
 80063f0:	b005      	add	sp, #20
 80063f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063f6:	f843 2b04 	str.w	r2, [r3], #4
 80063fa:	e7db      	b.n	80063b4 <__multiply+0x50>
 80063fc:	f8b3 a000 	ldrh.w	sl, [r3]
 8006400:	f1ba 0f00 	cmp.w	sl, #0
 8006404:	d020      	beq.n	8006448 <__multiply+0xe4>
 8006406:	f105 0e14 	add.w	lr, r5, #20
 800640a:	46b1      	mov	r9, r6
 800640c:	2200      	movs	r2, #0
 800640e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8006412:	f8d9 b000 	ldr.w	fp, [r9]
 8006416:	b2a1      	uxth	r1, r4
 8006418:	fa1f fb8b 	uxth.w	fp, fp
 800641c:	fb0a b101 	mla	r1, sl, r1, fp
 8006420:	4411      	add	r1, r2
 8006422:	f8d9 2000 	ldr.w	r2, [r9]
 8006426:	0c24      	lsrs	r4, r4, #16
 8006428:	0c12      	lsrs	r2, r2, #16
 800642a:	fb0a 2404 	mla	r4, sl, r4, r2
 800642e:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8006432:	b289      	uxth	r1, r1
 8006434:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8006438:	45f4      	cmp	ip, lr
 800643a:	f849 1b04 	str.w	r1, [r9], #4
 800643e:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8006442:	d8e4      	bhi.n	800640e <__multiply+0xaa>
 8006444:	9901      	ldr	r1, [sp, #4]
 8006446:	5072      	str	r2, [r6, r1]
 8006448:	9a03      	ldr	r2, [sp, #12]
 800644a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800644e:	3304      	adds	r3, #4
 8006450:	f1b9 0f00 	cmp.w	r9, #0
 8006454:	d01f      	beq.n	8006496 <__multiply+0x132>
 8006456:	6834      	ldr	r4, [r6, #0]
 8006458:	f105 0114 	add.w	r1, r5, #20
 800645c:	46b6      	mov	lr, r6
 800645e:	f04f 0a00 	mov.w	sl, #0
 8006462:	880a      	ldrh	r2, [r1, #0]
 8006464:	f8be b002 	ldrh.w	fp, [lr, #2]
 8006468:	fb09 b202 	mla	r2, r9, r2, fp
 800646c:	4492      	add	sl, r2
 800646e:	b2a4      	uxth	r4, r4
 8006470:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8006474:	f84e 4b04 	str.w	r4, [lr], #4
 8006478:	f851 4b04 	ldr.w	r4, [r1], #4
 800647c:	f8be 2000 	ldrh.w	r2, [lr]
 8006480:	0c24      	lsrs	r4, r4, #16
 8006482:	fb09 2404 	mla	r4, r9, r4, r2
 8006486:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800648a:	458c      	cmp	ip, r1
 800648c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006490:	d8e7      	bhi.n	8006462 <__multiply+0xfe>
 8006492:	9a01      	ldr	r2, [sp, #4]
 8006494:	50b4      	str	r4, [r6, r2]
 8006496:	3604      	adds	r6, #4
 8006498:	e7a3      	b.n	80063e2 <__multiply+0x7e>
 800649a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1a5      	bne.n	80063ee <__multiply+0x8a>
 80064a2:	3f01      	subs	r7, #1
 80064a4:	e7a1      	b.n	80063ea <__multiply+0x86>
 80064a6:	bf00      	nop
 80064a8:	0800792b 	.word	0x0800792b
 80064ac:	0800793c 	.word	0x0800793c

080064b0 <__pow5mult>:
 80064b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064b4:	4615      	mov	r5, r2
 80064b6:	f012 0203 	ands.w	r2, r2, #3
 80064ba:	4606      	mov	r6, r0
 80064bc:	460f      	mov	r7, r1
 80064be:	d007      	beq.n	80064d0 <__pow5mult+0x20>
 80064c0:	4c25      	ldr	r4, [pc, #148]	; (8006558 <__pow5mult+0xa8>)
 80064c2:	3a01      	subs	r2, #1
 80064c4:	2300      	movs	r3, #0
 80064c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80064ca:	f7ff fe9b 	bl	8006204 <__multadd>
 80064ce:	4607      	mov	r7, r0
 80064d0:	10ad      	asrs	r5, r5, #2
 80064d2:	d03d      	beq.n	8006550 <__pow5mult+0xa0>
 80064d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80064d6:	b97c      	cbnz	r4, 80064f8 <__pow5mult+0x48>
 80064d8:	2010      	movs	r0, #16
 80064da:	f7ff fe29 	bl	8006130 <malloc>
 80064de:	4602      	mov	r2, r0
 80064e0:	6270      	str	r0, [r6, #36]	; 0x24
 80064e2:	b928      	cbnz	r0, 80064f0 <__pow5mult+0x40>
 80064e4:	4b1d      	ldr	r3, [pc, #116]	; (800655c <__pow5mult+0xac>)
 80064e6:	481e      	ldr	r0, [pc, #120]	; (8006560 <__pow5mult+0xb0>)
 80064e8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80064ec:	f000 fbcc 	bl	8006c88 <__assert_func>
 80064f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80064f4:	6004      	str	r4, [r0, #0]
 80064f6:	60c4      	str	r4, [r0, #12]
 80064f8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80064fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006500:	b94c      	cbnz	r4, 8006516 <__pow5mult+0x66>
 8006502:	f240 2171 	movw	r1, #625	; 0x271
 8006506:	4630      	mov	r0, r6
 8006508:	f7ff ff16 	bl	8006338 <__i2b>
 800650c:	2300      	movs	r3, #0
 800650e:	f8c8 0008 	str.w	r0, [r8, #8]
 8006512:	4604      	mov	r4, r0
 8006514:	6003      	str	r3, [r0, #0]
 8006516:	f04f 0900 	mov.w	r9, #0
 800651a:	07eb      	lsls	r3, r5, #31
 800651c:	d50a      	bpl.n	8006534 <__pow5mult+0x84>
 800651e:	4639      	mov	r1, r7
 8006520:	4622      	mov	r2, r4
 8006522:	4630      	mov	r0, r6
 8006524:	f7ff ff1e 	bl	8006364 <__multiply>
 8006528:	4639      	mov	r1, r7
 800652a:	4680      	mov	r8, r0
 800652c:	4630      	mov	r0, r6
 800652e:	f7ff fe47 	bl	80061c0 <_Bfree>
 8006532:	4647      	mov	r7, r8
 8006534:	106d      	asrs	r5, r5, #1
 8006536:	d00b      	beq.n	8006550 <__pow5mult+0xa0>
 8006538:	6820      	ldr	r0, [r4, #0]
 800653a:	b938      	cbnz	r0, 800654c <__pow5mult+0x9c>
 800653c:	4622      	mov	r2, r4
 800653e:	4621      	mov	r1, r4
 8006540:	4630      	mov	r0, r6
 8006542:	f7ff ff0f 	bl	8006364 <__multiply>
 8006546:	6020      	str	r0, [r4, #0]
 8006548:	f8c0 9000 	str.w	r9, [r0]
 800654c:	4604      	mov	r4, r0
 800654e:	e7e4      	b.n	800651a <__pow5mult+0x6a>
 8006550:	4638      	mov	r0, r7
 8006552:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006556:	bf00      	nop
 8006558:	08007a90 	.word	0x08007a90
 800655c:	080078b5 	.word	0x080078b5
 8006560:	0800793c 	.word	0x0800793c

08006564 <__lshift>:
 8006564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006568:	460c      	mov	r4, r1
 800656a:	6849      	ldr	r1, [r1, #4]
 800656c:	6923      	ldr	r3, [r4, #16]
 800656e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006572:	68a3      	ldr	r3, [r4, #8]
 8006574:	4607      	mov	r7, r0
 8006576:	4691      	mov	r9, r2
 8006578:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800657c:	f108 0601 	add.w	r6, r8, #1
 8006580:	42b3      	cmp	r3, r6
 8006582:	db0b      	blt.n	800659c <__lshift+0x38>
 8006584:	4638      	mov	r0, r7
 8006586:	f7ff fddb 	bl	8006140 <_Balloc>
 800658a:	4605      	mov	r5, r0
 800658c:	b948      	cbnz	r0, 80065a2 <__lshift+0x3e>
 800658e:	4602      	mov	r2, r0
 8006590:	4b28      	ldr	r3, [pc, #160]	; (8006634 <__lshift+0xd0>)
 8006592:	4829      	ldr	r0, [pc, #164]	; (8006638 <__lshift+0xd4>)
 8006594:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006598:	f000 fb76 	bl	8006c88 <__assert_func>
 800659c:	3101      	adds	r1, #1
 800659e:	005b      	lsls	r3, r3, #1
 80065a0:	e7ee      	b.n	8006580 <__lshift+0x1c>
 80065a2:	2300      	movs	r3, #0
 80065a4:	f100 0114 	add.w	r1, r0, #20
 80065a8:	f100 0210 	add.w	r2, r0, #16
 80065ac:	4618      	mov	r0, r3
 80065ae:	4553      	cmp	r3, sl
 80065b0:	db33      	blt.n	800661a <__lshift+0xb6>
 80065b2:	6920      	ldr	r0, [r4, #16]
 80065b4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80065b8:	f104 0314 	add.w	r3, r4, #20
 80065bc:	f019 091f 	ands.w	r9, r9, #31
 80065c0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80065c4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80065c8:	d02b      	beq.n	8006622 <__lshift+0xbe>
 80065ca:	f1c9 0e20 	rsb	lr, r9, #32
 80065ce:	468a      	mov	sl, r1
 80065d0:	2200      	movs	r2, #0
 80065d2:	6818      	ldr	r0, [r3, #0]
 80065d4:	fa00 f009 	lsl.w	r0, r0, r9
 80065d8:	4302      	orrs	r2, r0
 80065da:	f84a 2b04 	str.w	r2, [sl], #4
 80065de:	f853 2b04 	ldr.w	r2, [r3], #4
 80065e2:	459c      	cmp	ip, r3
 80065e4:	fa22 f20e 	lsr.w	r2, r2, lr
 80065e8:	d8f3      	bhi.n	80065d2 <__lshift+0x6e>
 80065ea:	ebac 0304 	sub.w	r3, ip, r4
 80065ee:	3b15      	subs	r3, #21
 80065f0:	f023 0303 	bic.w	r3, r3, #3
 80065f4:	3304      	adds	r3, #4
 80065f6:	f104 0015 	add.w	r0, r4, #21
 80065fa:	4584      	cmp	ip, r0
 80065fc:	bf38      	it	cc
 80065fe:	2304      	movcc	r3, #4
 8006600:	50ca      	str	r2, [r1, r3]
 8006602:	b10a      	cbz	r2, 8006608 <__lshift+0xa4>
 8006604:	f108 0602 	add.w	r6, r8, #2
 8006608:	3e01      	subs	r6, #1
 800660a:	4638      	mov	r0, r7
 800660c:	612e      	str	r6, [r5, #16]
 800660e:	4621      	mov	r1, r4
 8006610:	f7ff fdd6 	bl	80061c0 <_Bfree>
 8006614:	4628      	mov	r0, r5
 8006616:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800661a:	f842 0f04 	str.w	r0, [r2, #4]!
 800661e:	3301      	adds	r3, #1
 8006620:	e7c5      	b.n	80065ae <__lshift+0x4a>
 8006622:	3904      	subs	r1, #4
 8006624:	f853 2b04 	ldr.w	r2, [r3], #4
 8006628:	f841 2f04 	str.w	r2, [r1, #4]!
 800662c:	459c      	cmp	ip, r3
 800662e:	d8f9      	bhi.n	8006624 <__lshift+0xc0>
 8006630:	e7ea      	b.n	8006608 <__lshift+0xa4>
 8006632:	bf00      	nop
 8006634:	0800792b 	.word	0x0800792b
 8006638:	0800793c 	.word	0x0800793c

0800663c <__mcmp>:
 800663c:	b530      	push	{r4, r5, lr}
 800663e:	6902      	ldr	r2, [r0, #16]
 8006640:	690c      	ldr	r4, [r1, #16]
 8006642:	1b12      	subs	r2, r2, r4
 8006644:	d10e      	bne.n	8006664 <__mcmp+0x28>
 8006646:	f100 0314 	add.w	r3, r0, #20
 800664a:	3114      	adds	r1, #20
 800664c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006650:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006654:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006658:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800665c:	42a5      	cmp	r5, r4
 800665e:	d003      	beq.n	8006668 <__mcmp+0x2c>
 8006660:	d305      	bcc.n	800666e <__mcmp+0x32>
 8006662:	2201      	movs	r2, #1
 8006664:	4610      	mov	r0, r2
 8006666:	bd30      	pop	{r4, r5, pc}
 8006668:	4283      	cmp	r3, r0
 800666a:	d3f3      	bcc.n	8006654 <__mcmp+0x18>
 800666c:	e7fa      	b.n	8006664 <__mcmp+0x28>
 800666e:	f04f 32ff 	mov.w	r2, #4294967295
 8006672:	e7f7      	b.n	8006664 <__mcmp+0x28>

08006674 <__mdiff>:
 8006674:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006678:	460c      	mov	r4, r1
 800667a:	4606      	mov	r6, r0
 800667c:	4611      	mov	r1, r2
 800667e:	4620      	mov	r0, r4
 8006680:	4617      	mov	r7, r2
 8006682:	f7ff ffdb 	bl	800663c <__mcmp>
 8006686:	1e05      	subs	r5, r0, #0
 8006688:	d110      	bne.n	80066ac <__mdiff+0x38>
 800668a:	4629      	mov	r1, r5
 800668c:	4630      	mov	r0, r6
 800668e:	f7ff fd57 	bl	8006140 <_Balloc>
 8006692:	b930      	cbnz	r0, 80066a2 <__mdiff+0x2e>
 8006694:	4b39      	ldr	r3, [pc, #228]	; (800677c <__mdiff+0x108>)
 8006696:	4602      	mov	r2, r0
 8006698:	f240 2132 	movw	r1, #562	; 0x232
 800669c:	4838      	ldr	r0, [pc, #224]	; (8006780 <__mdiff+0x10c>)
 800669e:	f000 faf3 	bl	8006c88 <__assert_func>
 80066a2:	2301      	movs	r3, #1
 80066a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80066a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066ac:	bfa4      	itt	ge
 80066ae:	463b      	movge	r3, r7
 80066b0:	4627      	movge	r7, r4
 80066b2:	4630      	mov	r0, r6
 80066b4:	6879      	ldr	r1, [r7, #4]
 80066b6:	bfa6      	itte	ge
 80066b8:	461c      	movge	r4, r3
 80066ba:	2500      	movge	r5, #0
 80066bc:	2501      	movlt	r5, #1
 80066be:	f7ff fd3f 	bl	8006140 <_Balloc>
 80066c2:	b920      	cbnz	r0, 80066ce <__mdiff+0x5a>
 80066c4:	4b2d      	ldr	r3, [pc, #180]	; (800677c <__mdiff+0x108>)
 80066c6:	4602      	mov	r2, r0
 80066c8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80066cc:	e7e6      	b.n	800669c <__mdiff+0x28>
 80066ce:	693e      	ldr	r6, [r7, #16]
 80066d0:	60c5      	str	r5, [r0, #12]
 80066d2:	6925      	ldr	r5, [r4, #16]
 80066d4:	f107 0114 	add.w	r1, r7, #20
 80066d8:	f104 0914 	add.w	r9, r4, #20
 80066dc:	f100 0e14 	add.w	lr, r0, #20
 80066e0:	f107 0210 	add.w	r2, r7, #16
 80066e4:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80066e8:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80066ec:	46f2      	mov	sl, lr
 80066ee:	2700      	movs	r7, #0
 80066f0:	f859 3b04 	ldr.w	r3, [r9], #4
 80066f4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80066f8:	fa1f f883 	uxth.w	r8, r3
 80066fc:	fa17 f78b 	uxtah	r7, r7, fp
 8006700:	0c1b      	lsrs	r3, r3, #16
 8006702:	eba7 0808 	sub.w	r8, r7, r8
 8006706:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800670a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800670e:	fa1f f888 	uxth.w	r8, r8
 8006712:	141f      	asrs	r7, r3, #16
 8006714:	454d      	cmp	r5, r9
 8006716:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800671a:	f84a 3b04 	str.w	r3, [sl], #4
 800671e:	d8e7      	bhi.n	80066f0 <__mdiff+0x7c>
 8006720:	1b2b      	subs	r3, r5, r4
 8006722:	3b15      	subs	r3, #21
 8006724:	f023 0303 	bic.w	r3, r3, #3
 8006728:	3304      	adds	r3, #4
 800672a:	3415      	adds	r4, #21
 800672c:	42a5      	cmp	r5, r4
 800672e:	bf38      	it	cc
 8006730:	2304      	movcc	r3, #4
 8006732:	4419      	add	r1, r3
 8006734:	4473      	add	r3, lr
 8006736:	469e      	mov	lr, r3
 8006738:	460d      	mov	r5, r1
 800673a:	4565      	cmp	r5, ip
 800673c:	d30e      	bcc.n	800675c <__mdiff+0xe8>
 800673e:	f10c 0203 	add.w	r2, ip, #3
 8006742:	1a52      	subs	r2, r2, r1
 8006744:	f022 0203 	bic.w	r2, r2, #3
 8006748:	3903      	subs	r1, #3
 800674a:	458c      	cmp	ip, r1
 800674c:	bf38      	it	cc
 800674e:	2200      	movcc	r2, #0
 8006750:	441a      	add	r2, r3
 8006752:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8006756:	b17b      	cbz	r3, 8006778 <__mdiff+0x104>
 8006758:	6106      	str	r6, [r0, #16]
 800675a:	e7a5      	b.n	80066a8 <__mdiff+0x34>
 800675c:	f855 8b04 	ldr.w	r8, [r5], #4
 8006760:	fa17 f488 	uxtah	r4, r7, r8
 8006764:	1422      	asrs	r2, r4, #16
 8006766:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800676a:	b2a4      	uxth	r4, r4
 800676c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006770:	f84e 4b04 	str.w	r4, [lr], #4
 8006774:	1417      	asrs	r7, r2, #16
 8006776:	e7e0      	b.n	800673a <__mdiff+0xc6>
 8006778:	3e01      	subs	r6, #1
 800677a:	e7ea      	b.n	8006752 <__mdiff+0xde>
 800677c:	0800792b 	.word	0x0800792b
 8006780:	0800793c 	.word	0x0800793c

08006784 <__d2b>:
 8006784:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006788:	4689      	mov	r9, r1
 800678a:	2101      	movs	r1, #1
 800678c:	ec57 6b10 	vmov	r6, r7, d0
 8006790:	4690      	mov	r8, r2
 8006792:	f7ff fcd5 	bl	8006140 <_Balloc>
 8006796:	4604      	mov	r4, r0
 8006798:	b930      	cbnz	r0, 80067a8 <__d2b+0x24>
 800679a:	4602      	mov	r2, r0
 800679c:	4b25      	ldr	r3, [pc, #148]	; (8006834 <__d2b+0xb0>)
 800679e:	4826      	ldr	r0, [pc, #152]	; (8006838 <__d2b+0xb4>)
 80067a0:	f240 310a 	movw	r1, #778	; 0x30a
 80067a4:	f000 fa70 	bl	8006c88 <__assert_func>
 80067a8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80067ac:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80067b0:	bb35      	cbnz	r5, 8006800 <__d2b+0x7c>
 80067b2:	2e00      	cmp	r6, #0
 80067b4:	9301      	str	r3, [sp, #4]
 80067b6:	d028      	beq.n	800680a <__d2b+0x86>
 80067b8:	4668      	mov	r0, sp
 80067ba:	9600      	str	r6, [sp, #0]
 80067bc:	f7ff fd8c 	bl	80062d8 <__lo0bits>
 80067c0:	9900      	ldr	r1, [sp, #0]
 80067c2:	b300      	cbz	r0, 8006806 <__d2b+0x82>
 80067c4:	9a01      	ldr	r2, [sp, #4]
 80067c6:	f1c0 0320 	rsb	r3, r0, #32
 80067ca:	fa02 f303 	lsl.w	r3, r2, r3
 80067ce:	430b      	orrs	r3, r1
 80067d0:	40c2      	lsrs	r2, r0
 80067d2:	6163      	str	r3, [r4, #20]
 80067d4:	9201      	str	r2, [sp, #4]
 80067d6:	9b01      	ldr	r3, [sp, #4]
 80067d8:	61a3      	str	r3, [r4, #24]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bf14      	ite	ne
 80067de:	2202      	movne	r2, #2
 80067e0:	2201      	moveq	r2, #1
 80067e2:	6122      	str	r2, [r4, #16]
 80067e4:	b1d5      	cbz	r5, 800681c <__d2b+0x98>
 80067e6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80067ea:	4405      	add	r5, r0
 80067ec:	f8c9 5000 	str.w	r5, [r9]
 80067f0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80067f4:	f8c8 0000 	str.w	r0, [r8]
 80067f8:	4620      	mov	r0, r4
 80067fa:	b003      	add	sp, #12
 80067fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006800:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006804:	e7d5      	b.n	80067b2 <__d2b+0x2e>
 8006806:	6161      	str	r1, [r4, #20]
 8006808:	e7e5      	b.n	80067d6 <__d2b+0x52>
 800680a:	a801      	add	r0, sp, #4
 800680c:	f7ff fd64 	bl	80062d8 <__lo0bits>
 8006810:	9b01      	ldr	r3, [sp, #4]
 8006812:	6163      	str	r3, [r4, #20]
 8006814:	2201      	movs	r2, #1
 8006816:	6122      	str	r2, [r4, #16]
 8006818:	3020      	adds	r0, #32
 800681a:	e7e3      	b.n	80067e4 <__d2b+0x60>
 800681c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006820:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006824:	f8c9 0000 	str.w	r0, [r9]
 8006828:	6918      	ldr	r0, [r3, #16]
 800682a:	f7ff fd35 	bl	8006298 <__hi0bits>
 800682e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006832:	e7df      	b.n	80067f4 <__d2b+0x70>
 8006834:	0800792b 	.word	0x0800792b
 8006838:	0800793c 	.word	0x0800793c

0800683c <_calloc_r>:
 800683c:	b513      	push	{r0, r1, r4, lr}
 800683e:	434a      	muls	r2, r1
 8006840:	4611      	mov	r1, r2
 8006842:	9201      	str	r2, [sp, #4]
 8006844:	f000 f85a 	bl	80068fc <_malloc_r>
 8006848:	4604      	mov	r4, r0
 800684a:	b118      	cbz	r0, 8006854 <_calloc_r+0x18>
 800684c:	9a01      	ldr	r2, [sp, #4]
 800684e:	2100      	movs	r1, #0
 8006850:	f7fe f960 	bl	8004b14 <memset>
 8006854:	4620      	mov	r0, r4
 8006856:	b002      	add	sp, #8
 8006858:	bd10      	pop	{r4, pc}
	...

0800685c <_free_r>:
 800685c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800685e:	2900      	cmp	r1, #0
 8006860:	d048      	beq.n	80068f4 <_free_r+0x98>
 8006862:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006866:	9001      	str	r0, [sp, #4]
 8006868:	2b00      	cmp	r3, #0
 800686a:	f1a1 0404 	sub.w	r4, r1, #4
 800686e:	bfb8      	it	lt
 8006870:	18e4      	addlt	r4, r4, r3
 8006872:	f000 fa65 	bl	8006d40 <__malloc_lock>
 8006876:	4a20      	ldr	r2, [pc, #128]	; (80068f8 <_free_r+0x9c>)
 8006878:	9801      	ldr	r0, [sp, #4]
 800687a:	6813      	ldr	r3, [r2, #0]
 800687c:	4615      	mov	r5, r2
 800687e:	b933      	cbnz	r3, 800688e <_free_r+0x32>
 8006880:	6063      	str	r3, [r4, #4]
 8006882:	6014      	str	r4, [r2, #0]
 8006884:	b003      	add	sp, #12
 8006886:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800688a:	f000 ba5f 	b.w	8006d4c <__malloc_unlock>
 800688e:	42a3      	cmp	r3, r4
 8006890:	d90b      	bls.n	80068aa <_free_r+0x4e>
 8006892:	6821      	ldr	r1, [r4, #0]
 8006894:	1862      	adds	r2, r4, r1
 8006896:	4293      	cmp	r3, r2
 8006898:	bf04      	itt	eq
 800689a:	681a      	ldreq	r2, [r3, #0]
 800689c:	685b      	ldreq	r3, [r3, #4]
 800689e:	6063      	str	r3, [r4, #4]
 80068a0:	bf04      	itt	eq
 80068a2:	1852      	addeq	r2, r2, r1
 80068a4:	6022      	streq	r2, [r4, #0]
 80068a6:	602c      	str	r4, [r5, #0]
 80068a8:	e7ec      	b.n	8006884 <_free_r+0x28>
 80068aa:	461a      	mov	r2, r3
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	b10b      	cbz	r3, 80068b4 <_free_r+0x58>
 80068b0:	42a3      	cmp	r3, r4
 80068b2:	d9fa      	bls.n	80068aa <_free_r+0x4e>
 80068b4:	6811      	ldr	r1, [r2, #0]
 80068b6:	1855      	adds	r5, r2, r1
 80068b8:	42a5      	cmp	r5, r4
 80068ba:	d10b      	bne.n	80068d4 <_free_r+0x78>
 80068bc:	6824      	ldr	r4, [r4, #0]
 80068be:	4421      	add	r1, r4
 80068c0:	1854      	adds	r4, r2, r1
 80068c2:	42a3      	cmp	r3, r4
 80068c4:	6011      	str	r1, [r2, #0]
 80068c6:	d1dd      	bne.n	8006884 <_free_r+0x28>
 80068c8:	681c      	ldr	r4, [r3, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	6053      	str	r3, [r2, #4]
 80068ce:	4421      	add	r1, r4
 80068d0:	6011      	str	r1, [r2, #0]
 80068d2:	e7d7      	b.n	8006884 <_free_r+0x28>
 80068d4:	d902      	bls.n	80068dc <_free_r+0x80>
 80068d6:	230c      	movs	r3, #12
 80068d8:	6003      	str	r3, [r0, #0]
 80068da:	e7d3      	b.n	8006884 <_free_r+0x28>
 80068dc:	6825      	ldr	r5, [r4, #0]
 80068de:	1961      	adds	r1, r4, r5
 80068e0:	428b      	cmp	r3, r1
 80068e2:	bf04      	itt	eq
 80068e4:	6819      	ldreq	r1, [r3, #0]
 80068e6:	685b      	ldreq	r3, [r3, #4]
 80068e8:	6063      	str	r3, [r4, #4]
 80068ea:	bf04      	itt	eq
 80068ec:	1949      	addeq	r1, r1, r5
 80068ee:	6021      	streq	r1, [r4, #0]
 80068f0:	6054      	str	r4, [r2, #4]
 80068f2:	e7c7      	b.n	8006884 <_free_r+0x28>
 80068f4:	b003      	add	sp, #12
 80068f6:	bd30      	pop	{r4, r5, pc}
 80068f8:	20000204 	.word	0x20000204

080068fc <_malloc_r>:
 80068fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068fe:	1ccd      	adds	r5, r1, #3
 8006900:	f025 0503 	bic.w	r5, r5, #3
 8006904:	3508      	adds	r5, #8
 8006906:	2d0c      	cmp	r5, #12
 8006908:	bf38      	it	cc
 800690a:	250c      	movcc	r5, #12
 800690c:	2d00      	cmp	r5, #0
 800690e:	4606      	mov	r6, r0
 8006910:	db01      	blt.n	8006916 <_malloc_r+0x1a>
 8006912:	42a9      	cmp	r1, r5
 8006914:	d903      	bls.n	800691e <_malloc_r+0x22>
 8006916:	230c      	movs	r3, #12
 8006918:	6033      	str	r3, [r6, #0]
 800691a:	2000      	movs	r0, #0
 800691c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800691e:	f000 fa0f 	bl	8006d40 <__malloc_lock>
 8006922:	4921      	ldr	r1, [pc, #132]	; (80069a8 <_malloc_r+0xac>)
 8006924:	680a      	ldr	r2, [r1, #0]
 8006926:	4614      	mov	r4, r2
 8006928:	b99c      	cbnz	r4, 8006952 <_malloc_r+0x56>
 800692a:	4f20      	ldr	r7, [pc, #128]	; (80069ac <_malloc_r+0xb0>)
 800692c:	683b      	ldr	r3, [r7, #0]
 800692e:	b923      	cbnz	r3, 800693a <_malloc_r+0x3e>
 8006930:	4621      	mov	r1, r4
 8006932:	4630      	mov	r0, r6
 8006934:	f000 f998 	bl	8006c68 <_sbrk_r>
 8006938:	6038      	str	r0, [r7, #0]
 800693a:	4629      	mov	r1, r5
 800693c:	4630      	mov	r0, r6
 800693e:	f000 f993 	bl	8006c68 <_sbrk_r>
 8006942:	1c43      	adds	r3, r0, #1
 8006944:	d123      	bne.n	800698e <_malloc_r+0x92>
 8006946:	230c      	movs	r3, #12
 8006948:	6033      	str	r3, [r6, #0]
 800694a:	4630      	mov	r0, r6
 800694c:	f000 f9fe 	bl	8006d4c <__malloc_unlock>
 8006950:	e7e3      	b.n	800691a <_malloc_r+0x1e>
 8006952:	6823      	ldr	r3, [r4, #0]
 8006954:	1b5b      	subs	r3, r3, r5
 8006956:	d417      	bmi.n	8006988 <_malloc_r+0x8c>
 8006958:	2b0b      	cmp	r3, #11
 800695a:	d903      	bls.n	8006964 <_malloc_r+0x68>
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	441c      	add	r4, r3
 8006960:	6025      	str	r5, [r4, #0]
 8006962:	e004      	b.n	800696e <_malloc_r+0x72>
 8006964:	6863      	ldr	r3, [r4, #4]
 8006966:	42a2      	cmp	r2, r4
 8006968:	bf0c      	ite	eq
 800696a:	600b      	streq	r3, [r1, #0]
 800696c:	6053      	strne	r3, [r2, #4]
 800696e:	4630      	mov	r0, r6
 8006970:	f000 f9ec 	bl	8006d4c <__malloc_unlock>
 8006974:	f104 000b 	add.w	r0, r4, #11
 8006978:	1d23      	adds	r3, r4, #4
 800697a:	f020 0007 	bic.w	r0, r0, #7
 800697e:	1ac2      	subs	r2, r0, r3
 8006980:	d0cc      	beq.n	800691c <_malloc_r+0x20>
 8006982:	1a1b      	subs	r3, r3, r0
 8006984:	50a3      	str	r3, [r4, r2]
 8006986:	e7c9      	b.n	800691c <_malloc_r+0x20>
 8006988:	4622      	mov	r2, r4
 800698a:	6864      	ldr	r4, [r4, #4]
 800698c:	e7cc      	b.n	8006928 <_malloc_r+0x2c>
 800698e:	1cc4      	adds	r4, r0, #3
 8006990:	f024 0403 	bic.w	r4, r4, #3
 8006994:	42a0      	cmp	r0, r4
 8006996:	d0e3      	beq.n	8006960 <_malloc_r+0x64>
 8006998:	1a21      	subs	r1, r4, r0
 800699a:	4630      	mov	r0, r6
 800699c:	f000 f964 	bl	8006c68 <_sbrk_r>
 80069a0:	3001      	adds	r0, #1
 80069a2:	d1dd      	bne.n	8006960 <_malloc_r+0x64>
 80069a4:	e7cf      	b.n	8006946 <_malloc_r+0x4a>
 80069a6:	bf00      	nop
 80069a8:	20000204 	.word	0x20000204
 80069ac:	20000208 	.word	0x20000208

080069b0 <__ssputs_r>:
 80069b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069b4:	688e      	ldr	r6, [r1, #8]
 80069b6:	429e      	cmp	r6, r3
 80069b8:	4682      	mov	sl, r0
 80069ba:	460c      	mov	r4, r1
 80069bc:	4690      	mov	r8, r2
 80069be:	461f      	mov	r7, r3
 80069c0:	d838      	bhi.n	8006a34 <__ssputs_r+0x84>
 80069c2:	898a      	ldrh	r2, [r1, #12]
 80069c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80069c8:	d032      	beq.n	8006a30 <__ssputs_r+0x80>
 80069ca:	6825      	ldr	r5, [r4, #0]
 80069cc:	6909      	ldr	r1, [r1, #16]
 80069ce:	eba5 0901 	sub.w	r9, r5, r1
 80069d2:	6965      	ldr	r5, [r4, #20]
 80069d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80069d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80069dc:	3301      	adds	r3, #1
 80069de:	444b      	add	r3, r9
 80069e0:	106d      	asrs	r5, r5, #1
 80069e2:	429d      	cmp	r5, r3
 80069e4:	bf38      	it	cc
 80069e6:	461d      	movcc	r5, r3
 80069e8:	0553      	lsls	r3, r2, #21
 80069ea:	d531      	bpl.n	8006a50 <__ssputs_r+0xa0>
 80069ec:	4629      	mov	r1, r5
 80069ee:	f7ff ff85 	bl	80068fc <_malloc_r>
 80069f2:	4606      	mov	r6, r0
 80069f4:	b950      	cbnz	r0, 8006a0c <__ssputs_r+0x5c>
 80069f6:	230c      	movs	r3, #12
 80069f8:	f8ca 3000 	str.w	r3, [sl]
 80069fc:	89a3      	ldrh	r3, [r4, #12]
 80069fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006a02:	81a3      	strh	r3, [r4, #12]
 8006a04:	f04f 30ff 	mov.w	r0, #4294967295
 8006a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a0c:	6921      	ldr	r1, [r4, #16]
 8006a0e:	464a      	mov	r2, r9
 8006a10:	f7fe f872 	bl	8004af8 <memcpy>
 8006a14:	89a3      	ldrh	r3, [r4, #12]
 8006a16:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006a1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006a1e:	81a3      	strh	r3, [r4, #12]
 8006a20:	6126      	str	r6, [r4, #16]
 8006a22:	6165      	str	r5, [r4, #20]
 8006a24:	444e      	add	r6, r9
 8006a26:	eba5 0509 	sub.w	r5, r5, r9
 8006a2a:	6026      	str	r6, [r4, #0]
 8006a2c:	60a5      	str	r5, [r4, #8]
 8006a2e:	463e      	mov	r6, r7
 8006a30:	42be      	cmp	r6, r7
 8006a32:	d900      	bls.n	8006a36 <__ssputs_r+0x86>
 8006a34:	463e      	mov	r6, r7
 8006a36:	4632      	mov	r2, r6
 8006a38:	6820      	ldr	r0, [r4, #0]
 8006a3a:	4641      	mov	r1, r8
 8006a3c:	f000 f966 	bl	8006d0c <memmove>
 8006a40:	68a3      	ldr	r3, [r4, #8]
 8006a42:	6822      	ldr	r2, [r4, #0]
 8006a44:	1b9b      	subs	r3, r3, r6
 8006a46:	4432      	add	r2, r6
 8006a48:	60a3      	str	r3, [r4, #8]
 8006a4a:	6022      	str	r2, [r4, #0]
 8006a4c:	2000      	movs	r0, #0
 8006a4e:	e7db      	b.n	8006a08 <__ssputs_r+0x58>
 8006a50:	462a      	mov	r2, r5
 8006a52:	f000 f981 	bl	8006d58 <_realloc_r>
 8006a56:	4606      	mov	r6, r0
 8006a58:	2800      	cmp	r0, #0
 8006a5a:	d1e1      	bne.n	8006a20 <__ssputs_r+0x70>
 8006a5c:	6921      	ldr	r1, [r4, #16]
 8006a5e:	4650      	mov	r0, sl
 8006a60:	f7ff fefc 	bl	800685c <_free_r>
 8006a64:	e7c7      	b.n	80069f6 <__ssputs_r+0x46>
	...

08006a68 <_svfiprintf_r>:
 8006a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a6c:	4698      	mov	r8, r3
 8006a6e:	898b      	ldrh	r3, [r1, #12]
 8006a70:	061b      	lsls	r3, r3, #24
 8006a72:	b09d      	sub	sp, #116	; 0x74
 8006a74:	4607      	mov	r7, r0
 8006a76:	460d      	mov	r5, r1
 8006a78:	4614      	mov	r4, r2
 8006a7a:	d50e      	bpl.n	8006a9a <_svfiprintf_r+0x32>
 8006a7c:	690b      	ldr	r3, [r1, #16]
 8006a7e:	b963      	cbnz	r3, 8006a9a <_svfiprintf_r+0x32>
 8006a80:	2140      	movs	r1, #64	; 0x40
 8006a82:	f7ff ff3b 	bl	80068fc <_malloc_r>
 8006a86:	6028      	str	r0, [r5, #0]
 8006a88:	6128      	str	r0, [r5, #16]
 8006a8a:	b920      	cbnz	r0, 8006a96 <_svfiprintf_r+0x2e>
 8006a8c:	230c      	movs	r3, #12
 8006a8e:	603b      	str	r3, [r7, #0]
 8006a90:	f04f 30ff 	mov.w	r0, #4294967295
 8006a94:	e0d1      	b.n	8006c3a <_svfiprintf_r+0x1d2>
 8006a96:	2340      	movs	r3, #64	; 0x40
 8006a98:	616b      	str	r3, [r5, #20]
 8006a9a:	2300      	movs	r3, #0
 8006a9c:	9309      	str	r3, [sp, #36]	; 0x24
 8006a9e:	2320      	movs	r3, #32
 8006aa0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006aa4:	f8cd 800c 	str.w	r8, [sp, #12]
 8006aa8:	2330      	movs	r3, #48	; 0x30
 8006aaa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006c54 <_svfiprintf_r+0x1ec>
 8006aae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006ab2:	f04f 0901 	mov.w	r9, #1
 8006ab6:	4623      	mov	r3, r4
 8006ab8:	469a      	mov	sl, r3
 8006aba:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006abe:	b10a      	cbz	r2, 8006ac4 <_svfiprintf_r+0x5c>
 8006ac0:	2a25      	cmp	r2, #37	; 0x25
 8006ac2:	d1f9      	bne.n	8006ab8 <_svfiprintf_r+0x50>
 8006ac4:	ebba 0b04 	subs.w	fp, sl, r4
 8006ac8:	d00b      	beq.n	8006ae2 <_svfiprintf_r+0x7a>
 8006aca:	465b      	mov	r3, fp
 8006acc:	4622      	mov	r2, r4
 8006ace:	4629      	mov	r1, r5
 8006ad0:	4638      	mov	r0, r7
 8006ad2:	f7ff ff6d 	bl	80069b0 <__ssputs_r>
 8006ad6:	3001      	adds	r0, #1
 8006ad8:	f000 80aa 	beq.w	8006c30 <_svfiprintf_r+0x1c8>
 8006adc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006ade:	445a      	add	r2, fp
 8006ae0:	9209      	str	r2, [sp, #36]	; 0x24
 8006ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	f000 80a2 	beq.w	8006c30 <_svfiprintf_r+0x1c8>
 8006aec:	2300      	movs	r3, #0
 8006aee:	f04f 32ff 	mov.w	r2, #4294967295
 8006af2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006af6:	f10a 0a01 	add.w	sl, sl, #1
 8006afa:	9304      	str	r3, [sp, #16]
 8006afc:	9307      	str	r3, [sp, #28]
 8006afe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b02:	931a      	str	r3, [sp, #104]	; 0x68
 8006b04:	4654      	mov	r4, sl
 8006b06:	2205      	movs	r2, #5
 8006b08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b0c:	4851      	ldr	r0, [pc, #324]	; (8006c54 <_svfiprintf_r+0x1ec>)
 8006b0e:	f7f9 fb6f 	bl	80001f0 <memchr>
 8006b12:	9a04      	ldr	r2, [sp, #16]
 8006b14:	b9d8      	cbnz	r0, 8006b4e <_svfiprintf_r+0xe6>
 8006b16:	06d0      	lsls	r0, r2, #27
 8006b18:	bf44      	itt	mi
 8006b1a:	2320      	movmi	r3, #32
 8006b1c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b20:	0711      	lsls	r1, r2, #28
 8006b22:	bf44      	itt	mi
 8006b24:	232b      	movmi	r3, #43	; 0x2b
 8006b26:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b2a:	f89a 3000 	ldrb.w	r3, [sl]
 8006b2e:	2b2a      	cmp	r3, #42	; 0x2a
 8006b30:	d015      	beq.n	8006b5e <_svfiprintf_r+0xf6>
 8006b32:	9a07      	ldr	r2, [sp, #28]
 8006b34:	4654      	mov	r4, sl
 8006b36:	2000      	movs	r0, #0
 8006b38:	f04f 0c0a 	mov.w	ip, #10
 8006b3c:	4621      	mov	r1, r4
 8006b3e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006b42:	3b30      	subs	r3, #48	; 0x30
 8006b44:	2b09      	cmp	r3, #9
 8006b46:	d94e      	bls.n	8006be6 <_svfiprintf_r+0x17e>
 8006b48:	b1b0      	cbz	r0, 8006b78 <_svfiprintf_r+0x110>
 8006b4a:	9207      	str	r2, [sp, #28]
 8006b4c:	e014      	b.n	8006b78 <_svfiprintf_r+0x110>
 8006b4e:	eba0 0308 	sub.w	r3, r0, r8
 8006b52:	fa09 f303 	lsl.w	r3, r9, r3
 8006b56:	4313      	orrs	r3, r2
 8006b58:	9304      	str	r3, [sp, #16]
 8006b5a:	46a2      	mov	sl, r4
 8006b5c:	e7d2      	b.n	8006b04 <_svfiprintf_r+0x9c>
 8006b5e:	9b03      	ldr	r3, [sp, #12]
 8006b60:	1d19      	adds	r1, r3, #4
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	9103      	str	r1, [sp, #12]
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	bfbb      	ittet	lt
 8006b6a:	425b      	neglt	r3, r3
 8006b6c:	f042 0202 	orrlt.w	r2, r2, #2
 8006b70:	9307      	strge	r3, [sp, #28]
 8006b72:	9307      	strlt	r3, [sp, #28]
 8006b74:	bfb8      	it	lt
 8006b76:	9204      	strlt	r2, [sp, #16]
 8006b78:	7823      	ldrb	r3, [r4, #0]
 8006b7a:	2b2e      	cmp	r3, #46	; 0x2e
 8006b7c:	d10c      	bne.n	8006b98 <_svfiprintf_r+0x130>
 8006b7e:	7863      	ldrb	r3, [r4, #1]
 8006b80:	2b2a      	cmp	r3, #42	; 0x2a
 8006b82:	d135      	bne.n	8006bf0 <_svfiprintf_r+0x188>
 8006b84:	9b03      	ldr	r3, [sp, #12]
 8006b86:	1d1a      	adds	r2, r3, #4
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	9203      	str	r2, [sp, #12]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	bfb8      	it	lt
 8006b90:	f04f 33ff 	movlt.w	r3, #4294967295
 8006b94:	3402      	adds	r4, #2
 8006b96:	9305      	str	r3, [sp, #20]
 8006b98:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006c64 <_svfiprintf_r+0x1fc>
 8006b9c:	7821      	ldrb	r1, [r4, #0]
 8006b9e:	2203      	movs	r2, #3
 8006ba0:	4650      	mov	r0, sl
 8006ba2:	f7f9 fb25 	bl	80001f0 <memchr>
 8006ba6:	b140      	cbz	r0, 8006bba <_svfiprintf_r+0x152>
 8006ba8:	2340      	movs	r3, #64	; 0x40
 8006baa:	eba0 000a 	sub.w	r0, r0, sl
 8006bae:	fa03 f000 	lsl.w	r0, r3, r0
 8006bb2:	9b04      	ldr	r3, [sp, #16]
 8006bb4:	4303      	orrs	r3, r0
 8006bb6:	3401      	adds	r4, #1
 8006bb8:	9304      	str	r3, [sp, #16]
 8006bba:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006bbe:	4826      	ldr	r0, [pc, #152]	; (8006c58 <_svfiprintf_r+0x1f0>)
 8006bc0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006bc4:	2206      	movs	r2, #6
 8006bc6:	f7f9 fb13 	bl	80001f0 <memchr>
 8006bca:	2800      	cmp	r0, #0
 8006bcc:	d038      	beq.n	8006c40 <_svfiprintf_r+0x1d8>
 8006bce:	4b23      	ldr	r3, [pc, #140]	; (8006c5c <_svfiprintf_r+0x1f4>)
 8006bd0:	bb1b      	cbnz	r3, 8006c1a <_svfiprintf_r+0x1b2>
 8006bd2:	9b03      	ldr	r3, [sp, #12]
 8006bd4:	3307      	adds	r3, #7
 8006bd6:	f023 0307 	bic.w	r3, r3, #7
 8006bda:	3308      	adds	r3, #8
 8006bdc:	9303      	str	r3, [sp, #12]
 8006bde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006be0:	4433      	add	r3, r6
 8006be2:	9309      	str	r3, [sp, #36]	; 0x24
 8006be4:	e767      	b.n	8006ab6 <_svfiprintf_r+0x4e>
 8006be6:	fb0c 3202 	mla	r2, ip, r2, r3
 8006bea:	460c      	mov	r4, r1
 8006bec:	2001      	movs	r0, #1
 8006bee:	e7a5      	b.n	8006b3c <_svfiprintf_r+0xd4>
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	3401      	adds	r4, #1
 8006bf4:	9305      	str	r3, [sp, #20]
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	f04f 0c0a 	mov.w	ip, #10
 8006bfc:	4620      	mov	r0, r4
 8006bfe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c02:	3a30      	subs	r2, #48	; 0x30
 8006c04:	2a09      	cmp	r2, #9
 8006c06:	d903      	bls.n	8006c10 <_svfiprintf_r+0x1a8>
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0c5      	beq.n	8006b98 <_svfiprintf_r+0x130>
 8006c0c:	9105      	str	r1, [sp, #20]
 8006c0e:	e7c3      	b.n	8006b98 <_svfiprintf_r+0x130>
 8006c10:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c14:	4604      	mov	r4, r0
 8006c16:	2301      	movs	r3, #1
 8006c18:	e7f0      	b.n	8006bfc <_svfiprintf_r+0x194>
 8006c1a:	ab03      	add	r3, sp, #12
 8006c1c:	9300      	str	r3, [sp, #0]
 8006c1e:	462a      	mov	r2, r5
 8006c20:	4b0f      	ldr	r3, [pc, #60]	; (8006c60 <_svfiprintf_r+0x1f8>)
 8006c22:	a904      	add	r1, sp, #16
 8006c24:	4638      	mov	r0, r7
 8006c26:	f7fe f81d 	bl	8004c64 <_printf_float>
 8006c2a:	1c42      	adds	r2, r0, #1
 8006c2c:	4606      	mov	r6, r0
 8006c2e:	d1d6      	bne.n	8006bde <_svfiprintf_r+0x176>
 8006c30:	89ab      	ldrh	r3, [r5, #12]
 8006c32:	065b      	lsls	r3, r3, #25
 8006c34:	f53f af2c 	bmi.w	8006a90 <_svfiprintf_r+0x28>
 8006c38:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006c3a:	b01d      	add	sp, #116	; 0x74
 8006c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c40:	ab03      	add	r3, sp, #12
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	462a      	mov	r2, r5
 8006c46:	4b06      	ldr	r3, [pc, #24]	; (8006c60 <_svfiprintf_r+0x1f8>)
 8006c48:	a904      	add	r1, sp, #16
 8006c4a:	4638      	mov	r0, r7
 8006c4c:	f7fe faae 	bl	80051ac <_printf_i>
 8006c50:	e7eb      	b.n	8006c2a <_svfiprintf_r+0x1c2>
 8006c52:	bf00      	nop
 8006c54:	08007a9c 	.word	0x08007a9c
 8006c58:	08007aa6 	.word	0x08007aa6
 8006c5c:	08004c65 	.word	0x08004c65
 8006c60:	080069b1 	.word	0x080069b1
 8006c64:	08007aa2 	.word	0x08007aa2

08006c68 <_sbrk_r>:
 8006c68:	b538      	push	{r3, r4, r5, lr}
 8006c6a:	4d06      	ldr	r5, [pc, #24]	; (8006c84 <_sbrk_r+0x1c>)
 8006c6c:	2300      	movs	r3, #0
 8006c6e:	4604      	mov	r4, r0
 8006c70:	4608      	mov	r0, r1
 8006c72:	602b      	str	r3, [r5, #0]
 8006c74:	f7fb fca2 	bl	80025bc <_sbrk>
 8006c78:	1c43      	adds	r3, r0, #1
 8006c7a:	d102      	bne.n	8006c82 <_sbrk_r+0x1a>
 8006c7c:	682b      	ldr	r3, [r5, #0]
 8006c7e:	b103      	cbz	r3, 8006c82 <_sbrk_r+0x1a>
 8006c80:	6023      	str	r3, [r4, #0]
 8006c82:	bd38      	pop	{r3, r4, r5, pc}
 8006c84:	2000030c 	.word	0x2000030c

08006c88 <__assert_func>:
 8006c88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006c8a:	4614      	mov	r4, r2
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	4b09      	ldr	r3, [pc, #36]	; (8006cb4 <__assert_func+0x2c>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	4605      	mov	r5, r0
 8006c94:	68d8      	ldr	r0, [r3, #12]
 8006c96:	b14c      	cbz	r4, 8006cac <__assert_func+0x24>
 8006c98:	4b07      	ldr	r3, [pc, #28]	; (8006cb8 <__assert_func+0x30>)
 8006c9a:	9100      	str	r1, [sp, #0]
 8006c9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006ca0:	4906      	ldr	r1, [pc, #24]	; (8006cbc <__assert_func+0x34>)
 8006ca2:	462b      	mov	r3, r5
 8006ca4:	f000 f80e 	bl	8006cc4 <fiprintf>
 8006ca8:	f000 faa4 	bl	80071f4 <abort>
 8006cac:	4b04      	ldr	r3, [pc, #16]	; (8006cc0 <__assert_func+0x38>)
 8006cae:	461c      	mov	r4, r3
 8006cb0:	e7f3      	b.n	8006c9a <__assert_func+0x12>
 8006cb2:	bf00      	nop
 8006cb4:	20000010 	.word	0x20000010
 8006cb8:	08007aad 	.word	0x08007aad
 8006cbc:	08007aba 	.word	0x08007aba
 8006cc0:	08007ae8 	.word	0x08007ae8

08006cc4 <fiprintf>:
 8006cc4:	b40e      	push	{r1, r2, r3}
 8006cc6:	b503      	push	{r0, r1, lr}
 8006cc8:	4601      	mov	r1, r0
 8006cca:	ab03      	add	r3, sp, #12
 8006ccc:	4805      	ldr	r0, [pc, #20]	; (8006ce4 <fiprintf+0x20>)
 8006cce:	f853 2b04 	ldr.w	r2, [r3], #4
 8006cd2:	6800      	ldr	r0, [r0, #0]
 8006cd4:	9301      	str	r3, [sp, #4]
 8006cd6:	f000 f88f 	bl	8006df8 <_vfiprintf_r>
 8006cda:	b002      	add	sp, #8
 8006cdc:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ce0:	b003      	add	sp, #12
 8006ce2:	4770      	bx	lr
 8006ce4:	20000010 	.word	0x20000010

08006ce8 <__ascii_mbtowc>:
 8006ce8:	b082      	sub	sp, #8
 8006cea:	b901      	cbnz	r1, 8006cee <__ascii_mbtowc+0x6>
 8006cec:	a901      	add	r1, sp, #4
 8006cee:	b142      	cbz	r2, 8006d02 <__ascii_mbtowc+0x1a>
 8006cf0:	b14b      	cbz	r3, 8006d06 <__ascii_mbtowc+0x1e>
 8006cf2:	7813      	ldrb	r3, [r2, #0]
 8006cf4:	600b      	str	r3, [r1, #0]
 8006cf6:	7812      	ldrb	r2, [r2, #0]
 8006cf8:	1e10      	subs	r0, r2, #0
 8006cfa:	bf18      	it	ne
 8006cfc:	2001      	movne	r0, #1
 8006cfe:	b002      	add	sp, #8
 8006d00:	4770      	bx	lr
 8006d02:	4610      	mov	r0, r2
 8006d04:	e7fb      	b.n	8006cfe <__ascii_mbtowc+0x16>
 8006d06:	f06f 0001 	mvn.w	r0, #1
 8006d0a:	e7f8      	b.n	8006cfe <__ascii_mbtowc+0x16>

08006d0c <memmove>:
 8006d0c:	4288      	cmp	r0, r1
 8006d0e:	b510      	push	{r4, lr}
 8006d10:	eb01 0402 	add.w	r4, r1, r2
 8006d14:	d902      	bls.n	8006d1c <memmove+0x10>
 8006d16:	4284      	cmp	r4, r0
 8006d18:	4623      	mov	r3, r4
 8006d1a:	d807      	bhi.n	8006d2c <memmove+0x20>
 8006d1c:	1e43      	subs	r3, r0, #1
 8006d1e:	42a1      	cmp	r1, r4
 8006d20:	d008      	beq.n	8006d34 <memmove+0x28>
 8006d22:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d26:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d2a:	e7f8      	b.n	8006d1e <memmove+0x12>
 8006d2c:	4402      	add	r2, r0
 8006d2e:	4601      	mov	r1, r0
 8006d30:	428a      	cmp	r2, r1
 8006d32:	d100      	bne.n	8006d36 <memmove+0x2a>
 8006d34:	bd10      	pop	{r4, pc}
 8006d36:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d3a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d3e:	e7f7      	b.n	8006d30 <memmove+0x24>

08006d40 <__malloc_lock>:
 8006d40:	4801      	ldr	r0, [pc, #4]	; (8006d48 <__malloc_lock+0x8>)
 8006d42:	f000 bc17 	b.w	8007574 <__retarget_lock_acquire_recursive>
 8006d46:	bf00      	nop
 8006d48:	20000314 	.word	0x20000314

08006d4c <__malloc_unlock>:
 8006d4c:	4801      	ldr	r0, [pc, #4]	; (8006d54 <__malloc_unlock+0x8>)
 8006d4e:	f000 bc12 	b.w	8007576 <__retarget_lock_release_recursive>
 8006d52:	bf00      	nop
 8006d54:	20000314 	.word	0x20000314

08006d58 <_realloc_r>:
 8006d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d5a:	4607      	mov	r7, r0
 8006d5c:	4614      	mov	r4, r2
 8006d5e:	460e      	mov	r6, r1
 8006d60:	b921      	cbnz	r1, 8006d6c <_realloc_r+0x14>
 8006d62:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006d66:	4611      	mov	r1, r2
 8006d68:	f7ff bdc8 	b.w	80068fc <_malloc_r>
 8006d6c:	b922      	cbnz	r2, 8006d78 <_realloc_r+0x20>
 8006d6e:	f7ff fd75 	bl	800685c <_free_r>
 8006d72:	4625      	mov	r5, r4
 8006d74:	4628      	mov	r0, r5
 8006d76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d78:	f000 fc62 	bl	8007640 <_malloc_usable_size_r>
 8006d7c:	42a0      	cmp	r0, r4
 8006d7e:	d20f      	bcs.n	8006da0 <_realloc_r+0x48>
 8006d80:	4621      	mov	r1, r4
 8006d82:	4638      	mov	r0, r7
 8006d84:	f7ff fdba 	bl	80068fc <_malloc_r>
 8006d88:	4605      	mov	r5, r0
 8006d8a:	2800      	cmp	r0, #0
 8006d8c:	d0f2      	beq.n	8006d74 <_realloc_r+0x1c>
 8006d8e:	4631      	mov	r1, r6
 8006d90:	4622      	mov	r2, r4
 8006d92:	f7fd feb1 	bl	8004af8 <memcpy>
 8006d96:	4631      	mov	r1, r6
 8006d98:	4638      	mov	r0, r7
 8006d9a:	f7ff fd5f 	bl	800685c <_free_r>
 8006d9e:	e7e9      	b.n	8006d74 <_realloc_r+0x1c>
 8006da0:	4635      	mov	r5, r6
 8006da2:	e7e7      	b.n	8006d74 <_realloc_r+0x1c>

08006da4 <__sfputc_r>:
 8006da4:	6893      	ldr	r3, [r2, #8]
 8006da6:	3b01      	subs	r3, #1
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	b410      	push	{r4}
 8006dac:	6093      	str	r3, [r2, #8]
 8006dae:	da08      	bge.n	8006dc2 <__sfputc_r+0x1e>
 8006db0:	6994      	ldr	r4, [r2, #24]
 8006db2:	42a3      	cmp	r3, r4
 8006db4:	db01      	blt.n	8006dba <__sfputc_r+0x16>
 8006db6:	290a      	cmp	r1, #10
 8006db8:	d103      	bne.n	8006dc2 <__sfputc_r+0x1e>
 8006dba:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dbe:	f000 b94b 	b.w	8007058 <__swbuf_r>
 8006dc2:	6813      	ldr	r3, [r2, #0]
 8006dc4:	1c58      	adds	r0, r3, #1
 8006dc6:	6010      	str	r0, [r2, #0]
 8006dc8:	7019      	strb	r1, [r3, #0]
 8006dca:	4608      	mov	r0, r1
 8006dcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006dd0:	4770      	bx	lr

08006dd2 <__sfputs_r>:
 8006dd2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006dd4:	4606      	mov	r6, r0
 8006dd6:	460f      	mov	r7, r1
 8006dd8:	4614      	mov	r4, r2
 8006dda:	18d5      	adds	r5, r2, r3
 8006ddc:	42ac      	cmp	r4, r5
 8006dde:	d101      	bne.n	8006de4 <__sfputs_r+0x12>
 8006de0:	2000      	movs	r0, #0
 8006de2:	e007      	b.n	8006df4 <__sfputs_r+0x22>
 8006de4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006de8:	463a      	mov	r2, r7
 8006dea:	4630      	mov	r0, r6
 8006dec:	f7ff ffda 	bl	8006da4 <__sfputc_r>
 8006df0:	1c43      	adds	r3, r0, #1
 8006df2:	d1f3      	bne.n	8006ddc <__sfputs_r+0xa>
 8006df4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006df8 <_vfiprintf_r>:
 8006df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dfc:	460d      	mov	r5, r1
 8006dfe:	b09d      	sub	sp, #116	; 0x74
 8006e00:	4614      	mov	r4, r2
 8006e02:	4698      	mov	r8, r3
 8006e04:	4606      	mov	r6, r0
 8006e06:	b118      	cbz	r0, 8006e10 <_vfiprintf_r+0x18>
 8006e08:	6983      	ldr	r3, [r0, #24]
 8006e0a:	b90b      	cbnz	r3, 8006e10 <_vfiprintf_r+0x18>
 8006e0c:	f000 fb14 	bl	8007438 <__sinit>
 8006e10:	4b89      	ldr	r3, [pc, #548]	; (8007038 <_vfiprintf_r+0x240>)
 8006e12:	429d      	cmp	r5, r3
 8006e14:	d11b      	bne.n	8006e4e <_vfiprintf_r+0x56>
 8006e16:	6875      	ldr	r5, [r6, #4]
 8006e18:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e1a:	07d9      	lsls	r1, r3, #31
 8006e1c:	d405      	bmi.n	8006e2a <_vfiprintf_r+0x32>
 8006e1e:	89ab      	ldrh	r3, [r5, #12]
 8006e20:	059a      	lsls	r2, r3, #22
 8006e22:	d402      	bmi.n	8006e2a <_vfiprintf_r+0x32>
 8006e24:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e26:	f000 fba5 	bl	8007574 <__retarget_lock_acquire_recursive>
 8006e2a:	89ab      	ldrh	r3, [r5, #12]
 8006e2c:	071b      	lsls	r3, r3, #28
 8006e2e:	d501      	bpl.n	8006e34 <_vfiprintf_r+0x3c>
 8006e30:	692b      	ldr	r3, [r5, #16]
 8006e32:	b9eb      	cbnz	r3, 8006e70 <_vfiprintf_r+0x78>
 8006e34:	4629      	mov	r1, r5
 8006e36:	4630      	mov	r0, r6
 8006e38:	f000 f96e 	bl	8007118 <__swsetup_r>
 8006e3c:	b1c0      	cbz	r0, 8006e70 <_vfiprintf_r+0x78>
 8006e3e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006e40:	07dc      	lsls	r4, r3, #31
 8006e42:	d50e      	bpl.n	8006e62 <_vfiprintf_r+0x6a>
 8006e44:	f04f 30ff 	mov.w	r0, #4294967295
 8006e48:	b01d      	add	sp, #116	; 0x74
 8006e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e4e:	4b7b      	ldr	r3, [pc, #492]	; (800703c <_vfiprintf_r+0x244>)
 8006e50:	429d      	cmp	r5, r3
 8006e52:	d101      	bne.n	8006e58 <_vfiprintf_r+0x60>
 8006e54:	68b5      	ldr	r5, [r6, #8]
 8006e56:	e7df      	b.n	8006e18 <_vfiprintf_r+0x20>
 8006e58:	4b79      	ldr	r3, [pc, #484]	; (8007040 <_vfiprintf_r+0x248>)
 8006e5a:	429d      	cmp	r5, r3
 8006e5c:	bf08      	it	eq
 8006e5e:	68f5      	ldreq	r5, [r6, #12]
 8006e60:	e7da      	b.n	8006e18 <_vfiprintf_r+0x20>
 8006e62:	89ab      	ldrh	r3, [r5, #12]
 8006e64:	0598      	lsls	r0, r3, #22
 8006e66:	d4ed      	bmi.n	8006e44 <_vfiprintf_r+0x4c>
 8006e68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006e6a:	f000 fb84 	bl	8007576 <__retarget_lock_release_recursive>
 8006e6e:	e7e9      	b.n	8006e44 <_vfiprintf_r+0x4c>
 8006e70:	2300      	movs	r3, #0
 8006e72:	9309      	str	r3, [sp, #36]	; 0x24
 8006e74:	2320      	movs	r3, #32
 8006e76:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006e7a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e7e:	2330      	movs	r3, #48	; 0x30
 8006e80:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007044 <_vfiprintf_r+0x24c>
 8006e84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006e88:	f04f 0901 	mov.w	r9, #1
 8006e8c:	4623      	mov	r3, r4
 8006e8e:	469a      	mov	sl, r3
 8006e90:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e94:	b10a      	cbz	r2, 8006e9a <_vfiprintf_r+0xa2>
 8006e96:	2a25      	cmp	r2, #37	; 0x25
 8006e98:	d1f9      	bne.n	8006e8e <_vfiprintf_r+0x96>
 8006e9a:	ebba 0b04 	subs.w	fp, sl, r4
 8006e9e:	d00b      	beq.n	8006eb8 <_vfiprintf_r+0xc0>
 8006ea0:	465b      	mov	r3, fp
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	4629      	mov	r1, r5
 8006ea6:	4630      	mov	r0, r6
 8006ea8:	f7ff ff93 	bl	8006dd2 <__sfputs_r>
 8006eac:	3001      	adds	r0, #1
 8006eae:	f000 80aa 	beq.w	8007006 <_vfiprintf_r+0x20e>
 8006eb2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006eb4:	445a      	add	r2, fp
 8006eb6:	9209      	str	r2, [sp, #36]	; 0x24
 8006eb8:	f89a 3000 	ldrb.w	r3, [sl]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	f000 80a2 	beq.w	8007006 <_vfiprintf_r+0x20e>
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006ecc:	f10a 0a01 	add.w	sl, sl, #1
 8006ed0:	9304      	str	r3, [sp, #16]
 8006ed2:	9307      	str	r3, [sp, #28]
 8006ed4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006ed8:	931a      	str	r3, [sp, #104]	; 0x68
 8006eda:	4654      	mov	r4, sl
 8006edc:	2205      	movs	r2, #5
 8006ede:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006ee2:	4858      	ldr	r0, [pc, #352]	; (8007044 <_vfiprintf_r+0x24c>)
 8006ee4:	f7f9 f984 	bl	80001f0 <memchr>
 8006ee8:	9a04      	ldr	r2, [sp, #16]
 8006eea:	b9d8      	cbnz	r0, 8006f24 <_vfiprintf_r+0x12c>
 8006eec:	06d1      	lsls	r1, r2, #27
 8006eee:	bf44      	itt	mi
 8006ef0:	2320      	movmi	r3, #32
 8006ef2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006ef6:	0713      	lsls	r3, r2, #28
 8006ef8:	bf44      	itt	mi
 8006efa:	232b      	movmi	r3, #43	; 0x2b
 8006efc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006f00:	f89a 3000 	ldrb.w	r3, [sl]
 8006f04:	2b2a      	cmp	r3, #42	; 0x2a
 8006f06:	d015      	beq.n	8006f34 <_vfiprintf_r+0x13c>
 8006f08:	9a07      	ldr	r2, [sp, #28]
 8006f0a:	4654      	mov	r4, sl
 8006f0c:	2000      	movs	r0, #0
 8006f0e:	f04f 0c0a 	mov.w	ip, #10
 8006f12:	4621      	mov	r1, r4
 8006f14:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f18:	3b30      	subs	r3, #48	; 0x30
 8006f1a:	2b09      	cmp	r3, #9
 8006f1c:	d94e      	bls.n	8006fbc <_vfiprintf_r+0x1c4>
 8006f1e:	b1b0      	cbz	r0, 8006f4e <_vfiprintf_r+0x156>
 8006f20:	9207      	str	r2, [sp, #28]
 8006f22:	e014      	b.n	8006f4e <_vfiprintf_r+0x156>
 8006f24:	eba0 0308 	sub.w	r3, r0, r8
 8006f28:	fa09 f303 	lsl.w	r3, r9, r3
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	9304      	str	r3, [sp, #16]
 8006f30:	46a2      	mov	sl, r4
 8006f32:	e7d2      	b.n	8006eda <_vfiprintf_r+0xe2>
 8006f34:	9b03      	ldr	r3, [sp, #12]
 8006f36:	1d19      	adds	r1, r3, #4
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	9103      	str	r1, [sp, #12]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	bfbb      	ittet	lt
 8006f40:	425b      	neglt	r3, r3
 8006f42:	f042 0202 	orrlt.w	r2, r2, #2
 8006f46:	9307      	strge	r3, [sp, #28]
 8006f48:	9307      	strlt	r3, [sp, #28]
 8006f4a:	bfb8      	it	lt
 8006f4c:	9204      	strlt	r2, [sp, #16]
 8006f4e:	7823      	ldrb	r3, [r4, #0]
 8006f50:	2b2e      	cmp	r3, #46	; 0x2e
 8006f52:	d10c      	bne.n	8006f6e <_vfiprintf_r+0x176>
 8006f54:	7863      	ldrb	r3, [r4, #1]
 8006f56:	2b2a      	cmp	r3, #42	; 0x2a
 8006f58:	d135      	bne.n	8006fc6 <_vfiprintf_r+0x1ce>
 8006f5a:	9b03      	ldr	r3, [sp, #12]
 8006f5c:	1d1a      	adds	r2, r3, #4
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	9203      	str	r2, [sp, #12]
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	bfb8      	it	lt
 8006f66:	f04f 33ff 	movlt.w	r3, #4294967295
 8006f6a:	3402      	adds	r4, #2
 8006f6c:	9305      	str	r3, [sp, #20]
 8006f6e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007054 <_vfiprintf_r+0x25c>
 8006f72:	7821      	ldrb	r1, [r4, #0]
 8006f74:	2203      	movs	r2, #3
 8006f76:	4650      	mov	r0, sl
 8006f78:	f7f9 f93a 	bl	80001f0 <memchr>
 8006f7c:	b140      	cbz	r0, 8006f90 <_vfiprintf_r+0x198>
 8006f7e:	2340      	movs	r3, #64	; 0x40
 8006f80:	eba0 000a 	sub.w	r0, r0, sl
 8006f84:	fa03 f000 	lsl.w	r0, r3, r0
 8006f88:	9b04      	ldr	r3, [sp, #16]
 8006f8a:	4303      	orrs	r3, r0
 8006f8c:	3401      	adds	r4, #1
 8006f8e:	9304      	str	r3, [sp, #16]
 8006f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f94:	482c      	ldr	r0, [pc, #176]	; (8007048 <_vfiprintf_r+0x250>)
 8006f96:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006f9a:	2206      	movs	r2, #6
 8006f9c:	f7f9 f928 	bl	80001f0 <memchr>
 8006fa0:	2800      	cmp	r0, #0
 8006fa2:	d03f      	beq.n	8007024 <_vfiprintf_r+0x22c>
 8006fa4:	4b29      	ldr	r3, [pc, #164]	; (800704c <_vfiprintf_r+0x254>)
 8006fa6:	bb1b      	cbnz	r3, 8006ff0 <_vfiprintf_r+0x1f8>
 8006fa8:	9b03      	ldr	r3, [sp, #12]
 8006faa:	3307      	adds	r3, #7
 8006fac:	f023 0307 	bic.w	r3, r3, #7
 8006fb0:	3308      	adds	r3, #8
 8006fb2:	9303      	str	r3, [sp, #12]
 8006fb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006fb6:	443b      	add	r3, r7
 8006fb8:	9309      	str	r3, [sp, #36]	; 0x24
 8006fba:	e767      	b.n	8006e8c <_vfiprintf_r+0x94>
 8006fbc:	fb0c 3202 	mla	r2, ip, r2, r3
 8006fc0:	460c      	mov	r4, r1
 8006fc2:	2001      	movs	r0, #1
 8006fc4:	e7a5      	b.n	8006f12 <_vfiprintf_r+0x11a>
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	3401      	adds	r4, #1
 8006fca:	9305      	str	r3, [sp, #20]
 8006fcc:	4619      	mov	r1, r3
 8006fce:	f04f 0c0a 	mov.w	ip, #10
 8006fd2:	4620      	mov	r0, r4
 8006fd4:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006fd8:	3a30      	subs	r2, #48	; 0x30
 8006fda:	2a09      	cmp	r2, #9
 8006fdc:	d903      	bls.n	8006fe6 <_vfiprintf_r+0x1ee>
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d0c5      	beq.n	8006f6e <_vfiprintf_r+0x176>
 8006fe2:	9105      	str	r1, [sp, #20]
 8006fe4:	e7c3      	b.n	8006f6e <_vfiprintf_r+0x176>
 8006fe6:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fea:	4604      	mov	r4, r0
 8006fec:	2301      	movs	r3, #1
 8006fee:	e7f0      	b.n	8006fd2 <_vfiprintf_r+0x1da>
 8006ff0:	ab03      	add	r3, sp, #12
 8006ff2:	9300      	str	r3, [sp, #0]
 8006ff4:	462a      	mov	r2, r5
 8006ff6:	4b16      	ldr	r3, [pc, #88]	; (8007050 <_vfiprintf_r+0x258>)
 8006ff8:	a904      	add	r1, sp, #16
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	f7fd fe32 	bl	8004c64 <_printf_float>
 8007000:	4607      	mov	r7, r0
 8007002:	1c78      	adds	r0, r7, #1
 8007004:	d1d6      	bne.n	8006fb4 <_vfiprintf_r+0x1bc>
 8007006:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007008:	07d9      	lsls	r1, r3, #31
 800700a:	d405      	bmi.n	8007018 <_vfiprintf_r+0x220>
 800700c:	89ab      	ldrh	r3, [r5, #12]
 800700e:	059a      	lsls	r2, r3, #22
 8007010:	d402      	bmi.n	8007018 <_vfiprintf_r+0x220>
 8007012:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007014:	f000 faaf 	bl	8007576 <__retarget_lock_release_recursive>
 8007018:	89ab      	ldrh	r3, [r5, #12]
 800701a:	065b      	lsls	r3, r3, #25
 800701c:	f53f af12 	bmi.w	8006e44 <_vfiprintf_r+0x4c>
 8007020:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007022:	e711      	b.n	8006e48 <_vfiprintf_r+0x50>
 8007024:	ab03      	add	r3, sp, #12
 8007026:	9300      	str	r3, [sp, #0]
 8007028:	462a      	mov	r2, r5
 800702a:	4b09      	ldr	r3, [pc, #36]	; (8007050 <_vfiprintf_r+0x258>)
 800702c:	a904      	add	r1, sp, #16
 800702e:	4630      	mov	r0, r6
 8007030:	f7fe f8bc 	bl	80051ac <_printf_i>
 8007034:	e7e4      	b.n	8007000 <_vfiprintf_r+0x208>
 8007036:	bf00      	nop
 8007038:	08007c14 	.word	0x08007c14
 800703c:	08007c34 	.word	0x08007c34
 8007040:	08007bf4 	.word	0x08007bf4
 8007044:	08007a9c 	.word	0x08007a9c
 8007048:	08007aa6 	.word	0x08007aa6
 800704c:	08004c65 	.word	0x08004c65
 8007050:	08006dd3 	.word	0x08006dd3
 8007054:	08007aa2 	.word	0x08007aa2

08007058 <__swbuf_r>:
 8007058:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800705a:	460e      	mov	r6, r1
 800705c:	4614      	mov	r4, r2
 800705e:	4605      	mov	r5, r0
 8007060:	b118      	cbz	r0, 800706a <__swbuf_r+0x12>
 8007062:	6983      	ldr	r3, [r0, #24]
 8007064:	b90b      	cbnz	r3, 800706a <__swbuf_r+0x12>
 8007066:	f000 f9e7 	bl	8007438 <__sinit>
 800706a:	4b21      	ldr	r3, [pc, #132]	; (80070f0 <__swbuf_r+0x98>)
 800706c:	429c      	cmp	r4, r3
 800706e:	d12b      	bne.n	80070c8 <__swbuf_r+0x70>
 8007070:	686c      	ldr	r4, [r5, #4]
 8007072:	69a3      	ldr	r3, [r4, #24]
 8007074:	60a3      	str	r3, [r4, #8]
 8007076:	89a3      	ldrh	r3, [r4, #12]
 8007078:	071a      	lsls	r2, r3, #28
 800707a:	d52f      	bpl.n	80070dc <__swbuf_r+0x84>
 800707c:	6923      	ldr	r3, [r4, #16]
 800707e:	b36b      	cbz	r3, 80070dc <__swbuf_r+0x84>
 8007080:	6923      	ldr	r3, [r4, #16]
 8007082:	6820      	ldr	r0, [r4, #0]
 8007084:	1ac0      	subs	r0, r0, r3
 8007086:	6963      	ldr	r3, [r4, #20]
 8007088:	b2f6      	uxtb	r6, r6
 800708a:	4283      	cmp	r3, r0
 800708c:	4637      	mov	r7, r6
 800708e:	dc04      	bgt.n	800709a <__swbuf_r+0x42>
 8007090:	4621      	mov	r1, r4
 8007092:	4628      	mov	r0, r5
 8007094:	f000 f93c 	bl	8007310 <_fflush_r>
 8007098:	bb30      	cbnz	r0, 80070e8 <__swbuf_r+0x90>
 800709a:	68a3      	ldr	r3, [r4, #8]
 800709c:	3b01      	subs	r3, #1
 800709e:	60a3      	str	r3, [r4, #8]
 80070a0:	6823      	ldr	r3, [r4, #0]
 80070a2:	1c5a      	adds	r2, r3, #1
 80070a4:	6022      	str	r2, [r4, #0]
 80070a6:	701e      	strb	r6, [r3, #0]
 80070a8:	6963      	ldr	r3, [r4, #20]
 80070aa:	3001      	adds	r0, #1
 80070ac:	4283      	cmp	r3, r0
 80070ae:	d004      	beq.n	80070ba <__swbuf_r+0x62>
 80070b0:	89a3      	ldrh	r3, [r4, #12]
 80070b2:	07db      	lsls	r3, r3, #31
 80070b4:	d506      	bpl.n	80070c4 <__swbuf_r+0x6c>
 80070b6:	2e0a      	cmp	r6, #10
 80070b8:	d104      	bne.n	80070c4 <__swbuf_r+0x6c>
 80070ba:	4621      	mov	r1, r4
 80070bc:	4628      	mov	r0, r5
 80070be:	f000 f927 	bl	8007310 <_fflush_r>
 80070c2:	b988      	cbnz	r0, 80070e8 <__swbuf_r+0x90>
 80070c4:	4638      	mov	r0, r7
 80070c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070c8:	4b0a      	ldr	r3, [pc, #40]	; (80070f4 <__swbuf_r+0x9c>)
 80070ca:	429c      	cmp	r4, r3
 80070cc:	d101      	bne.n	80070d2 <__swbuf_r+0x7a>
 80070ce:	68ac      	ldr	r4, [r5, #8]
 80070d0:	e7cf      	b.n	8007072 <__swbuf_r+0x1a>
 80070d2:	4b09      	ldr	r3, [pc, #36]	; (80070f8 <__swbuf_r+0xa0>)
 80070d4:	429c      	cmp	r4, r3
 80070d6:	bf08      	it	eq
 80070d8:	68ec      	ldreq	r4, [r5, #12]
 80070da:	e7ca      	b.n	8007072 <__swbuf_r+0x1a>
 80070dc:	4621      	mov	r1, r4
 80070de:	4628      	mov	r0, r5
 80070e0:	f000 f81a 	bl	8007118 <__swsetup_r>
 80070e4:	2800      	cmp	r0, #0
 80070e6:	d0cb      	beq.n	8007080 <__swbuf_r+0x28>
 80070e8:	f04f 37ff 	mov.w	r7, #4294967295
 80070ec:	e7ea      	b.n	80070c4 <__swbuf_r+0x6c>
 80070ee:	bf00      	nop
 80070f0:	08007c14 	.word	0x08007c14
 80070f4:	08007c34 	.word	0x08007c34
 80070f8:	08007bf4 	.word	0x08007bf4

080070fc <__ascii_wctomb>:
 80070fc:	b149      	cbz	r1, 8007112 <__ascii_wctomb+0x16>
 80070fe:	2aff      	cmp	r2, #255	; 0xff
 8007100:	bf85      	ittet	hi
 8007102:	238a      	movhi	r3, #138	; 0x8a
 8007104:	6003      	strhi	r3, [r0, #0]
 8007106:	700a      	strbls	r2, [r1, #0]
 8007108:	f04f 30ff 	movhi.w	r0, #4294967295
 800710c:	bf98      	it	ls
 800710e:	2001      	movls	r0, #1
 8007110:	4770      	bx	lr
 8007112:	4608      	mov	r0, r1
 8007114:	4770      	bx	lr
	...

08007118 <__swsetup_r>:
 8007118:	4b32      	ldr	r3, [pc, #200]	; (80071e4 <__swsetup_r+0xcc>)
 800711a:	b570      	push	{r4, r5, r6, lr}
 800711c:	681d      	ldr	r5, [r3, #0]
 800711e:	4606      	mov	r6, r0
 8007120:	460c      	mov	r4, r1
 8007122:	b125      	cbz	r5, 800712e <__swsetup_r+0x16>
 8007124:	69ab      	ldr	r3, [r5, #24]
 8007126:	b913      	cbnz	r3, 800712e <__swsetup_r+0x16>
 8007128:	4628      	mov	r0, r5
 800712a:	f000 f985 	bl	8007438 <__sinit>
 800712e:	4b2e      	ldr	r3, [pc, #184]	; (80071e8 <__swsetup_r+0xd0>)
 8007130:	429c      	cmp	r4, r3
 8007132:	d10f      	bne.n	8007154 <__swsetup_r+0x3c>
 8007134:	686c      	ldr	r4, [r5, #4]
 8007136:	89a3      	ldrh	r3, [r4, #12]
 8007138:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800713c:	0719      	lsls	r1, r3, #28
 800713e:	d42c      	bmi.n	800719a <__swsetup_r+0x82>
 8007140:	06dd      	lsls	r5, r3, #27
 8007142:	d411      	bmi.n	8007168 <__swsetup_r+0x50>
 8007144:	2309      	movs	r3, #9
 8007146:	6033      	str	r3, [r6, #0]
 8007148:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800714c:	81a3      	strh	r3, [r4, #12]
 800714e:	f04f 30ff 	mov.w	r0, #4294967295
 8007152:	e03e      	b.n	80071d2 <__swsetup_r+0xba>
 8007154:	4b25      	ldr	r3, [pc, #148]	; (80071ec <__swsetup_r+0xd4>)
 8007156:	429c      	cmp	r4, r3
 8007158:	d101      	bne.n	800715e <__swsetup_r+0x46>
 800715a:	68ac      	ldr	r4, [r5, #8]
 800715c:	e7eb      	b.n	8007136 <__swsetup_r+0x1e>
 800715e:	4b24      	ldr	r3, [pc, #144]	; (80071f0 <__swsetup_r+0xd8>)
 8007160:	429c      	cmp	r4, r3
 8007162:	bf08      	it	eq
 8007164:	68ec      	ldreq	r4, [r5, #12]
 8007166:	e7e6      	b.n	8007136 <__swsetup_r+0x1e>
 8007168:	0758      	lsls	r0, r3, #29
 800716a:	d512      	bpl.n	8007192 <__swsetup_r+0x7a>
 800716c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800716e:	b141      	cbz	r1, 8007182 <__swsetup_r+0x6a>
 8007170:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007174:	4299      	cmp	r1, r3
 8007176:	d002      	beq.n	800717e <__swsetup_r+0x66>
 8007178:	4630      	mov	r0, r6
 800717a:	f7ff fb6f 	bl	800685c <_free_r>
 800717e:	2300      	movs	r3, #0
 8007180:	6363      	str	r3, [r4, #52]	; 0x34
 8007182:	89a3      	ldrh	r3, [r4, #12]
 8007184:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007188:	81a3      	strh	r3, [r4, #12]
 800718a:	2300      	movs	r3, #0
 800718c:	6063      	str	r3, [r4, #4]
 800718e:	6923      	ldr	r3, [r4, #16]
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	89a3      	ldrh	r3, [r4, #12]
 8007194:	f043 0308 	orr.w	r3, r3, #8
 8007198:	81a3      	strh	r3, [r4, #12]
 800719a:	6923      	ldr	r3, [r4, #16]
 800719c:	b94b      	cbnz	r3, 80071b2 <__swsetup_r+0x9a>
 800719e:	89a3      	ldrh	r3, [r4, #12]
 80071a0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80071a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80071a8:	d003      	beq.n	80071b2 <__swsetup_r+0x9a>
 80071aa:	4621      	mov	r1, r4
 80071ac:	4630      	mov	r0, r6
 80071ae:	f000 fa07 	bl	80075c0 <__smakebuf_r>
 80071b2:	89a0      	ldrh	r0, [r4, #12]
 80071b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80071b8:	f010 0301 	ands.w	r3, r0, #1
 80071bc:	d00a      	beq.n	80071d4 <__swsetup_r+0xbc>
 80071be:	2300      	movs	r3, #0
 80071c0:	60a3      	str	r3, [r4, #8]
 80071c2:	6963      	ldr	r3, [r4, #20]
 80071c4:	425b      	negs	r3, r3
 80071c6:	61a3      	str	r3, [r4, #24]
 80071c8:	6923      	ldr	r3, [r4, #16]
 80071ca:	b943      	cbnz	r3, 80071de <__swsetup_r+0xc6>
 80071cc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80071d0:	d1ba      	bne.n	8007148 <__swsetup_r+0x30>
 80071d2:	bd70      	pop	{r4, r5, r6, pc}
 80071d4:	0781      	lsls	r1, r0, #30
 80071d6:	bf58      	it	pl
 80071d8:	6963      	ldrpl	r3, [r4, #20]
 80071da:	60a3      	str	r3, [r4, #8]
 80071dc:	e7f4      	b.n	80071c8 <__swsetup_r+0xb0>
 80071de:	2000      	movs	r0, #0
 80071e0:	e7f7      	b.n	80071d2 <__swsetup_r+0xba>
 80071e2:	bf00      	nop
 80071e4:	20000010 	.word	0x20000010
 80071e8:	08007c14 	.word	0x08007c14
 80071ec:	08007c34 	.word	0x08007c34
 80071f0:	08007bf4 	.word	0x08007bf4

080071f4 <abort>:
 80071f4:	b508      	push	{r3, lr}
 80071f6:	2006      	movs	r0, #6
 80071f8:	f000 fa52 	bl	80076a0 <raise>
 80071fc:	2001      	movs	r0, #1
 80071fe:	f7fb f965 	bl	80024cc <_exit>
	...

08007204 <__sflush_r>:
 8007204:	898a      	ldrh	r2, [r1, #12]
 8007206:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800720a:	4605      	mov	r5, r0
 800720c:	0710      	lsls	r0, r2, #28
 800720e:	460c      	mov	r4, r1
 8007210:	d458      	bmi.n	80072c4 <__sflush_r+0xc0>
 8007212:	684b      	ldr	r3, [r1, #4]
 8007214:	2b00      	cmp	r3, #0
 8007216:	dc05      	bgt.n	8007224 <__sflush_r+0x20>
 8007218:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800721a:	2b00      	cmp	r3, #0
 800721c:	dc02      	bgt.n	8007224 <__sflush_r+0x20>
 800721e:	2000      	movs	r0, #0
 8007220:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007224:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007226:	2e00      	cmp	r6, #0
 8007228:	d0f9      	beq.n	800721e <__sflush_r+0x1a>
 800722a:	2300      	movs	r3, #0
 800722c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007230:	682f      	ldr	r7, [r5, #0]
 8007232:	602b      	str	r3, [r5, #0]
 8007234:	d032      	beq.n	800729c <__sflush_r+0x98>
 8007236:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007238:	89a3      	ldrh	r3, [r4, #12]
 800723a:	075a      	lsls	r2, r3, #29
 800723c:	d505      	bpl.n	800724a <__sflush_r+0x46>
 800723e:	6863      	ldr	r3, [r4, #4]
 8007240:	1ac0      	subs	r0, r0, r3
 8007242:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007244:	b10b      	cbz	r3, 800724a <__sflush_r+0x46>
 8007246:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007248:	1ac0      	subs	r0, r0, r3
 800724a:	2300      	movs	r3, #0
 800724c:	4602      	mov	r2, r0
 800724e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007250:	6a21      	ldr	r1, [r4, #32]
 8007252:	4628      	mov	r0, r5
 8007254:	47b0      	blx	r6
 8007256:	1c43      	adds	r3, r0, #1
 8007258:	89a3      	ldrh	r3, [r4, #12]
 800725a:	d106      	bne.n	800726a <__sflush_r+0x66>
 800725c:	6829      	ldr	r1, [r5, #0]
 800725e:	291d      	cmp	r1, #29
 8007260:	d82c      	bhi.n	80072bc <__sflush_r+0xb8>
 8007262:	4a2a      	ldr	r2, [pc, #168]	; (800730c <__sflush_r+0x108>)
 8007264:	40ca      	lsrs	r2, r1
 8007266:	07d6      	lsls	r6, r2, #31
 8007268:	d528      	bpl.n	80072bc <__sflush_r+0xb8>
 800726a:	2200      	movs	r2, #0
 800726c:	6062      	str	r2, [r4, #4]
 800726e:	04d9      	lsls	r1, r3, #19
 8007270:	6922      	ldr	r2, [r4, #16]
 8007272:	6022      	str	r2, [r4, #0]
 8007274:	d504      	bpl.n	8007280 <__sflush_r+0x7c>
 8007276:	1c42      	adds	r2, r0, #1
 8007278:	d101      	bne.n	800727e <__sflush_r+0x7a>
 800727a:	682b      	ldr	r3, [r5, #0]
 800727c:	b903      	cbnz	r3, 8007280 <__sflush_r+0x7c>
 800727e:	6560      	str	r0, [r4, #84]	; 0x54
 8007280:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007282:	602f      	str	r7, [r5, #0]
 8007284:	2900      	cmp	r1, #0
 8007286:	d0ca      	beq.n	800721e <__sflush_r+0x1a>
 8007288:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800728c:	4299      	cmp	r1, r3
 800728e:	d002      	beq.n	8007296 <__sflush_r+0x92>
 8007290:	4628      	mov	r0, r5
 8007292:	f7ff fae3 	bl	800685c <_free_r>
 8007296:	2000      	movs	r0, #0
 8007298:	6360      	str	r0, [r4, #52]	; 0x34
 800729a:	e7c1      	b.n	8007220 <__sflush_r+0x1c>
 800729c:	6a21      	ldr	r1, [r4, #32]
 800729e:	2301      	movs	r3, #1
 80072a0:	4628      	mov	r0, r5
 80072a2:	47b0      	blx	r6
 80072a4:	1c41      	adds	r1, r0, #1
 80072a6:	d1c7      	bne.n	8007238 <__sflush_r+0x34>
 80072a8:	682b      	ldr	r3, [r5, #0]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d0c4      	beq.n	8007238 <__sflush_r+0x34>
 80072ae:	2b1d      	cmp	r3, #29
 80072b0:	d001      	beq.n	80072b6 <__sflush_r+0xb2>
 80072b2:	2b16      	cmp	r3, #22
 80072b4:	d101      	bne.n	80072ba <__sflush_r+0xb6>
 80072b6:	602f      	str	r7, [r5, #0]
 80072b8:	e7b1      	b.n	800721e <__sflush_r+0x1a>
 80072ba:	89a3      	ldrh	r3, [r4, #12]
 80072bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072c0:	81a3      	strh	r3, [r4, #12]
 80072c2:	e7ad      	b.n	8007220 <__sflush_r+0x1c>
 80072c4:	690f      	ldr	r7, [r1, #16]
 80072c6:	2f00      	cmp	r7, #0
 80072c8:	d0a9      	beq.n	800721e <__sflush_r+0x1a>
 80072ca:	0793      	lsls	r3, r2, #30
 80072cc:	680e      	ldr	r6, [r1, #0]
 80072ce:	bf08      	it	eq
 80072d0:	694b      	ldreq	r3, [r1, #20]
 80072d2:	600f      	str	r7, [r1, #0]
 80072d4:	bf18      	it	ne
 80072d6:	2300      	movne	r3, #0
 80072d8:	eba6 0807 	sub.w	r8, r6, r7
 80072dc:	608b      	str	r3, [r1, #8]
 80072de:	f1b8 0f00 	cmp.w	r8, #0
 80072e2:	dd9c      	ble.n	800721e <__sflush_r+0x1a>
 80072e4:	6a21      	ldr	r1, [r4, #32]
 80072e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80072e8:	4643      	mov	r3, r8
 80072ea:	463a      	mov	r2, r7
 80072ec:	4628      	mov	r0, r5
 80072ee:	47b0      	blx	r6
 80072f0:	2800      	cmp	r0, #0
 80072f2:	dc06      	bgt.n	8007302 <__sflush_r+0xfe>
 80072f4:	89a3      	ldrh	r3, [r4, #12]
 80072f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072fa:	81a3      	strh	r3, [r4, #12]
 80072fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007300:	e78e      	b.n	8007220 <__sflush_r+0x1c>
 8007302:	4407      	add	r7, r0
 8007304:	eba8 0800 	sub.w	r8, r8, r0
 8007308:	e7e9      	b.n	80072de <__sflush_r+0xda>
 800730a:	bf00      	nop
 800730c:	20400001 	.word	0x20400001

08007310 <_fflush_r>:
 8007310:	b538      	push	{r3, r4, r5, lr}
 8007312:	690b      	ldr	r3, [r1, #16]
 8007314:	4605      	mov	r5, r0
 8007316:	460c      	mov	r4, r1
 8007318:	b913      	cbnz	r3, 8007320 <_fflush_r+0x10>
 800731a:	2500      	movs	r5, #0
 800731c:	4628      	mov	r0, r5
 800731e:	bd38      	pop	{r3, r4, r5, pc}
 8007320:	b118      	cbz	r0, 800732a <_fflush_r+0x1a>
 8007322:	6983      	ldr	r3, [r0, #24]
 8007324:	b90b      	cbnz	r3, 800732a <_fflush_r+0x1a>
 8007326:	f000 f887 	bl	8007438 <__sinit>
 800732a:	4b14      	ldr	r3, [pc, #80]	; (800737c <_fflush_r+0x6c>)
 800732c:	429c      	cmp	r4, r3
 800732e:	d11b      	bne.n	8007368 <_fflush_r+0x58>
 8007330:	686c      	ldr	r4, [r5, #4]
 8007332:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d0ef      	beq.n	800731a <_fflush_r+0xa>
 800733a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800733c:	07d0      	lsls	r0, r2, #31
 800733e:	d404      	bmi.n	800734a <_fflush_r+0x3a>
 8007340:	0599      	lsls	r1, r3, #22
 8007342:	d402      	bmi.n	800734a <_fflush_r+0x3a>
 8007344:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007346:	f000 f915 	bl	8007574 <__retarget_lock_acquire_recursive>
 800734a:	4628      	mov	r0, r5
 800734c:	4621      	mov	r1, r4
 800734e:	f7ff ff59 	bl	8007204 <__sflush_r>
 8007352:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007354:	07da      	lsls	r2, r3, #31
 8007356:	4605      	mov	r5, r0
 8007358:	d4e0      	bmi.n	800731c <_fflush_r+0xc>
 800735a:	89a3      	ldrh	r3, [r4, #12]
 800735c:	059b      	lsls	r3, r3, #22
 800735e:	d4dd      	bmi.n	800731c <_fflush_r+0xc>
 8007360:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007362:	f000 f908 	bl	8007576 <__retarget_lock_release_recursive>
 8007366:	e7d9      	b.n	800731c <_fflush_r+0xc>
 8007368:	4b05      	ldr	r3, [pc, #20]	; (8007380 <_fflush_r+0x70>)
 800736a:	429c      	cmp	r4, r3
 800736c:	d101      	bne.n	8007372 <_fflush_r+0x62>
 800736e:	68ac      	ldr	r4, [r5, #8]
 8007370:	e7df      	b.n	8007332 <_fflush_r+0x22>
 8007372:	4b04      	ldr	r3, [pc, #16]	; (8007384 <_fflush_r+0x74>)
 8007374:	429c      	cmp	r4, r3
 8007376:	bf08      	it	eq
 8007378:	68ec      	ldreq	r4, [r5, #12]
 800737a:	e7da      	b.n	8007332 <_fflush_r+0x22>
 800737c:	08007c14 	.word	0x08007c14
 8007380:	08007c34 	.word	0x08007c34
 8007384:	08007bf4 	.word	0x08007bf4

08007388 <std>:
 8007388:	2300      	movs	r3, #0
 800738a:	b510      	push	{r4, lr}
 800738c:	4604      	mov	r4, r0
 800738e:	e9c0 3300 	strd	r3, r3, [r0]
 8007392:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007396:	6083      	str	r3, [r0, #8]
 8007398:	8181      	strh	r1, [r0, #12]
 800739a:	6643      	str	r3, [r0, #100]	; 0x64
 800739c:	81c2      	strh	r2, [r0, #14]
 800739e:	6183      	str	r3, [r0, #24]
 80073a0:	4619      	mov	r1, r3
 80073a2:	2208      	movs	r2, #8
 80073a4:	305c      	adds	r0, #92	; 0x5c
 80073a6:	f7fd fbb5 	bl	8004b14 <memset>
 80073aa:	4b05      	ldr	r3, [pc, #20]	; (80073c0 <std+0x38>)
 80073ac:	6263      	str	r3, [r4, #36]	; 0x24
 80073ae:	4b05      	ldr	r3, [pc, #20]	; (80073c4 <std+0x3c>)
 80073b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80073b2:	4b05      	ldr	r3, [pc, #20]	; (80073c8 <std+0x40>)
 80073b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80073b6:	4b05      	ldr	r3, [pc, #20]	; (80073cc <std+0x44>)
 80073b8:	6224      	str	r4, [r4, #32]
 80073ba:	6323      	str	r3, [r4, #48]	; 0x30
 80073bc:	bd10      	pop	{r4, pc}
 80073be:	bf00      	nop
 80073c0:	080076d9 	.word	0x080076d9
 80073c4:	080076fb 	.word	0x080076fb
 80073c8:	08007733 	.word	0x08007733
 80073cc:	08007757 	.word	0x08007757

080073d0 <_cleanup_r>:
 80073d0:	4901      	ldr	r1, [pc, #4]	; (80073d8 <_cleanup_r+0x8>)
 80073d2:	f000 b8af 	b.w	8007534 <_fwalk_reent>
 80073d6:	bf00      	nop
 80073d8:	08007311 	.word	0x08007311

080073dc <__sfmoreglue>:
 80073dc:	b570      	push	{r4, r5, r6, lr}
 80073de:	1e4a      	subs	r2, r1, #1
 80073e0:	2568      	movs	r5, #104	; 0x68
 80073e2:	4355      	muls	r5, r2
 80073e4:	460e      	mov	r6, r1
 80073e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80073ea:	f7ff fa87 	bl	80068fc <_malloc_r>
 80073ee:	4604      	mov	r4, r0
 80073f0:	b140      	cbz	r0, 8007404 <__sfmoreglue+0x28>
 80073f2:	2100      	movs	r1, #0
 80073f4:	e9c0 1600 	strd	r1, r6, [r0]
 80073f8:	300c      	adds	r0, #12
 80073fa:	60a0      	str	r0, [r4, #8]
 80073fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007400:	f7fd fb88 	bl	8004b14 <memset>
 8007404:	4620      	mov	r0, r4
 8007406:	bd70      	pop	{r4, r5, r6, pc}

08007408 <__sfp_lock_acquire>:
 8007408:	4801      	ldr	r0, [pc, #4]	; (8007410 <__sfp_lock_acquire+0x8>)
 800740a:	f000 b8b3 	b.w	8007574 <__retarget_lock_acquire_recursive>
 800740e:	bf00      	nop
 8007410:	20000318 	.word	0x20000318

08007414 <__sfp_lock_release>:
 8007414:	4801      	ldr	r0, [pc, #4]	; (800741c <__sfp_lock_release+0x8>)
 8007416:	f000 b8ae 	b.w	8007576 <__retarget_lock_release_recursive>
 800741a:	bf00      	nop
 800741c:	20000318 	.word	0x20000318

08007420 <__sinit_lock_acquire>:
 8007420:	4801      	ldr	r0, [pc, #4]	; (8007428 <__sinit_lock_acquire+0x8>)
 8007422:	f000 b8a7 	b.w	8007574 <__retarget_lock_acquire_recursive>
 8007426:	bf00      	nop
 8007428:	20000313 	.word	0x20000313

0800742c <__sinit_lock_release>:
 800742c:	4801      	ldr	r0, [pc, #4]	; (8007434 <__sinit_lock_release+0x8>)
 800742e:	f000 b8a2 	b.w	8007576 <__retarget_lock_release_recursive>
 8007432:	bf00      	nop
 8007434:	20000313 	.word	0x20000313

08007438 <__sinit>:
 8007438:	b510      	push	{r4, lr}
 800743a:	4604      	mov	r4, r0
 800743c:	f7ff fff0 	bl	8007420 <__sinit_lock_acquire>
 8007440:	69a3      	ldr	r3, [r4, #24]
 8007442:	b11b      	cbz	r3, 800744c <__sinit+0x14>
 8007444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007448:	f7ff bff0 	b.w	800742c <__sinit_lock_release>
 800744c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007450:	6523      	str	r3, [r4, #80]	; 0x50
 8007452:	4b13      	ldr	r3, [pc, #76]	; (80074a0 <__sinit+0x68>)
 8007454:	4a13      	ldr	r2, [pc, #76]	; (80074a4 <__sinit+0x6c>)
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	62a2      	str	r2, [r4, #40]	; 0x28
 800745a:	42a3      	cmp	r3, r4
 800745c:	bf04      	itt	eq
 800745e:	2301      	moveq	r3, #1
 8007460:	61a3      	streq	r3, [r4, #24]
 8007462:	4620      	mov	r0, r4
 8007464:	f000 f820 	bl	80074a8 <__sfp>
 8007468:	6060      	str	r0, [r4, #4]
 800746a:	4620      	mov	r0, r4
 800746c:	f000 f81c 	bl	80074a8 <__sfp>
 8007470:	60a0      	str	r0, [r4, #8]
 8007472:	4620      	mov	r0, r4
 8007474:	f000 f818 	bl	80074a8 <__sfp>
 8007478:	2200      	movs	r2, #0
 800747a:	60e0      	str	r0, [r4, #12]
 800747c:	2104      	movs	r1, #4
 800747e:	6860      	ldr	r0, [r4, #4]
 8007480:	f7ff ff82 	bl	8007388 <std>
 8007484:	68a0      	ldr	r0, [r4, #8]
 8007486:	2201      	movs	r2, #1
 8007488:	2109      	movs	r1, #9
 800748a:	f7ff ff7d 	bl	8007388 <std>
 800748e:	68e0      	ldr	r0, [r4, #12]
 8007490:	2202      	movs	r2, #2
 8007492:	2112      	movs	r1, #18
 8007494:	f7ff ff78 	bl	8007388 <std>
 8007498:	2301      	movs	r3, #1
 800749a:	61a3      	str	r3, [r4, #24]
 800749c:	e7d2      	b.n	8007444 <__sinit+0xc>
 800749e:	bf00      	nop
 80074a0:	08007870 	.word	0x08007870
 80074a4:	080073d1 	.word	0x080073d1

080074a8 <__sfp>:
 80074a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074aa:	4607      	mov	r7, r0
 80074ac:	f7ff ffac 	bl	8007408 <__sfp_lock_acquire>
 80074b0:	4b1e      	ldr	r3, [pc, #120]	; (800752c <__sfp+0x84>)
 80074b2:	681e      	ldr	r6, [r3, #0]
 80074b4:	69b3      	ldr	r3, [r6, #24]
 80074b6:	b913      	cbnz	r3, 80074be <__sfp+0x16>
 80074b8:	4630      	mov	r0, r6
 80074ba:	f7ff ffbd 	bl	8007438 <__sinit>
 80074be:	3648      	adds	r6, #72	; 0x48
 80074c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80074c4:	3b01      	subs	r3, #1
 80074c6:	d503      	bpl.n	80074d0 <__sfp+0x28>
 80074c8:	6833      	ldr	r3, [r6, #0]
 80074ca:	b30b      	cbz	r3, 8007510 <__sfp+0x68>
 80074cc:	6836      	ldr	r6, [r6, #0]
 80074ce:	e7f7      	b.n	80074c0 <__sfp+0x18>
 80074d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80074d4:	b9d5      	cbnz	r5, 800750c <__sfp+0x64>
 80074d6:	4b16      	ldr	r3, [pc, #88]	; (8007530 <__sfp+0x88>)
 80074d8:	60e3      	str	r3, [r4, #12]
 80074da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80074de:	6665      	str	r5, [r4, #100]	; 0x64
 80074e0:	f000 f847 	bl	8007572 <__retarget_lock_init_recursive>
 80074e4:	f7ff ff96 	bl	8007414 <__sfp_lock_release>
 80074e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80074ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80074f0:	6025      	str	r5, [r4, #0]
 80074f2:	61a5      	str	r5, [r4, #24]
 80074f4:	2208      	movs	r2, #8
 80074f6:	4629      	mov	r1, r5
 80074f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80074fc:	f7fd fb0a 	bl	8004b14 <memset>
 8007500:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007504:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007508:	4620      	mov	r0, r4
 800750a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800750c:	3468      	adds	r4, #104	; 0x68
 800750e:	e7d9      	b.n	80074c4 <__sfp+0x1c>
 8007510:	2104      	movs	r1, #4
 8007512:	4638      	mov	r0, r7
 8007514:	f7ff ff62 	bl	80073dc <__sfmoreglue>
 8007518:	4604      	mov	r4, r0
 800751a:	6030      	str	r0, [r6, #0]
 800751c:	2800      	cmp	r0, #0
 800751e:	d1d5      	bne.n	80074cc <__sfp+0x24>
 8007520:	f7ff ff78 	bl	8007414 <__sfp_lock_release>
 8007524:	230c      	movs	r3, #12
 8007526:	603b      	str	r3, [r7, #0]
 8007528:	e7ee      	b.n	8007508 <__sfp+0x60>
 800752a:	bf00      	nop
 800752c:	08007870 	.word	0x08007870
 8007530:	ffff0001 	.word	0xffff0001

08007534 <_fwalk_reent>:
 8007534:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007538:	4606      	mov	r6, r0
 800753a:	4688      	mov	r8, r1
 800753c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007540:	2700      	movs	r7, #0
 8007542:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007546:	f1b9 0901 	subs.w	r9, r9, #1
 800754a:	d505      	bpl.n	8007558 <_fwalk_reent+0x24>
 800754c:	6824      	ldr	r4, [r4, #0]
 800754e:	2c00      	cmp	r4, #0
 8007550:	d1f7      	bne.n	8007542 <_fwalk_reent+0xe>
 8007552:	4638      	mov	r0, r7
 8007554:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007558:	89ab      	ldrh	r3, [r5, #12]
 800755a:	2b01      	cmp	r3, #1
 800755c:	d907      	bls.n	800756e <_fwalk_reent+0x3a>
 800755e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007562:	3301      	adds	r3, #1
 8007564:	d003      	beq.n	800756e <_fwalk_reent+0x3a>
 8007566:	4629      	mov	r1, r5
 8007568:	4630      	mov	r0, r6
 800756a:	47c0      	blx	r8
 800756c:	4307      	orrs	r7, r0
 800756e:	3568      	adds	r5, #104	; 0x68
 8007570:	e7e9      	b.n	8007546 <_fwalk_reent+0x12>

08007572 <__retarget_lock_init_recursive>:
 8007572:	4770      	bx	lr

08007574 <__retarget_lock_acquire_recursive>:
 8007574:	4770      	bx	lr

08007576 <__retarget_lock_release_recursive>:
 8007576:	4770      	bx	lr

08007578 <__swhatbuf_r>:
 8007578:	b570      	push	{r4, r5, r6, lr}
 800757a:	460e      	mov	r6, r1
 800757c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007580:	2900      	cmp	r1, #0
 8007582:	b096      	sub	sp, #88	; 0x58
 8007584:	4614      	mov	r4, r2
 8007586:	461d      	mov	r5, r3
 8007588:	da07      	bge.n	800759a <__swhatbuf_r+0x22>
 800758a:	2300      	movs	r3, #0
 800758c:	602b      	str	r3, [r5, #0]
 800758e:	89b3      	ldrh	r3, [r6, #12]
 8007590:	061a      	lsls	r2, r3, #24
 8007592:	d410      	bmi.n	80075b6 <__swhatbuf_r+0x3e>
 8007594:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007598:	e00e      	b.n	80075b8 <__swhatbuf_r+0x40>
 800759a:	466a      	mov	r2, sp
 800759c:	f000 f902 	bl	80077a4 <_fstat_r>
 80075a0:	2800      	cmp	r0, #0
 80075a2:	dbf2      	blt.n	800758a <__swhatbuf_r+0x12>
 80075a4:	9a01      	ldr	r2, [sp, #4]
 80075a6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80075aa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80075ae:	425a      	negs	r2, r3
 80075b0:	415a      	adcs	r2, r3
 80075b2:	602a      	str	r2, [r5, #0]
 80075b4:	e7ee      	b.n	8007594 <__swhatbuf_r+0x1c>
 80075b6:	2340      	movs	r3, #64	; 0x40
 80075b8:	2000      	movs	r0, #0
 80075ba:	6023      	str	r3, [r4, #0]
 80075bc:	b016      	add	sp, #88	; 0x58
 80075be:	bd70      	pop	{r4, r5, r6, pc}

080075c0 <__smakebuf_r>:
 80075c0:	898b      	ldrh	r3, [r1, #12]
 80075c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80075c4:	079d      	lsls	r5, r3, #30
 80075c6:	4606      	mov	r6, r0
 80075c8:	460c      	mov	r4, r1
 80075ca:	d507      	bpl.n	80075dc <__smakebuf_r+0x1c>
 80075cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80075d0:	6023      	str	r3, [r4, #0]
 80075d2:	6123      	str	r3, [r4, #16]
 80075d4:	2301      	movs	r3, #1
 80075d6:	6163      	str	r3, [r4, #20]
 80075d8:	b002      	add	sp, #8
 80075da:	bd70      	pop	{r4, r5, r6, pc}
 80075dc:	ab01      	add	r3, sp, #4
 80075de:	466a      	mov	r2, sp
 80075e0:	f7ff ffca 	bl	8007578 <__swhatbuf_r>
 80075e4:	9900      	ldr	r1, [sp, #0]
 80075e6:	4605      	mov	r5, r0
 80075e8:	4630      	mov	r0, r6
 80075ea:	f7ff f987 	bl	80068fc <_malloc_r>
 80075ee:	b948      	cbnz	r0, 8007604 <__smakebuf_r+0x44>
 80075f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075f4:	059a      	lsls	r2, r3, #22
 80075f6:	d4ef      	bmi.n	80075d8 <__smakebuf_r+0x18>
 80075f8:	f023 0303 	bic.w	r3, r3, #3
 80075fc:	f043 0302 	orr.w	r3, r3, #2
 8007600:	81a3      	strh	r3, [r4, #12]
 8007602:	e7e3      	b.n	80075cc <__smakebuf_r+0xc>
 8007604:	4b0d      	ldr	r3, [pc, #52]	; (800763c <__smakebuf_r+0x7c>)
 8007606:	62b3      	str	r3, [r6, #40]	; 0x28
 8007608:	89a3      	ldrh	r3, [r4, #12]
 800760a:	6020      	str	r0, [r4, #0]
 800760c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007610:	81a3      	strh	r3, [r4, #12]
 8007612:	9b00      	ldr	r3, [sp, #0]
 8007614:	6163      	str	r3, [r4, #20]
 8007616:	9b01      	ldr	r3, [sp, #4]
 8007618:	6120      	str	r0, [r4, #16]
 800761a:	b15b      	cbz	r3, 8007634 <__smakebuf_r+0x74>
 800761c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007620:	4630      	mov	r0, r6
 8007622:	f000 f8d1 	bl	80077c8 <_isatty_r>
 8007626:	b128      	cbz	r0, 8007634 <__smakebuf_r+0x74>
 8007628:	89a3      	ldrh	r3, [r4, #12]
 800762a:	f023 0303 	bic.w	r3, r3, #3
 800762e:	f043 0301 	orr.w	r3, r3, #1
 8007632:	81a3      	strh	r3, [r4, #12]
 8007634:	89a0      	ldrh	r0, [r4, #12]
 8007636:	4305      	orrs	r5, r0
 8007638:	81a5      	strh	r5, [r4, #12]
 800763a:	e7cd      	b.n	80075d8 <__smakebuf_r+0x18>
 800763c:	080073d1 	.word	0x080073d1

08007640 <_malloc_usable_size_r>:
 8007640:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007644:	1f18      	subs	r0, r3, #4
 8007646:	2b00      	cmp	r3, #0
 8007648:	bfbc      	itt	lt
 800764a:	580b      	ldrlt	r3, [r1, r0]
 800764c:	18c0      	addlt	r0, r0, r3
 800764e:	4770      	bx	lr

08007650 <_raise_r>:
 8007650:	291f      	cmp	r1, #31
 8007652:	b538      	push	{r3, r4, r5, lr}
 8007654:	4604      	mov	r4, r0
 8007656:	460d      	mov	r5, r1
 8007658:	d904      	bls.n	8007664 <_raise_r+0x14>
 800765a:	2316      	movs	r3, #22
 800765c:	6003      	str	r3, [r0, #0]
 800765e:	f04f 30ff 	mov.w	r0, #4294967295
 8007662:	bd38      	pop	{r3, r4, r5, pc}
 8007664:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007666:	b112      	cbz	r2, 800766e <_raise_r+0x1e>
 8007668:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800766c:	b94b      	cbnz	r3, 8007682 <_raise_r+0x32>
 800766e:	4620      	mov	r0, r4
 8007670:	f000 f830 	bl	80076d4 <_getpid_r>
 8007674:	462a      	mov	r2, r5
 8007676:	4601      	mov	r1, r0
 8007678:	4620      	mov	r0, r4
 800767a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800767e:	f000 b817 	b.w	80076b0 <_kill_r>
 8007682:	2b01      	cmp	r3, #1
 8007684:	d00a      	beq.n	800769c <_raise_r+0x4c>
 8007686:	1c59      	adds	r1, r3, #1
 8007688:	d103      	bne.n	8007692 <_raise_r+0x42>
 800768a:	2316      	movs	r3, #22
 800768c:	6003      	str	r3, [r0, #0]
 800768e:	2001      	movs	r0, #1
 8007690:	e7e7      	b.n	8007662 <_raise_r+0x12>
 8007692:	2400      	movs	r4, #0
 8007694:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007698:	4628      	mov	r0, r5
 800769a:	4798      	blx	r3
 800769c:	2000      	movs	r0, #0
 800769e:	e7e0      	b.n	8007662 <_raise_r+0x12>

080076a0 <raise>:
 80076a0:	4b02      	ldr	r3, [pc, #8]	; (80076ac <raise+0xc>)
 80076a2:	4601      	mov	r1, r0
 80076a4:	6818      	ldr	r0, [r3, #0]
 80076a6:	f7ff bfd3 	b.w	8007650 <_raise_r>
 80076aa:	bf00      	nop
 80076ac:	20000010 	.word	0x20000010

080076b0 <_kill_r>:
 80076b0:	b538      	push	{r3, r4, r5, lr}
 80076b2:	4d07      	ldr	r5, [pc, #28]	; (80076d0 <_kill_r+0x20>)
 80076b4:	2300      	movs	r3, #0
 80076b6:	4604      	mov	r4, r0
 80076b8:	4608      	mov	r0, r1
 80076ba:	4611      	mov	r1, r2
 80076bc:	602b      	str	r3, [r5, #0]
 80076be:	f7fa fef5 	bl	80024ac <_kill>
 80076c2:	1c43      	adds	r3, r0, #1
 80076c4:	d102      	bne.n	80076cc <_kill_r+0x1c>
 80076c6:	682b      	ldr	r3, [r5, #0]
 80076c8:	b103      	cbz	r3, 80076cc <_kill_r+0x1c>
 80076ca:	6023      	str	r3, [r4, #0]
 80076cc:	bd38      	pop	{r3, r4, r5, pc}
 80076ce:	bf00      	nop
 80076d0:	2000030c 	.word	0x2000030c

080076d4 <_getpid_r>:
 80076d4:	f7fa bee2 	b.w	800249c <_getpid>

080076d8 <__sread>:
 80076d8:	b510      	push	{r4, lr}
 80076da:	460c      	mov	r4, r1
 80076dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076e0:	f000 f894 	bl	800780c <_read_r>
 80076e4:	2800      	cmp	r0, #0
 80076e6:	bfab      	itete	ge
 80076e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80076ea:	89a3      	ldrhlt	r3, [r4, #12]
 80076ec:	181b      	addge	r3, r3, r0
 80076ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80076f2:	bfac      	ite	ge
 80076f4:	6563      	strge	r3, [r4, #84]	; 0x54
 80076f6:	81a3      	strhlt	r3, [r4, #12]
 80076f8:	bd10      	pop	{r4, pc}

080076fa <__swrite>:
 80076fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076fe:	461f      	mov	r7, r3
 8007700:	898b      	ldrh	r3, [r1, #12]
 8007702:	05db      	lsls	r3, r3, #23
 8007704:	4605      	mov	r5, r0
 8007706:	460c      	mov	r4, r1
 8007708:	4616      	mov	r6, r2
 800770a:	d505      	bpl.n	8007718 <__swrite+0x1e>
 800770c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007710:	2302      	movs	r3, #2
 8007712:	2200      	movs	r2, #0
 8007714:	f000 f868 	bl	80077e8 <_lseek_r>
 8007718:	89a3      	ldrh	r3, [r4, #12]
 800771a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800771e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007722:	81a3      	strh	r3, [r4, #12]
 8007724:	4632      	mov	r2, r6
 8007726:	463b      	mov	r3, r7
 8007728:	4628      	mov	r0, r5
 800772a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800772e:	f000 b817 	b.w	8007760 <_write_r>

08007732 <__sseek>:
 8007732:	b510      	push	{r4, lr}
 8007734:	460c      	mov	r4, r1
 8007736:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800773a:	f000 f855 	bl	80077e8 <_lseek_r>
 800773e:	1c43      	adds	r3, r0, #1
 8007740:	89a3      	ldrh	r3, [r4, #12]
 8007742:	bf15      	itete	ne
 8007744:	6560      	strne	r0, [r4, #84]	; 0x54
 8007746:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800774a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800774e:	81a3      	strheq	r3, [r4, #12]
 8007750:	bf18      	it	ne
 8007752:	81a3      	strhne	r3, [r4, #12]
 8007754:	bd10      	pop	{r4, pc}

08007756 <__sclose>:
 8007756:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800775a:	f000 b813 	b.w	8007784 <_close_r>
	...

08007760 <_write_r>:
 8007760:	b538      	push	{r3, r4, r5, lr}
 8007762:	4d07      	ldr	r5, [pc, #28]	; (8007780 <_write_r+0x20>)
 8007764:	4604      	mov	r4, r0
 8007766:	4608      	mov	r0, r1
 8007768:	4611      	mov	r1, r2
 800776a:	2200      	movs	r2, #0
 800776c:	602a      	str	r2, [r5, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	f7fa fed3 	bl	800251a <_write>
 8007774:	1c43      	adds	r3, r0, #1
 8007776:	d102      	bne.n	800777e <_write_r+0x1e>
 8007778:	682b      	ldr	r3, [r5, #0]
 800777a:	b103      	cbz	r3, 800777e <_write_r+0x1e>
 800777c:	6023      	str	r3, [r4, #0]
 800777e:	bd38      	pop	{r3, r4, r5, pc}
 8007780:	2000030c 	.word	0x2000030c

08007784 <_close_r>:
 8007784:	b538      	push	{r3, r4, r5, lr}
 8007786:	4d06      	ldr	r5, [pc, #24]	; (80077a0 <_close_r+0x1c>)
 8007788:	2300      	movs	r3, #0
 800778a:	4604      	mov	r4, r0
 800778c:	4608      	mov	r0, r1
 800778e:	602b      	str	r3, [r5, #0]
 8007790:	f7fa fedf 	bl	8002552 <_close>
 8007794:	1c43      	adds	r3, r0, #1
 8007796:	d102      	bne.n	800779e <_close_r+0x1a>
 8007798:	682b      	ldr	r3, [r5, #0]
 800779a:	b103      	cbz	r3, 800779e <_close_r+0x1a>
 800779c:	6023      	str	r3, [r4, #0]
 800779e:	bd38      	pop	{r3, r4, r5, pc}
 80077a0:	2000030c 	.word	0x2000030c

080077a4 <_fstat_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	4d07      	ldr	r5, [pc, #28]	; (80077c4 <_fstat_r+0x20>)
 80077a8:	2300      	movs	r3, #0
 80077aa:	4604      	mov	r4, r0
 80077ac:	4608      	mov	r0, r1
 80077ae:	4611      	mov	r1, r2
 80077b0:	602b      	str	r3, [r5, #0]
 80077b2:	f7fa feda 	bl	800256a <_fstat>
 80077b6:	1c43      	adds	r3, r0, #1
 80077b8:	d102      	bne.n	80077c0 <_fstat_r+0x1c>
 80077ba:	682b      	ldr	r3, [r5, #0]
 80077bc:	b103      	cbz	r3, 80077c0 <_fstat_r+0x1c>
 80077be:	6023      	str	r3, [r4, #0]
 80077c0:	bd38      	pop	{r3, r4, r5, pc}
 80077c2:	bf00      	nop
 80077c4:	2000030c 	.word	0x2000030c

080077c8 <_isatty_r>:
 80077c8:	b538      	push	{r3, r4, r5, lr}
 80077ca:	4d06      	ldr	r5, [pc, #24]	; (80077e4 <_isatty_r+0x1c>)
 80077cc:	2300      	movs	r3, #0
 80077ce:	4604      	mov	r4, r0
 80077d0:	4608      	mov	r0, r1
 80077d2:	602b      	str	r3, [r5, #0]
 80077d4:	f7fa fed9 	bl	800258a <_isatty>
 80077d8:	1c43      	adds	r3, r0, #1
 80077da:	d102      	bne.n	80077e2 <_isatty_r+0x1a>
 80077dc:	682b      	ldr	r3, [r5, #0]
 80077de:	b103      	cbz	r3, 80077e2 <_isatty_r+0x1a>
 80077e0:	6023      	str	r3, [r4, #0]
 80077e2:	bd38      	pop	{r3, r4, r5, pc}
 80077e4:	2000030c 	.word	0x2000030c

080077e8 <_lseek_r>:
 80077e8:	b538      	push	{r3, r4, r5, lr}
 80077ea:	4d07      	ldr	r5, [pc, #28]	; (8007808 <_lseek_r+0x20>)
 80077ec:	4604      	mov	r4, r0
 80077ee:	4608      	mov	r0, r1
 80077f0:	4611      	mov	r1, r2
 80077f2:	2200      	movs	r2, #0
 80077f4:	602a      	str	r2, [r5, #0]
 80077f6:	461a      	mov	r2, r3
 80077f8:	f7fa fed2 	bl	80025a0 <_lseek>
 80077fc:	1c43      	adds	r3, r0, #1
 80077fe:	d102      	bne.n	8007806 <_lseek_r+0x1e>
 8007800:	682b      	ldr	r3, [r5, #0]
 8007802:	b103      	cbz	r3, 8007806 <_lseek_r+0x1e>
 8007804:	6023      	str	r3, [r4, #0]
 8007806:	bd38      	pop	{r3, r4, r5, pc}
 8007808:	2000030c 	.word	0x2000030c

0800780c <_read_r>:
 800780c:	b538      	push	{r3, r4, r5, lr}
 800780e:	4d07      	ldr	r5, [pc, #28]	; (800782c <_read_r+0x20>)
 8007810:	4604      	mov	r4, r0
 8007812:	4608      	mov	r0, r1
 8007814:	4611      	mov	r1, r2
 8007816:	2200      	movs	r2, #0
 8007818:	602a      	str	r2, [r5, #0]
 800781a:	461a      	mov	r2, r3
 800781c:	f7fa fe60 	bl	80024e0 <_read>
 8007820:	1c43      	adds	r3, r0, #1
 8007822:	d102      	bne.n	800782a <_read_r+0x1e>
 8007824:	682b      	ldr	r3, [r5, #0]
 8007826:	b103      	cbz	r3, 800782a <_read_r+0x1e>
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	bd38      	pop	{r3, r4, r5, pc}
 800782c:	2000030c 	.word	0x2000030c

08007830 <_init>:
 8007830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007832:	bf00      	nop
 8007834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007836:	bc08      	pop	{r3}
 8007838:	469e      	mov	lr, r3
 800783a:	4770      	bx	lr

0800783c <_fini>:
 800783c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800783e:	bf00      	nop
 8007840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007842:	bc08      	pop	{r3}
 8007844:	469e      	mov	lr, r3
 8007846:	4770      	bx	lr
