# do batalha_naval.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:38:42 on Dec 11,2023
# vlog -work work batalha_naval.vo 
# -- Compiling module sync_freq_divider
# 
# Top level modules:
# 	sync_freq_divider
# End time: 20:38:42 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:38:42 on Dec 11,2023
# vlog -work work Waveform12.vwf.vt 
# -- Compiling module sync_freq_divider_vlg_vec_tst
# 
# Top level modules:
# 	sync_freq_divider_vlg_vec_tst
# End time: 20:38:43 on Dec 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sync_freq_divider_vlg_vec_tst 
# Start time: 20:38:43 on Dec 11,2023
# Loading work.sync_freq_divider_vlg_vec_tst
# Loading work.sync_freq_divider
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# after#25
# ** Note: $finish    : Waveform12.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /sync_freq_divider_vlg_vec_tst
# End time: 20:38:43 on Dec 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
