
2526_MSC_NUCLEOG431RB_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000628c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b8  0800646c  0800646c  0000746c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006524  08006524  00008068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006524  08006524  00007524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800652c  0800652c  00008068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800652c  0800652c  0000752c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006530  08006530  00007530  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08006534  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000031c  20000068  0800659c  00008068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000384  0800659c  00008384  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00008068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000182c5  00000000  00000000  00008098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003274  00000000  00000000  0002035d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015a0  00000000  00000000  000235d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000010b8  00000000  00000000  00024b78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021d26  00000000  00000000  00025c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000185bd  00000000  00000000  00047956  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd6cd  00000000  00000000  0005ff13  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013d5e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000638c  00000000  00000000  0013d624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001439b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000068 	.word	0x20000068
 80001fc:	00000000 	.word	0x00000000
 8000200:	08006454 	.word	0x08006454

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000006c 	.word	0x2000006c
 800021c:	08006454 	.word	0x08006454

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002d4:	f000 b988 	b.w	80005e8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	468e      	mov	lr, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	4688      	mov	r8, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4617      	mov	r7, r2
 8000304:	d962      	bls.n	80003cc <__udivmoddi4+0xdc>
 8000306:	fab2 f682 	clz	r6, r2
 800030a:	b14e      	cbz	r6, 8000320 <__udivmoddi4+0x30>
 800030c:	f1c6 0320 	rsb	r3, r6, #32
 8000310:	fa01 f806 	lsl.w	r8, r1, r6
 8000314:	fa20 f303 	lsr.w	r3, r0, r3
 8000318:	40b7      	lsls	r7, r6
 800031a:	ea43 0808 	orr.w	r8, r3, r8
 800031e:	40b4      	lsls	r4, r6
 8000320:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	fbb8 f1fe 	udiv	r1, r8, lr
 800032c:	0c23      	lsrs	r3, r4, #16
 800032e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000332:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000336:	fb01 f20c 	mul.w	r2, r1, ip
 800033a:	429a      	cmp	r2, r3
 800033c:	d909      	bls.n	8000352 <__udivmoddi4+0x62>
 800033e:	18fb      	adds	r3, r7, r3
 8000340:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000344:	f080 80ea 	bcs.w	800051c <__udivmoddi4+0x22c>
 8000348:	429a      	cmp	r2, r3
 800034a:	f240 80e7 	bls.w	800051c <__udivmoddi4+0x22c>
 800034e:	3902      	subs	r1, #2
 8000350:	443b      	add	r3, r7
 8000352:	1a9a      	subs	r2, r3, r2
 8000354:	b2a3      	uxth	r3, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000362:	fb00 fc0c 	mul.w	ip, r0, ip
 8000366:	459c      	cmp	ip, r3
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0x8e>
 800036a:	18fb      	adds	r3, r7, r3
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000370:	f080 80d6 	bcs.w	8000520 <__udivmoddi4+0x230>
 8000374:	459c      	cmp	ip, r3
 8000376:	f240 80d3 	bls.w	8000520 <__udivmoddi4+0x230>
 800037a:	443b      	add	r3, r7
 800037c:	3802      	subs	r0, #2
 800037e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000382:	eba3 030c 	sub.w	r3, r3, ip
 8000386:	2100      	movs	r1, #0
 8000388:	b11d      	cbz	r5, 8000392 <__udivmoddi4+0xa2>
 800038a:	40f3      	lsrs	r3, r6
 800038c:	2200      	movs	r2, #0
 800038e:	e9c5 3200 	strd	r3, r2, [r5]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d905      	bls.n	80003a6 <__udivmoddi4+0xb6>
 800039a:	b10d      	cbz	r5, 80003a0 <__udivmoddi4+0xb0>
 800039c:	e9c5 0100 	strd	r0, r1, [r5]
 80003a0:	2100      	movs	r1, #0
 80003a2:	4608      	mov	r0, r1
 80003a4:	e7f5      	b.n	8000392 <__udivmoddi4+0xa2>
 80003a6:	fab3 f183 	clz	r1, r3
 80003aa:	2900      	cmp	r1, #0
 80003ac:	d146      	bne.n	800043c <__udivmoddi4+0x14c>
 80003ae:	4573      	cmp	r3, lr
 80003b0:	d302      	bcc.n	80003b8 <__udivmoddi4+0xc8>
 80003b2:	4282      	cmp	r2, r0
 80003b4:	f200 8105 	bhi.w	80005c2 <__udivmoddi4+0x2d2>
 80003b8:	1a84      	subs	r4, r0, r2
 80003ba:	eb6e 0203 	sbc.w	r2, lr, r3
 80003be:	2001      	movs	r0, #1
 80003c0:	4690      	mov	r8, r2
 80003c2:	2d00      	cmp	r5, #0
 80003c4:	d0e5      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003c6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ca:	e7e2      	b.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	2a00      	cmp	r2, #0
 80003ce:	f000 8090 	beq.w	80004f2 <__udivmoddi4+0x202>
 80003d2:	fab2 f682 	clz	r6, r2
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	f040 80a4 	bne.w	8000524 <__udivmoddi4+0x234>
 80003dc:	1a8a      	subs	r2, r1, r2
 80003de:	0c03      	lsrs	r3, r0, #16
 80003e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003e4:	b280      	uxth	r0, r0
 80003e6:	b2bc      	uxth	r4, r7
 80003e8:	2101      	movs	r1, #1
 80003ea:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ee:	fb0e 221c 	mls	r2, lr, ip, r2
 80003f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003f6:	fb04 f20c 	mul.w	r2, r4, ip
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d907      	bls.n	800040e <__udivmoddi4+0x11e>
 80003fe:	18fb      	adds	r3, r7, r3
 8000400:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x11c>
 8000406:	429a      	cmp	r2, r3
 8000408:	f200 80e0 	bhi.w	80005cc <__udivmoddi4+0x2dc>
 800040c:	46c4      	mov	ip, r8
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	fbb3 f2fe 	udiv	r2, r3, lr
 8000414:	fb0e 3312 	mls	r3, lr, r2, r3
 8000418:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800041c:	fb02 f404 	mul.w	r4, r2, r4
 8000420:	429c      	cmp	r4, r3
 8000422:	d907      	bls.n	8000434 <__udivmoddi4+0x144>
 8000424:	18fb      	adds	r3, r7, r3
 8000426:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800042a:	d202      	bcs.n	8000432 <__udivmoddi4+0x142>
 800042c:	429c      	cmp	r4, r3
 800042e:	f200 80ca 	bhi.w	80005c6 <__udivmoddi4+0x2d6>
 8000432:	4602      	mov	r2, r0
 8000434:	1b1b      	subs	r3, r3, r4
 8000436:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800043a:	e7a5      	b.n	8000388 <__udivmoddi4+0x98>
 800043c:	f1c1 0620 	rsb	r6, r1, #32
 8000440:	408b      	lsls	r3, r1
 8000442:	fa22 f706 	lsr.w	r7, r2, r6
 8000446:	431f      	orrs	r7, r3
 8000448:	fa0e f401 	lsl.w	r4, lr, r1
 800044c:	fa20 f306 	lsr.w	r3, r0, r6
 8000450:	fa2e fe06 	lsr.w	lr, lr, r6
 8000454:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000458:	4323      	orrs	r3, r4
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	fa1f fc87 	uxth.w	ip, r7
 8000462:	fbbe f0f9 	udiv	r0, lr, r9
 8000466:	0c1c      	lsrs	r4, r3, #16
 8000468:	fb09 ee10 	mls	lr, r9, r0, lr
 800046c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000470:	fb00 fe0c 	mul.w	lr, r0, ip
 8000474:	45a6      	cmp	lr, r4
 8000476:	fa02 f201 	lsl.w	r2, r2, r1
 800047a:	d909      	bls.n	8000490 <__udivmoddi4+0x1a0>
 800047c:	193c      	adds	r4, r7, r4
 800047e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000482:	f080 809c 	bcs.w	80005be <__udivmoddi4+0x2ce>
 8000486:	45a6      	cmp	lr, r4
 8000488:	f240 8099 	bls.w	80005be <__udivmoddi4+0x2ce>
 800048c:	3802      	subs	r0, #2
 800048e:	443c      	add	r4, r7
 8000490:	eba4 040e 	sub.w	r4, r4, lr
 8000494:	fa1f fe83 	uxth.w	lr, r3
 8000498:	fbb4 f3f9 	udiv	r3, r4, r9
 800049c:	fb09 4413 	mls	r4, r9, r3, r4
 80004a0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x1ce>
 80004ac:	193c      	adds	r4, r7, r4
 80004ae:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004b2:	f080 8082 	bcs.w	80005ba <__udivmoddi4+0x2ca>
 80004b6:	45a4      	cmp	ip, r4
 80004b8:	d97f      	bls.n	80005ba <__udivmoddi4+0x2ca>
 80004ba:	3b02      	subs	r3, #2
 80004bc:	443c      	add	r4, r7
 80004be:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004c2:	eba4 040c 	sub.w	r4, r4, ip
 80004c6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ca:	4564      	cmp	r4, ip
 80004cc:	4673      	mov	r3, lr
 80004ce:	46e1      	mov	r9, ip
 80004d0:	d362      	bcc.n	8000598 <__udivmoddi4+0x2a8>
 80004d2:	d05f      	beq.n	8000594 <__udivmoddi4+0x2a4>
 80004d4:	b15d      	cbz	r5, 80004ee <__udivmoddi4+0x1fe>
 80004d6:	ebb8 0203 	subs.w	r2, r8, r3
 80004da:	eb64 0409 	sbc.w	r4, r4, r9
 80004de:	fa04 f606 	lsl.w	r6, r4, r6
 80004e2:	fa22 f301 	lsr.w	r3, r2, r1
 80004e6:	431e      	orrs	r6, r3
 80004e8:	40cc      	lsrs	r4, r1
 80004ea:	e9c5 6400 	strd	r6, r4, [r5]
 80004ee:	2100      	movs	r1, #0
 80004f0:	e74f      	b.n	8000392 <__udivmoddi4+0xa2>
 80004f2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004f6:	0c01      	lsrs	r1, r0, #16
 80004f8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004fc:	b280      	uxth	r0, r0
 80004fe:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000502:	463b      	mov	r3, r7
 8000504:	4638      	mov	r0, r7
 8000506:	463c      	mov	r4, r7
 8000508:	46b8      	mov	r8, r7
 800050a:	46be      	mov	lr, r7
 800050c:	2620      	movs	r6, #32
 800050e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000512:	eba2 0208 	sub.w	r2, r2, r8
 8000516:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800051a:	e766      	b.n	80003ea <__udivmoddi4+0xfa>
 800051c:	4601      	mov	r1, r0
 800051e:	e718      	b.n	8000352 <__udivmoddi4+0x62>
 8000520:	4610      	mov	r0, r2
 8000522:	e72c      	b.n	800037e <__udivmoddi4+0x8e>
 8000524:	f1c6 0220 	rsb	r2, r6, #32
 8000528:	fa2e f302 	lsr.w	r3, lr, r2
 800052c:	40b7      	lsls	r7, r6
 800052e:	40b1      	lsls	r1, r6
 8000530:	fa20 f202 	lsr.w	r2, r0, r2
 8000534:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000538:	430a      	orrs	r2, r1
 800053a:	fbb3 f8fe 	udiv	r8, r3, lr
 800053e:	b2bc      	uxth	r4, r7
 8000540:	fb0e 3318 	mls	r3, lr, r8, r3
 8000544:	0c11      	lsrs	r1, r2, #16
 8000546:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800054a:	fb08 f904 	mul.w	r9, r8, r4
 800054e:	40b0      	lsls	r0, r6
 8000550:	4589      	cmp	r9, r1
 8000552:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000556:	b280      	uxth	r0, r0
 8000558:	d93e      	bls.n	80005d8 <__udivmoddi4+0x2e8>
 800055a:	1879      	adds	r1, r7, r1
 800055c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000560:	d201      	bcs.n	8000566 <__udivmoddi4+0x276>
 8000562:	4589      	cmp	r9, r1
 8000564:	d81f      	bhi.n	80005a6 <__udivmoddi4+0x2b6>
 8000566:	eba1 0109 	sub.w	r1, r1, r9
 800056a:	fbb1 f9fe 	udiv	r9, r1, lr
 800056e:	fb09 f804 	mul.w	r8, r9, r4
 8000572:	fb0e 1119 	mls	r1, lr, r9, r1
 8000576:	b292      	uxth	r2, r2
 8000578:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800057c:	4542      	cmp	r2, r8
 800057e:	d229      	bcs.n	80005d4 <__udivmoddi4+0x2e4>
 8000580:	18ba      	adds	r2, r7, r2
 8000582:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000586:	d2c4      	bcs.n	8000512 <__udivmoddi4+0x222>
 8000588:	4542      	cmp	r2, r8
 800058a:	d2c2      	bcs.n	8000512 <__udivmoddi4+0x222>
 800058c:	f1a9 0102 	sub.w	r1, r9, #2
 8000590:	443a      	add	r2, r7
 8000592:	e7be      	b.n	8000512 <__udivmoddi4+0x222>
 8000594:	45f0      	cmp	r8, lr
 8000596:	d29d      	bcs.n	80004d4 <__udivmoddi4+0x1e4>
 8000598:	ebbe 0302 	subs.w	r3, lr, r2
 800059c:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005a0:	3801      	subs	r0, #1
 80005a2:	46e1      	mov	r9, ip
 80005a4:	e796      	b.n	80004d4 <__udivmoddi4+0x1e4>
 80005a6:	eba7 0909 	sub.w	r9, r7, r9
 80005aa:	4449      	add	r1, r9
 80005ac:	f1a8 0c02 	sub.w	ip, r8, #2
 80005b0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005b4:	fb09 f804 	mul.w	r8, r9, r4
 80005b8:	e7db      	b.n	8000572 <__udivmoddi4+0x282>
 80005ba:	4673      	mov	r3, lr
 80005bc:	e77f      	b.n	80004be <__udivmoddi4+0x1ce>
 80005be:	4650      	mov	r0, sl
 80005c0:	e766      	b.n	8000490 <__udivmoddi4+0x1a0>
 80005c2:	4608      	mov	r0, r1
 80005c4:	e6fd      	b.n	80003c2 <__udivmoddi4+0xd2>
 80005c6:	443b      	add	r3, r7
 80005c8:	3a02      	subs	r2, #2
 80005ca:	e733      	b.n	8000434 <__udivmoddi4+0x144>
 80005cc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005d0:	443b      	add	r3, r7
 80005d2:	e71c      	b.n	800040e <__udivmoddi4+0x11e>
 80005d4:	4649      	mov	r1, r9
 80005d6:	e79c      	b.n	8000512 <__udivmoddi4+0x222>
 80005d8:	eba1 0109 	sub.w	r1, r1, r9
 80005dc:	46c4      	mov	ip, r8
 80005de:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e2:	fb09 f804 	mul.w	r8, r9, r4
 80005e6:	e7c4      	b.n	8000572 <__udivmoddi4+0x282>

080005e8 <__aeabi_idiv0>:
 80005e8:	4770      	bx	lr
 80005ea:	bf00      	nop

080005ec <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b08c      	sub	sp, #48	@ 0x30
 80005f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005f2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80005f6:	2200      	movs	r2, #0
 80005f8:	601a      	str	r2, [r3, #0]
 80005fa:	605a      	str	r2, [r3, #4]
 80005fc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005fe:	1d3b      	adds	r3, r7, #4
 8000600:	2220      	movs	r2, #32
 8000602:	2100      	movs	r1, #0
 8000604:	4618      	mov	r0, r3
 8000606:	f005 f9a3 	bl	8005950 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800060a:	4b3a      	ldr	r3, [pc, #232]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800060c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000610:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000612:	4b38      	ldr	r3, [pc, #224]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000614:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000618:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800061a:	4b36      	ldr	r3, [pc, #216]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800061c:	2200      	movs	r2, #0
 800061e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000620:	4b34      	ldr	r3, [pc, #208]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000622:	2200      	movs	r2, #0
 8000624:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000626:	4b33      	ldr	r3, [pc, #204]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000628:	2200      	movs	r2, #0
 800062a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800062c:	4b31      	ldr	r3, [pc, #196]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800062e:	2201      	movs	r2, #1
 8000630:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000632:	4b30      	ldr	r3, [pc, #192]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000634:	2204      	movs	r2, #4
 8000636:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000638:	4b2e      	ldr	r3, [pc, #184]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800063a:	2200      	movs	r2, #0
 800063c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800063e:	4b2d      	ldr	r3, [pc, #180]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000640:	2200      	movs	r2, #0
 8000642:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 8000644:	4b2b      	ldr	r3, [pc, #172]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000646:	2202      	movs	r2, #2
 8000648:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800064a:	4b2a      	ldr	r3, [pc, #168]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800064c:	2200      	movs	r2, #0
 800064e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000652:	4b28      	ldr	r3, [pc, #160]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000654:	f44f 62a4 	mov.w	r2, #1312	@ 0x520
 8000658:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800065a:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800065c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000660:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000662:	4b24      	ldr	r3, [pc, #144]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000664:	2201      	movs	r2, #1
 8000666:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800066a:	4b22      	ldr	r3, [pc, #136]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800066c:	2200      	movs	r2, #0
 800066e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000670:	4b20      	ldr	r3, [pc, #128]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000672:	2200      	movs	r2, #0
 8000674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000678:	481e      	ldr	r0, [pc, #120]	@ (80006f4 <MX_ADC1_Init+0x108>)
 800067a:	f000 ff1f 	bl	80014bc <HAL_ADC_Init>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <MX_ADC1_Init+0x9c>
  {
    Error_Handler();
 8000684:	f000 f9e9 	bl	8000a5a <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000688:	2300      	movs	r3, #0
 800068a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800068c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000690:	4619      	mov	r1, r3
 8000692:	4818      	ldr	r0, [pc, #96]	@ (80006f4 <MX_ADC1_Init+0x108>)
 8000694:	f001 ff86 	bl	80025a4 <HAL_ADCEx_MultiModeConfigChannel>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 800069e:	f000 f9dc 	bl	8000a5a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80006a2:	4b15      	ldr	r3, [pc, #84]	@ (80006f8 <MX_ADC1_Init+0x10c>)
 80006a4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80006a6:	2306      	movs	r3, #6
 80006a8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80006aa:	2304      	movs	r3, #4
 80006ac:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80006ae:	237f      	movs	r3, #127	@ 0x7f
 80006b0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80006b2:	2304      	movs	r3, #4
 80006b4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006ba:	1d3b      	adds	r3, r7, #4
 80006bc:	4619      	mov	r1, r3
 80006be:	480d      	ldr	r0, [pc, #52]	@ (80006f4 <MX_ADC1_Init+0x108>)
 80006c0:	f001 f952 	bl	8001968 <HAL_ADC_ConfigChannel>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b00      	cmp	r3, #0
 80006c8:	d001      	beq.n	80006ce <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 80006ca:	f000 f9c6 	bl	8000a5a <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80006ce:	4b0b      	ldr	r3, [pc, #44]	@ (80006fc <MX_ADC1_Init+0x110>)
 80006d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80006d2:	230c      	movs	r3, #12
 80006d4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80006d6:	1d3b      	adds	r3, r7, #4
 80006d8:	4619      	mov	r1, r3
 80006da:	4806      	ldr	r0, [pc, #24]	@ (80006f4 <MX_ADC1_Init+0x108>)
 80006dc:	f001 f944 	bl	8001968 <HAL_ADC_ConfigChannel>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 80006e6:	f000 f9b8 	bl	8000a5a <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80006ea:	bf00      	nop
 80006ec:	3730      	adds	r7, #48	@ 0x30
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	20000084 	.word	0x20000084
 80006f8:	21800100 	.word	0x21800100
 80006fc:	25b00200 	.word	0x25b00200

08000700 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b09a      	sub	sp, #104	@ 0x68
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000708:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	2244      	movs	r2, #68	@ 0x44
 800071e:	2100      	movs	r1, #0
 8000720:	4618      	mov	r0, r3
 8000722:	f005 f915 	bl	8005950 <memset>
  if(adcHandle->Instance==ADC1)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800072e:	d15e      	bne.n	80007ee <HAL_ADC_MspInit+0xee>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8000730:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000734:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8000736:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800073a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800073c:	f107 0310 	add.w	r3, r7, #16
 8000740:	4618      	mov	r0, r3
 8000742:	f003 fad1 	bl	8003ce8 <HAL_RCCEx_PeriphCLKConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800074c:	f000 f985 	bl	8000a5a <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000750:	4b29      	ldr	r3, [pc, #164]	@ (80007f8 <HAL_ADC_MspInit+0xf8>)
 8000752:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000754:	4a28      	ldr	r2, [pc, #160]	@ (80007f8 <HAL_ADC_MspInit+0xf8>)
 8000756:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800075a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800075c:	4b26      	ldr	r3, [pc, #152]	@ (80007f8 <HAL_ADC_MspInit+0xf8>)
 800075e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000760:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000768:	4b23      	ldr	r3, [pc, #140]	@ (80007f8 <HAL_ADC_MspInit+0xf8>)
 800076a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800076c:	4a22      	ldr	r2, [pc, #136]	@ (80007f8 <HAL_ADC_MspInit+0xf8>)
 800076e:	f043 0304 	orr.w	r3, r3, #4
 8000772:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000774:	4b20      	ldr	r3, [pc, #128]	@ (80007f8 <HAL_ADC_MspInit+0xf8>)
 8000776:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000778:	f003 0304 	and.w	r3, r3, #4
 800077c:	60bb      	str	r3, [r7, #8]
 800077e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN8
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = SPEED_Pin|GPIO_PIN_3;
 8000780:	230c      	movs	r3, #12
 8000782:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000784:	2303      	movs	r3, #3
 8000786:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000788:	2300      	movs	r3, #0
 800078a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800078c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000790:	4619      	mov	r1, r3
 8000792:	481a      	ldr	r0, [pc, #104]	@ (80007fc <HAL_ADC_MspInit+0xfc>)
 8000794:	f002 fb2c 	bl	8002df0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000798:	4b19      	ldr	r3, [pc, #100]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 800079a:	4a1a      	ldr	r2, [pc, #104]	@ (8000804 <HAL_ADC_MspInit+0x104>)
 800079c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800079e:	4b18      	ldr	r3, [pc, #96]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007a0:	2205      	movs	r2, #5
 80007a2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80007a4:	4b16      	ldr	r3, [pc, #88]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80007aa:	4b15      	ldr	r3, [pc, #84]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80007b0:	4b13      	ldr	r3, [pc, #76]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007b2:	2280      	movs	r2, #128	@ 0x80
 80007b4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80007b6:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80007bc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80007be:	4b10      	ldr	r3, [pc, #64]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007c0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80007c4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80007c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007c8:	2220      	movs	r2, #32
 80007ca:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80007cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80007d2:	480b      	ldr	r0, [pc, #44]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007d4:	f002 f89a 	bl	800290c <HAL_DMA_Init>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d001      	beq.n	80007e2 <HAL_ADC_MspInit+0xe2>
    {
      Error_Handler();
 80007de:	f000 f93c 	bl	8000a5a <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4a06      	ldr	r2, [pc, #24]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007e6:	655a      	str	r2, [r3, #84]	@ 0x54
 80007e8:	4a05      	ldr	r2, [pc, #20]	@ (8000800 <HAL_ADC_MspInit+0x100>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80007ee:	bf00      	nop
 80007f0:	3768      	adds	r7, #104	@ 0x68
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40021000 	.word	0x40021000
 80007fc:	48000800 	.word	0x48000800
 8000800:	200000f0 	.word	0x200000f0
 8000804:	40020008 	.word	0x40020008

08000808 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800080e:	4b12      	ldr	r3, [pc, #72]	@ (8000858 <MX_DMA_Init+0x50>)
 8000810:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000812:	4a11      	ldr	r2, [pc, #68]	@ (8000858 <MX_DMA_Init+0x50>)
 8000814:	f043 0304 	orr.w	r3, r3, #4
 8000818:	6493      	str	r3, [r2, #72]	@ 0x48
 800081a:	4b0f      	ldr	r3, [pc, #60]	@ (8000858 <MX_DMA_Init+0x50>)
 800081c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800081e:	f003 0304 	and.w	r3, r3, #4
 8000822:	607b      	str	r3, [r7, #4]
 8000824:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000826:	4b0c      	ldr	r3, [pc, #48]	@ (8000858 <MX_DMA_Init+0x50>)
 8000828:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800082a:	4a0b      	ldr	r2, [pc, #44]	@ (8000858 <MX_DMA_Init+0x50>)
 800082c:	f043 0301 	orr.w	r3, r3, #1
 8000830:	6493      	str	r3, [r2, #72]	@ 0x48
 8000832:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <MX_DMA_Init+0x50>)
 8000834:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000836:	f003 0301 	and.w	r3, r3, #1
 800083a:	603b      	str	r3, [r7, #0]
 800083c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800083e:	2200      	movs	r2, #0
 8000840:	2100      	movs	r1, #0
 8000842:	200b      	movs	r0, #11
 8000844:	f002 f82d 	bl	80028a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000848:	200b      	movs	r0, #11
 800084a:	f002 f844 	bl	80028d6 <HAL_NVIC_EnableIRQ>

}
 800084e:	bf00      	nop
 8000850:	3708      	adds	r7, #8
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	bf00      	nop
 8000858:	40021000 	.word	0x40021000

0800085c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800085c:	b580      	push	{r7, lr}
 800085e:	b08a      	sub	sp, #40	@ 0x28
 8000860:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	2200      	movs	r2, #0
 8000868:	601a      	str	r2, [r3, #0]
 800086a:	605a      	str	r2, [r3, #4]
 800086c:	609a      	str	r2, [r3, #8]
 800086e:	60da      	str	r2, [r3, #12]
 8000870:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000872:	4b2b      	ldr	r3, [pc, #172]	@ (8000920 <MX_GPIO_Init+0xc4>)
 8000874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000876:	4a2a      	ldr	r2, [pc, #168]	@ (8000920 <MX_GPIO_Init+0xc4>)
 8000878:	f043 0304 	orr.w	r3, r3, #4
 800087c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800087e:	4b28      	ldr	r3, [pc, #160]	@ (8000920 <MX_GPIO_Init+0xc4>)
 8000880:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000882:	f003 0304 	and.w	r3, r3, #4
 8000886:	613b      	str	r3, [r7, #16]
 8000888:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800088a:	4b25      	ldr	r3, [pc, #148]	@ (8000920 <MX_GPIO_Init+0xc4>)
 800088c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800088e:	4a24      	ldr	r2, [pc, #144]	@ (8000920 <MX_GPIO_Init+0xc4>)
 8000890:	f043 0320 	orr.w	r3, r3, #32
 8000894:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000896:	4b22      	ldr	r3, [pc, #136]	@ (8000920 <MX_GPIO_Init+0xc4>)
 8000898:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800089a:	f003 0320 	and.w	r3, r3, #32
 800089e:	60fb      	str	r3, [r7, #12]
 80008a0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <MX_GPIO_Init+0xc4>)
 80008a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008a6:	4a1e      	ldr	r2, [pc, #120]	@ (8000920 <MX_GPIO_Init+0xc4>)
 80008a8:	f043 0301 	orr.w	r3, r3, #1
 80008ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <MX_GPIO_Init+0xc4>)
 80008b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008b2:	f003 0301 	and.w	r3, r3, #1
 80008b6:	60bb      	str	r3, [r7, #8]
 80008b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008ba:	4b19      	ldr	r3, [pc, #100]	@ (8000920 <MX_GPIO_Init+0xc4>)
 80008bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008be:	4a18      	ldr	r2, [pc, #96]	@ (8000920 <MX_GPIO_Init+0xc4>)
 80008c0:	f043 0302 	orr.w	r3, r3, #2
 80008c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80008c6:	4b16      	ldr	r3, [pc, #88]	@ (8000920 <MX_GPIO_Init+0xc4>)
 80008c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80008ca:	f003 0302 	and.w	r3, r3, #2
 80008ce:	607b      	str	r3, [r7, #4]
 80008d0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008d2:	2200      	movs	r2, #0
 80008d4:	2120      	movs	r1, #32
 80008d6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008da:	f002 fc0b 	bl	80030f4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008de:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008e4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80008e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008ee:	f107 0314 	add.w	r3, r7, #20
 80008f2:	4619      	mov	r1, r3
 80008f4:	480b      	ldr	r0, [pc, #44]	@ (8000924 <MX_GPIO_Init+0xc8>)
 80008f6:	f002 fa7b 	bl	8002df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008fa:	2320      	movs	r3, #32
 80008fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008fe:	2301      	movs	r3, #1
 8000900:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000902:	2300      	movs	r3, #0
 8000904:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000906:	2300      	movs	r3, #0
 8000908:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000914:	f002 fa6c 	bl	8002df0 <HAL_GPIO_Init>

}
 8000918:	bf00      	nop
 800091a:	3728      	adds	r7, #40	@ 0x28
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	40021000 	.word	0x40021000
 8000924:	48000800 	.word	0x48000800

08000928 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8000930:	1d39      	adds	r1, r7, #4
 8000932:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000936:	2201      	movs	r2, #1
 8000938:	4803      	ldr	r0, [pc, #12]	@ (8000948 <__io_putchar+0x20>)
 800093a:	f003 ff83 	bl	8004844 <HAL_UART_Transmit>
	return ch;
 800093e:	687b      	ldr	r3, [r7, #4]
}
 8000940:	4618      	mov	r0, r3
 8000942:	3708      	adds	r7, #8
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	200001a0 	.word	0x200001a0

0800094c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	b082      	sub	sp, #8
 8000950:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000952:	f000 fadc 	bl	8000f0e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000956:	f000 f835 	bl	80009c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800095a:	f7ff ff7f 	bl	800085c <MX_GPIO_Init>
  MX_DMA_Init();
 800095e:	f7ff ff53 	bl	8000808 <MX_DMA_Init>
  MX_ADC1_Init();
 8000962:	f7ff fe43 	bl	80005ec <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 8000966:	f000 fa07 	bl	8000d78 <MX_LPUART1_UART_Init>
  MX_TIM1_Init();
 800096a:	f000 f991 	bl	8000c90 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
	printf("Test ADC on Nucleoboard\r\n");
 800096e:	4810      	ldr	r0, [pc, #64]	@ (80009b0 <main+0x64>)
 8000970:	f004 ff0e 	bl	8005790 <puts>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8000974:	217f      	movs	r1, #127	@ 0x7f
 8000976:	480f      	ldr	r0, [pc, #60]	@ (80009b4 <main+0x68>)
 8000978:	f001 fdb2 	bl	80024e0 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, value, 2);
 800097c:	1d3b      	adds	r3, r7, #4
 800097e:	2202      	movs	r2, #2
 8000980:	4619      	mov	r1, r3
 8000982:	480c      	ldr	r0, [pc, #48]	@ (80009b4 <main+0x68>)
 8000984:	f000 ff1e 	bl	80017c4 <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim1);
 8000988:	480b      	ldr	r0, [pc, #44]	@ (80009b8 <main+0x6c>)
 800098a:	f003 fbf5 	bl	8004178 <HAL_TIM_Base_Start>
	while (1)
	{
//		HAL_ADC_Start(&hadc1);
//		HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
//		value = HAL_ADC_GetValue(&hadc1);
		printf("ADC value 0 : %4d\r\n", value[0]);
 800098e:	88bb      	ldrh	r3, [r7, #4]
 8000990:	4619      	mov	r1, r3
 8000992:	480a      	ldr	r0, [pc, #40]	@ (80009bc <main+0x70>)
 8000994:	f004 fe94 	bl	80056c0 <iprintf>
		printf("ADC value 1 : %4d\r\n", value[1]);
 8000998:	88fb      	ldrh	r3, [r7, #6]
 800099a:	4619      	mov	r1, r3
 800099c:	4808      	ldr	r0, [pc, #32]	@ (80009c0 <main+0x74>)
 800099e:	f004 fe8f 	bl	80056c0 <iprintf>
		HAL_Delay(1000);
 80009a2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80009a6:	f000 fb23 	bl	8000ff0 <HAL_Delay>
		printf("ADC value 0 : %4d\r\n", value[0]);
 80009aa:	bf00      	nop
 80009ac:	e7ef      	b.n	800098e <main+0x42>
 80009ae:	bf00      	nop
 80009b0:	0800646c 	.word	0x0800646c
 80009b4:	20000084 	.word	0x20000084
 80009b8:	20000154 	.word	0x20000154
 80009bc:	08006488 	.word	0x08006488
 80009c0:	0800649c 	.word	0x0800649c

080009c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b094      	sub	sp, #80	@ 0x50
 80009c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009ca:	f107 0318 	add.w	r3, r7, #24
 80009ce:	2238      	movs	r2, #56	@ 0x38
 80009d0:	2100      	movs	r1, #0
 80009d2:	4618      	mov	r0, r3
 80009d4:	f004 ffbc 	bl	8005950 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009d8:	1d3b      	adds	r3, r7, #4
 80009da:	2200      	movs	r2, #0
 80009dc:	601a      	str	r2, [r3, #0]
 80009de:	605a      	str	r2, [r3, #4]
 80009e0:	609a      	str	r2, [r3, #8]
 80009e2:	60da      	str	r2, [r3, #12]
 80009e4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80009e6:	2000      	movs	r0, #0
 80009e8:	f002 fb9c 	bl	8003124 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80009ec:	2302      	movs	r3, #2
 80009ee:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009f0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80009f6:	2340      	movs	r3, #64	@ 0x40
 80009f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009fa:	2302      	movs	r3, #2
 80009fc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80009fe:	2302      	movs	r3, #2
 8000a00:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000a02:	2304      	movs	r3, #4
 8000a04:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8000a06:	2355      	movs	r3, #85	@ 0x55
 8000a08:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000a12:	2302      	movs	r3, #2
 8000a14:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000a16:	f107 0318 	add.w	r3, r7, #24
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	f002 fc36 	bl	800328c <HAL_RCC_OscConfig>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000a26:	f000 f818 	bl	8000a5a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a2a:	230f      	movs	r3, #15
 8000a2c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a2e:	2303      	movs	r3, #3
 8000a30:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a32:	2300      	movs	r3, #0
 8000a34:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000a36:	2300      	movs	r3, #0
 8000a38:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000a3e:	1d3b      	adds	r3, r7, #4
 8000a40:	2104      	movs	r1, #4
 8000a42:	4618      	mov	r0, r3
 8000a44:	f002 ff34 	bl	80038b0 <HAL_RCC_ClockConfig>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d001      	beq.n	8000a52 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000a4e:	f000 f804 	bl	8000a5a <Error_Handler>
  }
}
 8000a52:	bf00      	nop
 8000a54:	3750      	adds	r7, #80	@ 0x50
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a5a:	b480      	push	{r7}
 8000a5c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a5e:	b672      	cpsid	i
}
 8000a60:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8000a62:	bf00      	nop
 8000a64:	e7fd      	b.n	8000a62 <Error_Handler+0x8>
	...

08000a68 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a6e:	4b0f      	ldr	r3, [pc, #60]	@ (8000aac <HAL_MspInit+0x44>)
 8000a70:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a72:	4a0e      	ldr	r2, [pc, #56]	@ (8000aac <HAL_MspInit+0x44>)
 8000a74:	f043 0301 	orr.w	r3, r3, #1
 8000a78:	6613      	str	r3, [r2, #96]	@ 0x60
 8000a7a:	4b0c      	ldr	r3, [pc, #48]	@ (8000aac <HAL_MspInit+0x44>)
 8000a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000a7e:	f003 0301 	and.w	r3, r3, #1
 8000a82:	607b      	str	r3, [r7, #4]
 8000a84:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a86:	4b09      	ldr	r3, [pc, #36]	@ (8000aac <HAL_MspInit+0x44>)
 8000a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a8a:	4a08      	ldr	r2, [pc, #32]	@ (8000aac <HAL_MspInit+0x44>)
 8000a8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a90:	6593      	str	r3, [r2, #88]	@ 0x58
 8000a92:	4b06      	ldr	r3, [pc, #24]	@ (8000aac <HAL_MspInit+0x44>)
 8000a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000a96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a9a:	603b      	str	r3, [r7, #0]
 8000a9c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000a9e:	f002 fbe5 	bl	800326c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	3708      	adds	r7, #8
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	bf00      	nop
 8000aac:	40021000 	.word	0x40021000

08000ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000ab4:	bf00      	nop
 8000ab6:	e7fd      	b.n	8000ab4 <NMI_Handler+0x4>

08000ab8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <HardFault_Handler+0x4>

08000ac0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ac4:	bf00      	nop
 8000ac6:	e7fd      	b.n	8000ac4 <MemManage_Handler+0x4>

08000ac8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <BusFault_Handler+0x4>

08000ad0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ad0:	b480      	push	{r7}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ad4:	bf00      	nop
 8000ad6:	e7fd      	b.n	8000ad4 <UsageFault_Handler+0x4>

08000ad8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000adc:	bf00      	nop
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae4:	4770      	bx	lr

08000ae6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ae6:	b480      	push	{r7}
 8000ae8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr

08000b02 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b02:	b580      	push	{r7, lr}
 8000b04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000b06:	f000 fa55 	bl	8000fb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000b0a:	bf00      	nop
 8000b0c:	bd80      	pop	{r7, pc}
	...

08000b10 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000b10:	b580      	push	{r7, lr}
 8000b12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000b14:	4802      	ldr	r0, [pc, #8]	@ (8000b20 <DMA1_Channel1_IRQHandler+0x10>)
 8000b16:	f002 f81c 	bl	8002b52 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000b1a:	bf00      	nop
 8000b1c:	bd80      	pop	{r7, pc}
 8000b1e:	bf00      	nop
 8000b20:	200000f0 	.word	0x200000f0

08000b24 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b086      	sub	sp, #24
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	60f8      	str	r0, [r7, #12]
 8000b2c:	60b9      	str	r1, [r7, #8]
 8000b2e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b30:	2300      	movs	r3, #0
 8000b32:	617b      	str	r3, [r7, #20]
 8000b34:	e00a      	b.n	8000b4c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b36:	f3af 8000 	nop.w
 8000b3a:	4601      	mov	r1, r0
 8000b3c:	68bb      	ldr	r3, [r7, #8]
 8000b3e:	1c5a      	adds	r2, r3, #1
 8000b40:	60ba      	str	r2, [r7, #8]
 8000b42:	b2ca      	uxtb	r2, r1
 8000b44:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	3301      	adds	r3, #1
 8000b4a:	617b      	str	r3, [r7, #20]
 8000b4c:	697a      	ldr	r2, [r7, #20]
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	dbf0      	blt.n	8000b36 <_read+0x12>
  }

  return len;
 8000b54:	687b      	ldr	r3, [r7, #4]
}
 8000b56:	4618      	mov	r0, r3
 8000b58:	3718      	adds	r7, #24
 8000b5a:	46bd      	mov	sp, r7
 8000b5c:	bd80      	pop	{r7, pc}

08000b5e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b5e:	b580      	push	{r7, lr}
 8000b60:	b086      	sub	sp, #24
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	617b      	str	r3, [r7, #20]
 8000b6e:	e009      	b.n	8000b84 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	1c5a      	adds	r2, r3, #1
 8000b74:	60ba      	str	r2, [r7, #8]
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f7ff fed5 	bl	8000928 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b7e:	697b      	ldr	r3, [r7, #20]
 8000b80:	3301      	adds	r3, #1
 8000b82:	617b      	str	r3, [r7, #20]
 8000b84:	697a      	ldr	r2, [r7, #20]
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	429a      	cmp	r2, r3
 8000b8a:	dbf1      	blt.n	8000b70 <_write+0x12>
  }
  return len;
 8000b8c:	687b      	ldr	r3, [r7, #4]
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3718      	adds	r7, #24
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}

08000b96 <_close>:

int _close(int file)
{
 8000b96:	b480      	push	{r7}
 8000b98:	b083      	sub	sp, #12
 8000b9a:	af00      	add	r7, sp, #0
 8000b9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	370c      	adds	r7, #12
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	b083      	sub	sp, #12
 8000bb2:	af00      	add	r7, sp, #0
 8000bb4:	6078      	str	r0, [r7, #4]
 8000bb6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bbe:	605a      	str	r2, [r3, #4]
  return 0;
 8000bc0:	2300      	movs	r3, #0
}
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	370c      	adds	r7, #12
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr

08000bce <_isatty>:

int _isatty(int file)
{
 8000bce:	b480      	push	{r7}
 8000bd0:	b083      	sub	sp, #12
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000bd6:	2301      	movs	r3, #1
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	370c      	adds	r7, #12
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000be2:	4770      	bx	lr

08000be4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b085      	sub	sp, #20
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	60f8      	str	r0, [r7, #12]
 8000bec:	60b9      	str	r1, [r7, #8]
 8000bee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bf0:	2300      	movs	r3, #0
}
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	3714      	adds	r7, #20
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
	...

08000c00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	b086      	sub	sp, #24
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c08:	4a14      	ldr	r2, [pc, #80]	@ (8000c5c <_sbrk+0x5c>)
 8000c0a:	4b15      	ldr	r3, [pc, #84]	@ (8000c60 <_sbrk+0x60>)
 8000c0c:	1ad3      	subs	r3, r2, r3
 8000c0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c10:	697b      	ldr	r3, [r7, #20]
 8000c12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c14:	4b13      	ldr	r3, [pc, #76]	@ (8000c64 <_sbrk+0x64>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d102      	bne.n	8000c22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c1c:	4b11      	ldr	r3, [pc, #68]	@ (8000c64 <_sbrk+0x64>)
 8000c1e:	4a12      	ldr	r2, [pc, #72]	@ (8000c68 <_sbrk+0x68>)
 8000c20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c22:	4b10      	ldr	r3, [pc, #64]	@ (8000c64 <_sbrk+0x64>)
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	4413      	add	r3, r2
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d207      	bcs.n	8000c40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c30:	f004 fedc 	bl	80059ec <__errno>
 8000c34:	4603      	mov	r3, r0
 8000c36:	220c      	movs	r2, #12
 8000c38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c3e:	e009      	b.n	8000c54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c40:	4b08      	ldr	r3, [pc, #32]	@ (8000c64 <_sbrk+0x64>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c46:	4b07      	ldr	r3, [pc, #28]	@ (8000c64 <_sbrk+0x64>)
 8000c48:	681a      	ldr	r2, [r3, #0]
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	4a05      	ldr	r2, [pc, #20]	@ (8000c64 <_sbrk+0x64>)
 8000c50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c52:	68fb      	ldr	r3, [r7, #12]
}
 8000c54:	4618      	mov	r0, r3
 8000c56:	3718      	adds	r7, #24
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd80      	pop	{r7, pc}
 8000c5c:	20008000 	.word	0x20008000
 8000c60:	00000400 	.word	0x00000400
 8000c64:	20000150 	.word	0x20000150
 8000c68:	20000388 	.word	0x20000388

08000c6c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c70:	4b06      	ldr	r3, [pc, #24]	@ (8000c8c <SystemInit+0x20>)
 8000c72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c76:	4a05      	ldr	r2, [pc, #20]	@ (8000c8c <SystemInit+0x20>)
 8000c78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c80:	bf00      	nop
 8000c82:	46bd      	mov	sp, r7
 8000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c88:	4770      	bx	lr
 8000c8a:	bf00      	nop
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b088      	sub	sp, #32
 8000c94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c96:	f107 0310 	add.w	r3, r7, #16
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	601a      	str	r2, [r3, #0]
 8000c9e:	605a      	str	r2, [r3, #4]
 8000ca0:	609a      	str	r2, [r3, #8]
 8000ca2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ca4:	1d3b      	adds	r3, r7, #4
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000cae:	4b20      	ldr	r3, [pc, #128]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cb0:	4a20      	ldr	r2, [pc, #128]	@ (8000d34 <MX_TIM1_Init+0xa4>)
 8000cb2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 17000-1;
 8000cb4:	4b1e      	ldr	r3, [pc, #120]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cb6:	f244 2267 	movw	r2, #16999	@ 0x4267
 8000cba:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cbc:	4b1c      	ldr	r3, [pc, #112]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8000cc2:	4b1b      	ldr	r3, [pc, #108]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cc4:	f242 720f 	movw	r2, #9999	@ 0x270f
 8000cc8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cca:	4b19      	ldr	r3, [pc, #100]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000cd0:	4b17      	ldr	r3, [pc, #92]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cd6:	4b16      	ldr	r3, [pc, #88]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000cdc:	4814      	ldr	r0, [pc, #80]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cde:	f003 f9f3 	bl	80040c8 <HAL_TIM_Base_Init>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d001      	beq.n	8000cec <MX_TIM1_Init+0x5c>
  {
    Error_Handler();
 8000ce8:	f7ff feb7 	bl	8000a5a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cf0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000cf2:	f107 0310 	add.w	r3, r7, #16
 8000cf6:	4619      	mov	r1, r3
 8000cf8:	480d      	ldr	r0, [pc, #52]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000cfa:	f003 fa9f 	bl	800423c <HAL_TIM_ConfigClockSource>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8000d04:	f7ff fea9 	bl	8000a5a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000d08:	2320      	movs	r3, #32
 8000d0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000d14:	1d3b      	adds	r3, r7, #4
 8000d16:	4619      	mov	r1, r3
 8000d18:	4805      	ldr	r0, [pc, #20]	@ (8000d30 <MX_TIM1_Init+0xa0>)
 8000d1a:	f003 fcc1 	bl	80046a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d001      	beq.n	8000d28 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000d24:	f7ff fe99 	bl	8000a5a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000d28:	bf00      	nop
 8000d2a:	3720      	adds	r7, #32
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	bd80      	pop	{r7, pc}
 8000d30:	20000154 	.word	0x20000154
 8000d34:	40012c00 	.word	0x40012c00

08000d38 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <HAL_TIM_Base_MspInit+0x38>)
 8000d46:	4293      	cmp	r3, r2
 8000d48:	d10b      	bne.n	8000d62 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000d4a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d74 <HAL_TIM_Base_MspInit+0x3c>)
 8000d4c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d4e:	4a09      	ldr	r2, [pc, #36]	@ (8000d74 <HAL_TIM_Base_MspInit+0x3c>)
 8000d50:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000d54:	6613      	str	r3, [r2, #96]	@ 0x60
 8000d56:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <HAL_TIM_Base_MspInit+0x3c>)
 8000d58:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000d5a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000d5e:	60fb      	str	r3, [r7, #12]
 8000d60:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
 8000d6e:	bf00      	nop
 8000d70:	40012c00 	.word	0x40012c00
 8000d74:	40021000 	.word	0x40021000

08000d78 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000d7c:	4b21      	ldr	r3, [pc, #132]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000d7e:	4a22      	ldr	r2, [pc, #136]	@ (8000e08 <MX_LPUART1_UART_Init+0x90>)
 8000d80:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000d82:	4b20      	ldr	r3, [pc, #128]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000d84:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000d88:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d8a:	4b1e      	ldr	r3, [pc, #120]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000d90:	4b1c      	ldr	r3, [pc, #112]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000d96:	4b1b      	ldr	r3, [pc, #108]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000d98:	2200      	movs	r2, #0
 8000d9a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000d9c:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000d9e:	220c      	movs	r2, #12
 8000da0:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000da2:	4b18      	ldr	r3, [pc, #96]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000da4:	2200      	movs	r2, #0
 8000da6:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000da8:	4b16      	ldr	r3, [pc, #88]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000daa:	2200      	movs	r2, #0
 8000dac:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000dae:	4b15      	ldr	r3, [pc, #84]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000db4:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000db6:	2200      	movs	r2, #0
 8000db8:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000dba:	4812      	ldr	r0, [pc, #72]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000dbc:	f003 fcf2 	bl	80047a4 <HAL_UART_Init>
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d001      	beq.n	8000dca <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8000dc6:	f7ff fe48 	bl	8000a5a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000dca:	2100      	movs	r1, #0
 8000dcc:	480d      	ldr	r0, [pc, #52]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000dce:	f004 faeb 	bl	80053a8 <HAL_UARTEx_SetTxFifoThreshold>
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d001      	beq.n	8000ddc <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8000dd8:	f7ff fe3f 	bl	8000a5a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ddc:	2100      	movs	r1, #0
 8000dde:	4809      	ldr	r0, [pc, #36]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000de0:	f004 fb20 	bl	8005424 <HAL_UARTEx_SetRxFifoThreshold>
 8000de4:	4603      	mov	r3, r0
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d001      	beq.n	8000dee <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8000dea:	f7ff fe36 	bl	8000a5a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000dee:	4805      	ldr	r0, [pc, #20]	@ (8000e04 <MX_LPUART1_UART_Init+0x8c>)
 8000df0:	f004 faa1 	bl	8005336 <HAL_UARTEx_DisableFifoMode>
 8000df4:	4603      	mov	r3, r0
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d001      	beq.n	8000dfe <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8000dfa:	f7ff fe2e 	bl	8000a5a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000dfe:	bf00      	nop
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	200001a0 	.word	0x200001a0
 8000e08:	40008000 	.word	0x40008000

08000e0c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b09a      	sub	sp, #104	@ 0x68
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e14:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000e24:	f107 0310 	add.w	r3, r7, #16
 8000e28:	2244      	movs	r2, #68	@ 0x44
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f004 fd8f 	bl	8005950 <memset>
  if(uartHandle->Instance==LPUART1)
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	4a1f      	ldr	r2, [pc, #124]	@ (8000eb4 <HAL_UART_MspInit+0xa8>)
 8000e38:	4293      	cmp	r3, r2
 8000e3a:	d136      	bne.n	8000eaa <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000e3c:	2320      	movs	r3, #32
 8000e3e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000e40:	2300      	movs	r3, #0
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000e44:	f107 0310 	add.w	r3, r7, #16
 8000e48:	4618      	mov	r0, r3
 8000e4a:	f002 ff4d 	bl	8003ce8 <HAL_RCCEx_PeriphCLKConfig>
 8000e4e:	4603      	mov	r3, r0
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d001      	beq.n	8000e58 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000e54:	f7ff fe01 	bl	8000a5a <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000e58:	4b17      	ldr	r3, [pc, #92]	@ (8000eb8 <HAL_UART_MspInit+0xac>)
 8000e5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e5c:	4a16      	ldr	r2, [pc, #88]	@ (8000eb8 <HAL_UART_MspInit+0xac>)
 8000e5e:	f043 0301 	orr.w	r3, r3, #1
 8000e62:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000e64:	4b14      	ldr	r3, [pc, #80]	@ (8000eb8 <HAL_UART_MspInit+0xac>)
 8000e66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e68:	f003 0301 	and.w	r3, r3, #1
 8000e6c:	60fb      	str	r3, [r7, #12]
 8000e6e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e70:	4b11      	ldr	r3, [pc, #68]	@ (8000eb8 <HAL_UART_MspInit+0xac>)
 8000e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e74:	4a10      	ldr	r2, [pc, #64]	@ (8000eb8 <HAL_UART_MspInit+0xac>)
 8000e76:	f043 0301 	orr.w	r3, r3, #1
 8000e7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e7c:	4b0e      	ldr	r3, [pc, #56]	@ (8000eb8 <HAL_UART_MspInit+0xac>)
 8000e7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e80:	f003 0301 	and.w	r3, r3, #1
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8000e88:	230c      	movs	r3, #12
 8000e8a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e8c:	2302      	movs	r3, #2
 8000e8e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e94:	2300      	movs	r3, #0
 8000e96:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8000e98:	230c      	movs	r3, #12
 8000e9a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e9c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ea6:	f001 ffa3 	bl	8002df0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8000eaa:	bf00      	nop
 8000eac:	3768      	adds	r7, #104	@ 0x68
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40008000 	.word	0x40008000
 8000eb8:	40021000 	.word	0x40021000

08000ebc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ebc:	480d      	ldr	r0, [pc, #52]	@ (8000ef4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ebe:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ec0:	f7ff fed4 	bl	8000c6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ec4:	480c      	ldr	r0, [pc, #48]	@ (8000ef8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ec6:	490d      	ldr	r1, [pc, #52]	@ (8000efc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f00 <LoopForever+0xe>)
  movs r3, #0
 8000eca:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000ecc:	e002      	b.n	8000ed4 <LoopCopyDataInit>

08000ece <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ece:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ed0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ed2:	3304      	adds	r3, #4

08000ed4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ed4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ed6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ed8:	d3f9      	bcc.n	8000ece <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000eda:	4a0a      	ldr	r2, [pc, #40]	@ (8000f04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000edc:	4c0a      	ldr	r4, [pc, #40]	@ (8000f08 <LoopForever+0x16>)
  movs r3, #0
 8000ede:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ee0:	e001      	b.n	8000ee6 <LoopFillZerobss>

08000ee2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ee2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ee4:	3204      	adds	r2, #4

08000ee6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ee6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ee8:	d3fb      	bcc.n	8000ee2 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000eea:	f004 fd85 	bl	80059f8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000eee:	f7ff fd2d 	bl	800094c <main>

08000ef2 <LoopForever>:

LoopForever:
    b LoopForever
 8000ef2:	e7fe      	b.n	8000ef2 <LoopForever>
  ldr   r0, =_estack
 8000ef4:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000ef8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000efc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000f00:	08006534 	.word	0x08006534
  ldr r2, =_sbss
 8000f04:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000f08:	20000384 	.word	0x20000384

08000f0c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000f0c:	e7fe      	b.n	8000f0c <ADC1_2_IRQHandler>

08000f0e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b082      	sub	sp, #8
 8000f12:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000f14:	2300      	movs	r3, #0
 8000f16:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f18:	2003      	movs	r0, #3
 8000f1a:	f001 fcb7 	bl	800288c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f000 f80e 	bl	8000f40 <HAL_InitTick>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d002      	beq.n	8000f30 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f2a:	2301      	movs	r3, #1
 8000f2c:	71fb      	strb	r3, [r7, #7]
 8000f2e:	e001      	b.n	8000f34 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f30:	f7ff fd9a 	bl	8000a68 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f34:	79fb      	ldrb	r3, [r7, #7]

}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b084      	sub	sp, #16
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f4c:	4b16      	ldr	r3, [pc, #88]	@ (8000fa8 <HAL_InitTick+0x68>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d022      	beq.n	8000f9a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f54:	4b15      	ldr	r3, [pc, #84]	@ (8000fac <HAL_InitTick+0x6c>)
 8000f56:	681a      	ldr	r2, [r3, #0]
 8000f58:	4b13      	ldr	r3, [pc, #76]	@ (8000fa8 <HAL_InitTick+0x68>)
 8000f5a:	681b      	ldr	r3, [r3, #0]
 8000f5c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f60:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f001 fcc2 	bl	80028f2 <HAL_SYSTICK_Config>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d10f      	bne.n	8000f94 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	2b0f      	cmp	r3, #15
 8000f78:	d809      	bhi.n	8000f8e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	6879      	ldr	r1, [r7, #4]
 8000f7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000f82:	f001 fc8e 	bl	80028a2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f86:	4a0a      	ldr	r2, [pc, #40]	@ (8000fb0 <HAL_InitTick+0x70>)
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6013      	str	r3, [r2, #0]
 8000f8c:	e007      	b.n	8000f9e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	73fb      	strb	r3, [r7, #15]
 8000f92:	e004      	b.n	8000f9e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	73fb      	strb	r3, [r7, #15]
 8000f98:	e001      	b.n	8000f9e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	3710      	adds	r7, #16
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000008 	.word	0x20000008
 8000fac:	20000000 	.word	0x20000000
 8000fb0:	20000004 	.word	0x20000004

08000fb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fb8:	4b05      	ldr	r3, [pc, #20]	@ (8000fd0 <HAL_IncTick+0x1c>)
 8000fba:	681a      	ldr	r2, [r3, #0]
 8000fbc:	4b05      	ldr	r3, [pc, #20]	@ (8000fd4 <HAL_IncTick+0x20>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	4a03      	ldr	r2, [pc, #12]	@ (8000fd0 <HAL_IncTick+0x1c>)
 8000fc4:	6013      	str	r3, [r2, #0]
}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr
 8000fd0:	20000234 	.word	0x20000234
 8000fd4:	20000008 	.word	0x20000008

08000fd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	af00      	add	r7, sp, #0
  return uwTick;
 8000fdc:	4b03      	ldr	r3, [pc, #12]	@ (8000fec <HAL_GetTick+0x14>)
 8000fde:	681b      	ldr	r3, [r3, #0]
}
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	20000234 	.word	0x20000234

08000ff0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b084      	sub	sp, #16
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ff8:	f7ff ffee 	bl	8000fd8 <HAL_GetTick>
 8000ffc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001008:	d004      	beq.n	8001014 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800100a:	4b09      	ldr	r3, [pc, #36]	@ (8001030 <HAL_Delay+0x40>)
 800100c:	681b      	ldr	r3, [r3, #0]
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	4413      	add	r3, r2
 8001012:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001014:	bf00      	nop
 8001016:	f7ff ffdf 	bl	8000fd8 <HAL_GetTick>
 800101a:	4602      	mov	r2, r0
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	1ad3      	subs	r3, r2, r3
 8001020:	68fa      	ldr	r2, [r7, #12]
 8001022:	429a      	cmp	r2, r3
 8001024:	d8f7      	bhi.n	8001016 <HAL_Delay+0x26>
  {
  }
}
 8001026:	bf00      	nop
 8001028:	bf00      	nop
 800102a:	3710      	adds	r7, #16
 800102c:	46bd      	mov	sp, r7
 800102e:	bd80      	pop	{r7, pc}
 8001030:	20000008 	.word	0x20000008

08001034 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001034:	b480      	push	{r7}
 8001036:	b083      	sub	sp, #12
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	431a      	orrs	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	609a      	str	r2, [r3, #8]
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr

0800105a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800105a:	b480      	push	{r7}
 800105c:	b083      	sub	sp, #12
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
 8001062:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	689b      	ldr	r3, [r3, #8]
 8001068:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	431a      	orrs	r2, r3
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	609a      	str	r2, [r3, #8]
}
 8001074:	bf00      	nop
 8001076:	370c      	adds	r7, #12
 8001078:	46bd      	mov	sp, r7
 800107a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107e:	4770      	bx	lr

08001080 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	689b      	ldr	r3, [r3, #8]
 800108c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001090:	4618      	mov	r0, r3
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800109c:	b480      	push	{r7}
 800109e:	b087      	sub	sp, #28
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	60f8      	str	r0, [r7, #12]
 80010a4:	60b9      	str	r1, [r7, #8]
 80010a6:	607a      	str	r2, [r7, #4]
 80010a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	3360      	adds	r3, #96	@ 0x60
 80010ae:	461a      	mov	r2, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	4413      	add	r3, r2
 80010b6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	681a      	ldr	r2, [r3, #0]
 80010bc:	4b08      	ldr	r3, [pc, #32]	@ (80010e0 <LL_ADC_SetOffset+0x44>)
 80010be:	4013      	ands	r3, r2
 80010c0:	687a      	ldr	r2, [r7, #4]
 80010c2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80010c6:	683a      	ldr	r2, [r7, #0]
 80010c8:	430a      	orrs	r2, r1
 80010ca:	4313      	orrs	r3, r2
 80010cc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80010d0:	697b      	ldr	r3, [r7, #20]
 80010d2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80010d4:	bf00      	nop
 80010d6:	371c      	adds	r7, #28
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	03fff000 	.word	0x03fff000

080010e4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	3360      	adds	r3, #96	@ 0x60
 80010f2:	461a      	mov	r2, r3
 80010f4:	683b      	ldr	r3, [r7, #0]
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	4413      	add	r3, r2
 80010fa:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001104:	4618      	mov	r0, r3
 8001106:	3714      	adds	r7, #20
 8001108:	46bd      	mov	sp, r7
 800110a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110e:	4770      	bx	lr

08001110 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001110:	b480      	push	{r7}
 8001112:	b087      	sub	sp, #28
 8001114:	af00      	add	r7, sp, #0
 8001116:	60f8      	str	r0, [r7, #12]
 8001118:	60b9      	str	r1, [r7, #8]
 800111a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800111c:	68fb      	ldr	r3, [r7, #12]
 800111e:	3360      	adds	r3, #96	@ 0x60
 8001120:	461a      	mov	r2, r3
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	009b      	lsls	r3, r3, #2
 8001126:	4413      	add	r3, r2
 8001128:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800112a:	697b      	ldr	r3, [r7, #20]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	431a      	orrs	r2, r3
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800113a:	bf00      	nop
 800113c:	371c      	adds	r7, #28
 800113e:	46bd      	mov	sp, r7
 8001140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001144:	4770      	bx	lr

08001146 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001146:	b480      	push	{r7}
 8001148:	b087      	sub	sp, #28
 800114a:	af00      	add	r7, sp, #0
 800114c:	60f8      	str	r0, [r7, #12]
 800114e:	60b9      	str	r1, [r7, #8]
 8001150:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	3360      	adds	r3, #96	@ 0x60
 8001156:	461a      	mov	r2, r3
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	4413      	add	r3, r2
 800115e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001160:	697b      	ldr	r3, [r7, #20]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	431a      	orrs	r2, r3
 800116c:	697b      	ldr	r3, [r7, #20]
 800116e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001170:	bf00      	nop
 8001172:	371c      	adds	r7, #28
 8001174:	46bd      	mov	sp, r7
 8001176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117a:	4770      	bx	lr

0800117c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800117c:	b480      	push	{r7}
 800117e:	b087      	sub	sp, #28
 8001180:	af00      	add	r7, sp, #0
 8001182:	60f8      	str	r0, [r7, #12]
 8001184:	60b9      	str	r1, [r7, #8]
 8001186:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	3360      	adds	r3, #96	@ 0x60
 800118c:	461a      	mov	r2, r3
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	009b      	lsls	r3, r3, #2
 8001192:	4413      	add	r3, r2
 8001194:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001196:	697b      	ldr	r3, [r7, #20]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	431a      	orrs	r2, r3
 80011a2:	697b      	ldr	r3, [r7, #20]
 80011a4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80011a6:	bf00      	nop
 80011a8:	371c      	adds	r7, #28
 80011aa:	46bd      	mov	sp, r7
 80011ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b0:	4770      	bx	lr

080011b2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80011b2:	b480      	push	{r7}
 80011b4:	b083      	sub	sp, #12
 80011b6:	af00      	add	r7, sp, #0
 80011b8:	6078      	str	r0, [r7, #4]
 80011ba:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	695b      	ldr	r3, [r3, #20]
 80011c0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	431a      	orrs	r2, r3
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	615a      	str	r2, [r3, #20]
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d101      	bne.n	80011f0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80011ec:	2301      	movs	r3, #1
 80011ee:	e000      	b.n	80011f2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80011f0:	2300      	movs	r3, #0
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	370c      	adds	r7, #12
 80011f6:	46bd      	mov	sp, r7
 80011f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011fc:	4770      	bx	lr

080011fe <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80011fe:	b480      	push	{r7}
 8001200:	b087      	sub	sp, #28
 8001202:	af00      	add	r7, sp, #0
 8001204:	60f8      	str	r0, [r7, #12]
 8001206:	60b9      	str	r1, [r7, #8]
 8001208:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	3330      	adds	r3, #48	@ 0x30
 800120e:	461a      	mov	r2, r3
 8001210:	68bb      	ldr	r3, [r7, #8]
 8001212:	0a1b      	lsrs	r3, r3, #8
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	f003 030c 	and.w	r3, r3, #12
 800121a:	4413      	add	r3, r2
 800121c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	681a      	ldr	r2, [r3, #0]
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	f003 031f 	and.w	r3, r3, #31
 8001228:	211f      	movs	r1, #31
 800122a:	fa01 f303 	lsl.w	r3, r1, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	401a      	ands	r2, r3
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	0e9b      	lsrs	r3, r3, #26
 8001236:	f003 011f 	and.w	r1, r3, #31
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	f003 031f 	and.w	r3, r3, #31
 8001240:	fa01 f303 	lsl.w	r3, r1, r3
 8001244:	431a      	orrs	r2, r3
 8001246:	697b      	ldr	r3, [r7, #20]
 8001248:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800124a:	bf00      	nop
 800124c:	371c      	adds	r7, #28
 800124e:	46bd      	mov	sp, r7
 8001250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001254:	4770      	bx	lr

08001256 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001256:	b480      	push	{r7}
 8001258:	b087      	sub	sp, #28
 800125a:	af00      	add	r7, sp, #0
 800125c:	60f8      	str	r0, [r7, #12]
 800125e:	60b9      	str	r1, [r7, #8]
 8001260:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	3314      	adds	r3, #20
 8001266:	461a      	mov	r2, r3
 8001268:	68bb      	ldr	r3, [r7, #8]
 800126a:	0e5b      	lsrs	r3, r3, #25
 800126c:	009b      	lsls	r3, r3, #2
 800126e:	f003 0304 	and.w	r3, r3, #4
 8001272:	4413      	add	r3, r2
 8001274:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	0d1b      	lsrs	r3, r3, #20
 800127e:	f003 031f 	and.w	r3, r3, #31
 8001282:	2107      	movs	r1, #7
 8001284:	fa01 f303 	lsl.w	r3, r1, r3
 8001288:	43db      	mvns	r3, r3
 800128a:	401a      	ands	r2, r3
 800128c:	68bb      	ldr	r3, [r7, #8]
 800128e:	0d1b      	lsrs	r3, r3, #20
 8001290:	f003 031f 	and.w	r3, r3, #31
 8001294:	6879      	ldr	r1, [r7, #4]
 8001296:	fa01 f303 	lsl.w	r3, r1, r3
 800129a:	431a      	orrs	r2, r3
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80012a0:	bf00      	nop
 80012a2:	371c      	adds	r7, #28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b085      	sub	sp, #20
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80012be:	68bb      	ldr	r3, [r7, #8]
 80012c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012c4:	43db      	mvns	r3, r3
 80012c6:	401a      	ands	r2, r3
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	f003 0318 	and.w	r3, r3, #24
 80012ce:	4908      	ldr	r1, [pc, #32]	@ (80012f0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80012d0:	40d9      	lsrs	r1, r3
 80012d2:	68bb      	ldr	r3, [r7, #8]
 80012d4:	400b      	ands	r3, r1
 80012d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80012da:	431a      	orrs	r2, r3
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80012e2:	bf00      	nop
 80012e4:	3714      	adds	r7, #20
 80012e6:	46bd      	mov	sp, r7
 80012e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ec:	4770      	bx	lr
 80012ee:	bf00      	nop
 80012f0:	0007ffff 	.word	0x0007ffff

080012f4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	689b      	ldr	r3, [r3, #8]
 8001300:	f003 031f 	and.w	r3, r3, #31
}
 8001304:	4618      	mov	r0, r3
 8001306:	370c      	adds	r7, #12
 8001308:	46bd      	mov	sp, r7
 800130a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800130e:	4770      	bx	lr

08001310 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	689b      	ldr	r3, [r3, #8]
 800131c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001320:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001324:	687a      	ldr	r2, [r7, #4]
 8001326:	6093      	str	r3, [r2, #8]
}
 8001328:	bf00      	nop
 800132a:	370c      	adds	r7, #12
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr

08001334 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	689b      	ldr	r3, [r3, #8]
 8001340:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001344:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001348:	d101      	bne.n	800134e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800134a:	2301      	movs	r3, #1
 800134c:	e000      	b.n	8001350 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800134e:	2300      	movs	r3, #0
}
 8001350:	4618      	mov	r0, r3
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr

0800135c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800136c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001370:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001378:	bf00      	nop
 800137a:	370c      	adds	r7, #12
 800137c:	46bd      	mov	sp, r7
 800137e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001382:	4770      	bx	lr

08001384 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	689b      	ldr	r3, [r3, #8]
 8001390:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001394:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001398:	d101      	bne.n	800139e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800139a:	2301      	movs	r3, #1
 800139c:	e000      	b.n	80013a0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800139e:	2300      	movs	r3, #0
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	370c      	adds	r7, #12
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr

080013ac <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	689b      	ldr	r3, [r3, #8]
 80013b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013bc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013c0:	f043 0201 	orr.w	r2, r3, #1
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80013c8:	bf00      	nop
 80013ca:	370c      	adds	r7, #12
 80013cc:	46bd      	mov	sp, r7
 80013ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d2:	4770      	bx	lr

080013d4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80013d4:	b480      	push	{r7}
 80013d6:	b083      	sub	sp, #12
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80013e4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80013e8:	f043 0202 	orr.w	r2, r3, #2
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80013f0:	bf00      	nop
 80013f2:	370c      	adds	r7, #12
 80013f4:	46bd      	mov	sp, r7
 80013f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fa:	4770      	bx	lr

080013fc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80013fc:	b480      	push	{r7}
 80013fe:	b083      	sub	sp, #12
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	689b      	ldr	r3, [r3, #8]
 8001408:	f003 0301 	and.w	r3, r3, #1
 800140c:	2b01      	cmp	r3, #1
 800140e:	d101      	bne.n	8001414 <LL_ADC_IsEnabled+0x18>
 8001410:	2301      	movs	r3, #1
 8001412:	e000      	b.n	8001416 <LL_ADC_IsEnabled+0x1a>
 8001414:	2300      	movs	r3, #0
}
 8001416:	4618      	mov	r0, r3
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	689b      	ldr	r3, [r3, #8]
 800142e:	f003 0302 	and.w	r3, r3, #2
 8001432:	2b02      	cmp	r3, #2
 8001434:	d101      	bne.n	800143a <LL_ADC_IsDisableOngoing+0x18>
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <LL_ADC_IsDisableOngoing+0x1a>
 800143a:	2300      	movs	r3, #0
}
 800143c:	4618      	mov	r0, r3
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001446:	4770      	bx	lr

08001448 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001458:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800145c:	f043 0204 	orr.w	r2, r3, #4
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001464:	bf00      	nop
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 0304 	and.w	r3, r3, #4
 8001480:	2b04      	cmp	r3, #4
 8001482:	d101      	bne.n	8001488 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001484:	2301      	movs	r3, #1
 8001486:	e000      	b.n	800148a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001488:	2300      	movs	r3, #0
}
 800148a:	4618      	mov	r0, r3
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001494:	4770      	bx	lr

08001496 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001496:	b480      	push	{r7}
 8001498:	b083      	sub	sp, #12
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	f003 0308 	and.w	r3, r3, #8
 80014a6:	2b08      	cmp	r3, #8
 80014a8:	d101      	bne.n	80014ae <LL_ADC_INJ_IsConversionOngoing+0x18>
 80014aa:	2301      	movs	r3, #1
 80014ac:	e000      	b.n	80014b0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80014ae:	2300      	movs	r3, #0
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	370c      	adds	r7, #12
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr

080014bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80014bc:	b590      	push	{r4, r7, lr}
 80014be:	b089      	sub	sp, #36	@ 0x24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014c4:	2300      	movs	r3, #0
 80014c6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80014c8:	2300      	movs	r3, #0
 80014ca:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d101      	bne.n	80014d6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e167      	b.n	80017a6 <HAL_ADC_Init+0x2ea>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d109      	bne.n	80014f8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff f90b 	bl	8000700 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff ff19 	bl	8001334 <LL_ADC_IsDeepPowerDownEnabled>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d004      	beq.n	8001512 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4618      	mov	r0, r3
 800150e:	f7ff feff 	bl	8001310 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff ff34 	bl	8001384 <LL_ADC_IsInternalRegulatorEnabled>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d115      	bne.n	800154e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4618      	mov	r0, r3
 8001528:	f7ff ff18 	bl	800135c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800152c:	4ba0      	ldr	r3, [pc, #640]	@ (80017b0 <HAL_ADC_Init+0x2f4>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	099b      	lsrs	r3, r3, #6
 8001532:	4aa0      	ldr	r2, [pc, #640]	@ (80017b4 <HAL_ADC_Init+0x2f8>)
 8001534:	fba2 2303 	umull	r2, r3, r2, r3
 8001538:	099b      	lsrs	r3, r3, #6
 800153a:	3301      	adds	r3, #1
 800153c:	005b      	lsls	r3, r3, #1
 800153e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001540:	e002      	b.n	8001548 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	3b01      	subs	r3, #1
 8001546:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	2b00      	cmp	r3, #0
 800154c:	d1f9      	bne.n	8001542 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4618      	mov	r0, r3
 8001554:	f7ff ff16 	bl	8001384 <LL_ADC_IsInternalRegulatorEnabled>
 8001558:	4603      	mov	r3, r0
 800155a:	2b00      	cmp	r3, #0
 800155c:	d10d      	bne.n	800157a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001562:	f043 0210 	orr.w	r2, r3, #16
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800156e:	f043 0201 	orr.w	r2, r3, #1
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8001576:	2301      	movs	r3, #1
 8001578:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff ff76 	bl	8001470 <LL_ADC_REG_IsConversionOngoing>
 8001584:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800158a:	f003 0310 	and.w	r3, r3, #16
 800158e:	2b00      	cmp	r3, #0
 8001590:	f040 8100 	bne.w	8001794 <HAL_ADC_Init+0x2d8>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001594:	697b      	ldr	r3, [r7, #20]
 8001596:	2b00      	cmp	r3, #0
 8001598:	f040 80fc 	bne.w	8001794 <HAL_ADC_Init+0x2d8>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80015a4:	f043 0202 	orr.w	r2, r3, #2
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4618      	mov	r0, r3
 80015b2:	f7ff ff23 	bl	80013fc <LL_ADC_IsEnabled>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d111      	bne.n	80015e0 <HAL_ADC_Init+0x124>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80015bc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80015c0:	f7ff ff1c 	bl	80013fc <LL_ADC_IsEnabled>
 80015c4:	4604      	mov	r4, r0
 80015c6:	487c      	ldr	r0, [pc, #496]	@ (80017b8 <HAL_ADC_Init+0x2fc>)
 80015c8:	f7ff ff18 	bl	80013fc <LL_ADC_IsEnabled>
 80015cc:	4603      	mov	r3, r0
 80015ce:	4323      	orrs	r3, r4
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d105      	bne.n	80015e0 <HAL_ADC_Init+0x124>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	685b      	ldr	r3, [r3, #4]
 80015d8:	4619      	mov	r1, r3
 80015da:	4878      	ldr	r0, [pc, #480]	@ (80017bc <HAL_ADC_Init+0x300>)
 80015dc:	f7ff fd2a 	bl	8001034 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	7f5b      	ldrb	r3, [r3, #29]
 80015e4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80015ea:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80015f0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80015f6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80015fe:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001600:	4313      	orrs	r3, r2
 8001602:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800160a:	2b01      	cmp	r3, #1
 800160c:	d106      	bne.n	800161c <HAL_ADC_Init+0x160>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001612:	3b01      	subs	r3, #1
 8001614:	045b      	lsls	r3, r3, #17
 8001616:	69ba      	ldr	r2, [r7, #24]
 8001618:	4313      	orrs	r3, r2
 800161a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001620:	2b00      	cmp	r3, #0
 8001622:	d009      	beq.n	8001638 <HAL_ADC_Init+0x17c>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001628:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001630:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4313      	orrs	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	68da      	ldr	r2, [r3, #12]
 800163e:	4b60      	ldr	r3, [pc, #384]	@ (80017c0 <HAL_ADC_Init+0x304>)
 8001640:	4013      	ands	r3, r2
 8001642:	687a      	ldr	r2, [r7, #4]
 8001644:	6812      	ldr	r2, [r2, #0]
 8001646:	69b9      	ldr	r1, [r7, #24]
 8001648:	430b      	orrs	r3, r1
 800164a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	691b      	ldr	r3, [r3, #16]
 8001652:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	430a      	orrs	r2, r1
 8001660:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4618      	mov	r0, r3
 8001668:	f7ff ff15 	bl	8001496 <LL_ADC_INJ_IsConversionOngoing>
 800166c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d16d      	bne.n	8001750 <HAL_ADC_Init+0x294>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001674:	693b      	ldr	r3, [r7, #16]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d16a      	bne.n	8001750 <HAL_ADC_Init+0x294>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800167e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001686:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001688:	4313      	orrs	r3, r2
 800168a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	68db      	ldr	r3, [r3, #12]
 8001692:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001696:	f023 0302 	bic.w	r3, r3, #2
 800169a:	687a      	ldr	r2, [r7, #4]
 800169c:	6812      	ldr	r2, [r2, #0]
 800169e:	69b9      	ldr	r1, [r7, #24]
 80016a0:	430b      	orrs	r3, r1
 80016a2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	691b      	ldr	r3, [r3, #16]
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d017      	beq.n	80016dc <HAL_ADC_Init+0x220>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	691a      	ldr	r2, [r3, #16]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80016ba:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016c4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016c8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80016cc:	687a      	ldr	r2, [r7, #4]
 80016ce:	6911      	ldr	r1, [r2, #16]
 80016d0:	687a      	ldr	r2, [r7, #4]
 80016d2:	6812      	ldr	r2, [r2, #0]
 80016d4:	430b      	orrs	r3, r1
 80016d6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80016da:	e013      	b.n	8001704 <HAL_ADC_Init+0x248>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	691a      	ldr	r2, [r3, #16]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80016ea:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80016f4:	687a      	ldr	r2, [r7, #4]
 80016f6:	6812      	ldr	r2, [r2, #0]
 80016f8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80016fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001700:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800170a:	2b01      	cmp	r3, #1
 800170c:	d118      	bne.n	8001740 <HAL_ADC_Init+0x284>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	691b      	ldr	r3, [r3, #16]
 8001714:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001718:	f023 0304 	bic.w	r3, r3, #4
 800171c:	687a      	ldr	r2, [r7, #4]
 800171e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001724:	4311      	orrs	r1, r2
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800172a:	4311      	orrs	r1, r2
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8001730:	430a      	orrs	r2, r1
 8001732:	431a      	orrs	r2, r3
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f042 0201 	orr.w	r2, r2, #1
 800173c:	611a      	str	r2, [r3, #16]
 800173e:	e007      	b.n	8001750 <HAL_ADC_Init+0x294>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	691a      	ldr	r2, [r3, #16]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	f022 0201 	bic.w	r2, r2, #1
 800174e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	695b      	ldr	r3, [r3, #20]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d10c      	bne.n	8001772 <HAL_ADC_Init+0x2b6>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800175e:	f023 010f 	bic.w	r1, r3, #15
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	6a1b      	ldr	r3, [r3, #32]
 8001766:	1e5a      	subs	r2, r3, #1
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	430a      	orrs	r2, r1
 800176e:	631a      	str	r2, [r3, #48]	@ 0x30
 8001770:	e007      	b.n	8001782 <HAL_ADC_Init+0x2c6>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f022 020f 	bic.w	r2, r2, #15
 8001780:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001786:	f023 0303 	bic.w	r3, r3, #3
 800178a:	f043 0201 	orr.w	r2, r3, #1
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001792:	e007      	b.n	80017a4 <HAL_ADC_Init+0x2e8>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001798:	f043 0210 	orr.w	r2, r3, #16
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80017a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3724      	adds	r7, #36	@ 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bd90      	pop	{r4, r7, pc}
 80017ae:	bf00      	nop
 80017b0:	20000000 	.word	0x20000000
 80017b4:	053e2d63 	.word	0x053e2d63
 80017b8:	50000100 	.word	0x50000100
 80017bc:	50000300 	.word	0x50000300
 80017c0:	fff04007 	.word	0xfff04007

080017c4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	60f8      	str	r0, [r7, #12]
 80017cc:	60b9      	str	r1, [r7, #8]
 80017ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80017d0:	4851      	ldr	r0, [pc, #324]	@ (8001918 <HAL_ADC_Start_DMA+0x154>)
 80017d2:	f7ff fd8f 	bl	80012f4 <LL_ADC_GetMultimode>
 80017d6:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80017d8:	68fb      	ldr	r3, [r7, #12]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f7ff fe47 	bl	8001470 <LL_ADC_REG_IsConversionOngoing>
 80017e2:	4603      	mov	r3, r0
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	f040 808f 	bne.w	8001908 <HAL_ADC_Start_DMA+0x144>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d101      	bne.n	80017f8 <HAL_ADC_Start_DMA+0x34>
 80017f4:	2302      	movs	r3, #2
 80017f6:	e08a      	b.n	800190e <HAL_ADC_Start_DMA+0x14a>
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	2201      	movs	r2, #1
 80017fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8001800:	693b      	ldr	r3, [r7, #16]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8001806:	693b      	ldr	r3, [r7, #16]
 8001808:	2b05      	cmp	r3, #5
 800180a:	d002      	beq.n	8001812 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800180c:	693b      	ldr	r3, [r7, #16]
 800180e:	2b09      	cmp	r3, #9
 8001810:	d173      	bne.n	80018fa <HAL_ADC_Start_DMA+0x136>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001812:	68f8      	ldr	r0, [r7, #12]
 8001814:	f000 fc98 	bl	8002148 <ADC_Enable>
 8001818:	4603      	mov	r3, r0
 800181a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 800181c:	7dfb      	ldrb	r3, [r7, #23]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d166      	bne.n	80018f0 <HAL_ADC_Start_DMA+0x12c>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001826:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800182a:	f023 0301 	bic.w	r3, r3, #1
 800182e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a38      	ldr	r2, [pc, #224]	@ (800191c <HAL_ADC_Start_DMA+0x158>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d002      	beq.n	8001846 <HAL_ADC_Start_DMA+0x82>
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	e001      	b.n	800184a <HAL_ADC_Start_DMA+0x86>
 8001846:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	6812      	ldr	r2, [r2, #0]
 800184e:	4293      	cmp	r3, r2
 8001850:	d002      	beq.n	8001858 <HAL_ADC_Start_DMA+0x94>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	2b00      	cmp	r3, #0
 8001856:	d105      	bne.n	8001864 <HAL_ADC_Start_DMA+0xa0>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800185c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001868:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800186c:	2b00      	cmp	r3, #0
 800186e:	d006      	beq.n	800187e <HAL_ADC_Start_DMA+0xba>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001874:	f023 0206 	bic.w	r2, r3, #6
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	661a      	str	r2, [r3, #96]	@ 0x60
 800187c:	e002      	b.n	8001884 <HAL_ADC_Start_DMA+0xc0>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2200      	movs	r2, #0
 8001882:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001888:	4a25      	ldr	r2, [pc, #148]	@ (8001920 <HAL_ADC_Start_DMA+0x15c>)
 800188a:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800188c:	68fb      	ldr	r3, [r7, #12]
 800188e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001890:	4a24      	ldr	r2, [pc, #144]	@ (8001924 <HAL_ADC_Start_DMA+0x160>)
 8001892:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001894:	68fb      	ldr	r3, [r7, #12]
 8001896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001898:	4a23      	ldr	r2, [pc, #140]	@ (8001928 <HAL_ADC_Start_DMA+0x164>)
 800189a:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	221c      	movs	r2, #28
 80018a2:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	2200      	movs	r2, #0
 80018a8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	685a      	ldr	r2, [r3, #4]
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f042 0210 	orr.w	r2, r2, #16
 80018ba:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	68da      	ldr	r2, [r3, #12]
 80018c2:	68fb      	ldr	r3, [r7, #12]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	f042 0201 	orr.w	r2, r2, #1
 80018ca:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	3340      	adds	r3, #64	@ 0x40
 80018d6:	4619      	mov	r1, r3
 80018d8:	68ba      	ldr	r2, [r7, #8]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f001 f8be 	bl	8002a5c <HAL_DMA_Start_IT>
 80018e0:	4603      	mov	r3, r0
 80018e2:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80018e4:	68fb      	ldr	r3, [r7, #12]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff fdad 	bl	8001448 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80018ee:	e00d      	b.n	800190c <HAL_ADC_Start_DMA+0x148>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	2200      	movs	r2, #0
 80018f4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80018f8:	e008      	b.n	800190c <HAL_ADC_Start_DMA+0x148>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2200      	movs	r2, #0
 8001902:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8001906:	e001      	b.n	800190c <HAL_ADC_Start_DMA+0x148>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001908:	2302      	movs	r3, #2
 800190a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800190c:	7dfb      	ldrb	r3, [r7, #23]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3718      	adds	r7, #24
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	50000300 	.word	0x50000300
 800191c:	50000100 	.word	0x50000100
 8001920:	08002313 	.word	0x08002313
 8001924:	080023eb 	.word	0x080023eb
 8001928:	08002407 	.word	0x08002407

0800192c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800192c:	b480      	push	{r7}
 800192e:	b083      	sub	sp, #12
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001934:	bf00      	nop
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193e:	4770      	bx	lr

08001940 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001948:	bf00      	nop
 800194a:	370c      	adds	r7, #12
 800194c:	46bd      	mov	sp, r7
 800194e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001952:	4770      	bx	lr

08001954 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001954:	b480      	push	{r7}
 8001956:	b083      	sub	sp, #12
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800195c:	bf00      	nop
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b0b6      	sub	sp, #216	@ 0xd8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
 8001970:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001972:	2300      	movs	r3, #0
 8001974:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001978:	2300      	movs	r3, #0
 800197a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8001982:	2b01      	cmp	r3, #1
 8001984:	d101      	bne.n	800198a <HAL_ADC_ConfigChannel+0x22>
 8001986:	2302      	movs	r3, #2
 8001988:	e3c8      	b.n	800211c <HAL_ADC_ConfigChannel+0x7b4>
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2201      	movs	r2, #1
 800198e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff fd6a 	bl	8001470 <LL_ADC_REG_IsConversionOngoing>
 800199c:	4603      	mov	r3, r0
 800199e:	2b00      	cmp	r3, #0
 80019a0:	f040 83ad 	bne.w	80020fe <HAL_ADC_ConfigChannel+0x796>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6818      	ldr	r0, [r3, #0]
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	6859      	ldr	r1, [r3, #4]
 80019ac:	683b      	ldr	r3, [r7, #0]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	461a      	mov	r2, r3
 80019b2:	f7ff fc24 	bl	80011fe <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff fd58 	bl	8001470 <LL_ADC_REG_IsConversionOngoing>
 80019c0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff fd64 	bl	8001496 <LL_ADC_INJ_IsConversionOngoing>
 80019ce:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80019d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	f040 81d9 	bne.w	8001d8e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80019dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f040 81d4 	bne.w	8001d8e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80019ee:	d10f      	bne.n	8001a10 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6818      	ldr	r0, [r3, #0]
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	2200      	movs	r2, #0
 80019fa:	4619      	mov	r1, r3
 80019fc:	f7ff fc2b 	bl	8001256 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001a08:	4618      	mov	r0, r3
 8001a0a:	f7ff fbd2 	bl	80011b2 <LL_ADC_SetSamplingTimeCommonConfig>
 8001a0e:	e00e      	b.n	8001a2e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6818      	ldr	r0, [r3, #0]
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	6819      	ldr	r1, [r3, #0]
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	461a      	mov	r2, r3
 8001a1e:	f7ff fc1a 	bl	8001256 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	2100      	movs	r1, #0
 8001a28:	4618      	mov	r0, r3
 8001a2a:	f7ff fbc2 	bl	80011b2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	695a      	ldr	r2, [r3, #20]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	08db      	lsrs	r3, r3, #3
 8001a3a:	f003 0303 	and.w	r3, r3, #3
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	fa02 f303 	lsl.w	r3, r2, r3
 8001a44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	691b      	ldr	r3, [r3, #16]
 8001a4c:	2b04      	cmp	r3, #4
 8001a4e:	d022      	beq.n	8001a96 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	6818      	ldr	r0, [r3, #0]
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	6919      	ldr	r1, [r3, #16]
 8001a58:	683b      	ldr	r3, [r7, #0]
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001a60:	f7ff fb1c 	bl	800109c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6818      	ldr	r0, [r3, #0]
 8001a68:	683b      	ldr	r3, [r7, #0]
 8001a6a:	6919      	ldr	r1, [r3, #16]
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	699b      	ldr	r3, [r3, #24]
 8001a70:	461a      	mov	r2, r3
 8001a72:	f7ff fb68 	bl	8001146 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6818      	ldr	r0, [r3, #0]
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001a7e:	683b      	ldr	r3, [r7, #0]
 8001a80:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001a82:	2b01      	cmp	r3, #1
 8001a84:	d102      	bne.n	8001a8c <HAL_ADC_ConfigChannel+0x124>
 8001a86:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001a8a:	e000      	b.n	8001a8e <HAL_ADC_ConfigChannel+0x126>
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	461a      	mov	r2, r3
 8001a90:	f7ff fb74 	bl	800117c <LL_ADC_SetOffsetSaturation>
 8001a94:	e17b      	b.n	8001d8e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff fb21 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d10a      	bne.n	8001ac2 <HAL_ADC_ConfigChannel+0x15a>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff fb16 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	0e9b      	lsrs	r3, r3, #26
 8001abc:	f003 021f 	and.w	r2, r3, #31
 8001ac0:	e01e      	b.n	8001b00 <HAL_ADC_ConfigChannel+0x198>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f7ff fb0b 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ad4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001ad8:	fa93 f3a3 	rbit	r3, r3
 8001adc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001ae0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ae4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001ae8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d101      	bne.n	8001af4 <HAL_ADC_ConfigChannel+0x18c>
  {
    return 32U;
 8001af0:	2320      	movs	r3, #32
 8001af2:	e004      	b.n	8001afe <HAL_ADC_ConfigChannel+0x196>
  }
  return __builtin_clz(value);
 8001af4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001af8:	fab3 f383 	clz	r3, r3
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d105      	bne.n	8001b18 <HAL_ADC_ConfigChannel+0x1b0>
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	0e9b      	lsrs	r3, r3, #26
 8001b12:	f003 031f 	and.w	r3, r3, #31
 8001b16:	e018      	b.n	8001b4a <HAL_ADC_ConfigChannel+0x1e2>
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b20:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001b24:	fa93 f3a3 	rbit	r3, r3
 8001b28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001b2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001b30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001b34:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001b3c:	2320      	movs	r3, #32
 8001b3e:	e004      	b.n	8001b4a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001b40:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001b44:	fab3 f383 	clz	r3, r3
 8001b48:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d106      	bne.n	8001b5c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	2200      	movs	r2, #0
 8001b54:	2100      	movs	r1, #0
 8001b56:	4618      	mov	r0, r3
 8001b58:	f7ff fada 	bl	8001110 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	2101      	movs	r1, #1
 8001b62:	4618      	mov	r0, r3
 8001b64:	f7ff fabe 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001b68:	4603      	mov	r3, r0
 8001b6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d10a      	bne.n	8001b88 <HAL_ADC_ConfigChannel+0x220>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	2101      	movs	r1, #1
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff fab3 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	0e9b      	lsrs	r3, r3, #26
 8001b82:	f003 021f 	and.w	r2, r3, #31
 8001b86:	e01e      	b.n	8001bc6 <HAL_ADC_ConfigChannel+0x25e>
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7ff faa8 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001b94:	4603      	mov	r3, r0
 8001b96:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001b9e:	fa93 f3a3 	rbit	r3, r3
 8001ba2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001ba6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001baa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001bae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d101      	bne.n	8001bba <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001bb6:	2320      	movs	r3, #32
 8001bb8:	e004      	b.n	8001bc4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001bba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001bbe:	fab3 f383 	clz	r3, r3
 8001bc2:	b2db      	uxtb	r3, r3
 8001bc4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001bc6:	683b      	ldr	r3, [r7, #0]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d105      	bne.n	8001bde <HAL_ADC_ConfigChannel+0x276>
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	0e9b      	lsrs	r3, r3, #26
 8001bd8:	f003 031f 	and.w	r3, r3, #31
 8001bdc:	e018      	b.n	8001c10 <HAL_ADC_ConfigChannel+0x2a8>
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001be6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001bea:	fa93 f3a3 	rbit	r3, r3
 8001bee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001bf2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001bf6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001bfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d101      	bne.n	8001c06 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001c02:	2320      	movs	r3, #32
 8001c04:	e004      	b.n	8001c10 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001c06:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001c0a:	fab3 f383 	clz	r3, r3
 8001c0e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d106      	bne.n	8001c22 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2200      	movs	r2, #0
 8001c1a:	2101      	movs	r1, #1
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fa77 	bl	8001110 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	2102      	movs	r1, #2
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff fa5b 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d10a      	bne.n	8001c4e <HAL_ADC_ConfigChannel+0x2e6>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2102      	movs	r1, #2
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f7ff fa50 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001c44:	4603      	mov	r3, r0
 8001c46:	0e9b      	lsrs	r3, r3, #26
 8001c48:	f003 021f 	and.w	r2, r3, #31
 8001c4c:	e01e      	b.n	8001c8c <HAL_ADC_ConfigChannel+0x324>
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2102      	movs	r1, #2
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff fa45 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c60:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001c64:	fa93 f3a3 	rbit	r3, r3
 8001c68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8001c6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001c70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8001c74:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d101      	bne.n	8001c80 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8001c7c:	2320      	movs	r3, #32
 8001c7e:	e004      	b.n	8001c8a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8001c80:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001c84:	fab3 f383 	clz	r3, r3
 8001c88:	b2db      	uxtb	r3, r3
 8001c8a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d105      	bne.n	8001ca4 <HAL_ADC_ConfigChannel+0x33c>
 8001c98:	683b      	ldr	r3, [r7, #0]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	0e9b      	lsrs	r3, r3, #26
 8001c9e:	f003 031f 	and.w	r3, r3, #31
 8001ca2:	e016      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x36a>
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001cb0:	fa93 f3a3 	rbit	r3, r3
 8001cb4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8001cb6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001cb8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8001cbc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d101      	bne.n	8001cc8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 8001cc4:	2320      	movs	r3, #32
 8001cc6:	e004      	b.n	8001cd2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 8001cc8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001ccc:	fab3 f383 	clz	r3, r3
 8001cd0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001cd2:	429a      	cmp	r2, r3
 8001cd4:	d106      	bne.n	8001ce4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2200      	movs	r2, #0
 8001cdc:	2102      	movs	r1, #2
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff fa16 	bl	8001110 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2103      	movs	r1, #3
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff f9fa 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d10a      	bne.n	8001d10 <HAL_ADC_ConfigChannel+0x3a8>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	2103      	movs	r1, #3
 8001d00:	4618      	mov	r0, r3
 8001d02:	f7ff f9ef 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	0e9b      	lsrs	r3, r3, #26
 8001d0a:	f003 021f 	and.w	r2, r3, #31
 8001d0e:	e017      	b.n	8001d40 <HAL_ADC_ConfigChannel+0x3d8>
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2103      	movs	r1, #3
 8001d16:	4618      	mov	r0, r3
 8001d18:	f7ff f9e4 	bl	80010e4 <LL_ADC_GetOffsetChannel>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d20:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001d22:	fa93 f3a3 	rbit	r3, r3
 8001d26:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001d28:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001d2a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8001d2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d101      	bne.n	8001d36 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8001d32:	2320      	movs	r3, #32
 8001d34:	e003      	b.n	8001d3e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 8001d36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001d38:	fab3 f383 	clz	r3, r3
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d105      	bne.n	8001d58 <HAL_ADC_ConfigChannel+0x3f0>
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	0e9b      	lsrs	r3, r3, #26
 8001d52:	f003 031f 	and.w	r3, r3, #31
 8001d56:	e011      	b.n	8001d7c <HAL_ADC_ConfigChannel+0x414>
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d5e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001d60:	fa93 f3a3 	rbit	r3, r3
 8001d64:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8001d66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001d68:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8001d6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d101      	bne.n	8001d74 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8001d70:	2320      	movs	r3, #32
 8001d72:	e003      	b.n	8001d7c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8001d74:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001d76:	fab3 f383 	clz	r3, r3
 8001d7a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d106      	bne.n	8001d8e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2200      	movs	r2, #0
 8001d86:	2103      	movs	r1, #3
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7ff f9c1 	bl	8001110 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	4618      	mov	r0, r3
 8001d94:	f7ff fb32 	bl	80013fc <LL_ADC_IsEnabled>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	f040 8140 	bne.w	8002020 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	6819      	ldr	r1, [r3, #0]
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	461a      	mov	r2, r3
 8001dae:	f7ff fa7d 	bl	80012ac <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	68db      	ldr	r3, [r3, #12]
 8001db6:	4a8f      	ldr	r2, [pc, #572]	@ (8001ff4 <HAL_ADC_ConfigChannel+0x68c>)
 8001db8:	4293      	cmp	r3, r2
 8001dba:	f040 8131 	bne.w	8002020 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d10b      	bne.n	8001de6 <HAL_ADC_ConfigChannel+0x47e>
 8001dce:	683b      	ldr	r3, [r7, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	0e9b      	lsrs	r3, r3, #26
 8001dd4:	3301      	adds	r3, #1
 8001dd6:	f003 031f 	and.w	r3, r3, #31
 8001dda:	2b09      	cmp	r3, #9
 8001ddc:	bf94      	ite	ls
 8001dde:	2301      	movls	r3, #1
 8001de0:	2300      	movhi	r3, #0
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	e019      	b.n	8001e1a <HAL_ADC_ConfigChannel+0x4b2>
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001dee:	fa93 f3a3 	rbit	r3, r3
 8001df2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8001df4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001df6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8001df8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d101      	bne.n	8001e02 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 8001dfe:	2320      	movs	r3, #32
 8001e00:	e003      	b.n	8001e0a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 8001e02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001e04:	fab3 f383 	clz	r3, r3
 8001e08:	b2db      	uxtb	r3, r3
 8001e0a:	3301      	adds	r3, #1
 8001e0c:	f003 031f 	and.w	r3, r3, #31
 8001e10:	2b09      	cmp	r3, #9
 8001e12:	bf94      	ite	ls
 8001e14:	2301      	movls	r3, #1
 8001e16:	2300      	movhi	r3, #0
 8001e18:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d079      	beq.n	8001f12 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001e1e:	683b      	ldr	r3, [r7, #0]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d107      	bne.n	8001e3a <HAL_ADC_ConfigChannel+0x4d2>
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	0e9b      	lsrs	r3, r3, #26
 8001e30:	3301      	adds	r3, #1
 8001e32:	069b      	lsls	r3, r3, #26
 8001e34:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e38:	e015      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x4fe>
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8001e42:	fa93 f3a3 	rbit	r3, r3
 8001e46:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8001e48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001e4a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8001e4c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8001e52:	2320      	movs	r3, #32
 8001e54:	e003      	b.n	8001e5e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 8001e56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e58:	fab3 f383 	clz	r3, r3
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	3301      	adds	r3, #1
 8001e60:	069b      	lsls	r3, r3, #26
 8001e62:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d109      	bne.n	8001e86 <HAL_ADC_ConfigChannel+0x51e>
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	0e9b      	lsrs	r3, r3, #26
 8001e78:	3301      	adds	r3, #1
 8001e7a:	f003 031f 	and.w	r3, r3, #31
 8001e7e:	2101      	movs	r1, #1
 8001e80:	fa01 f303 	lsl.w	r3, r1, r3
 8001e84:	e017      	b.n	8001eb6 <HAL_ADC_ConfigChannel+0x54e>
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001e8e:	fa93 f3a3 	rbit	r3, r3
 8001e92:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8001e94:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001e96:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8001e98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8001e9e:	2320      	movs	r3, #32
 8001ea0:	e003      	b.n	8001eaa <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8001ea2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001ea4:	fab3 f383 	clz	r3, r3
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	3301      	adds	r3, #1
 8001eac:	f003 031f 	and.w	r3, r3, #31
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb6:	ea42 0103 	orr.w	r1, r2, r3
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d10a      	bne.n	8001edc <HAL_ADC_ConfigChannel+0x574>
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	0e9b      	lsrs	r3, r3, #26
 8001ecc:	3301      	adds	r3, #1
 8001ece:	f003 021f 	and.w	r2, r3, #31
 8001ed2:	4613      	mov	r3, r2
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	4413      	add	r3, r2
 8001ed8:	051b      	lsls	r3, r3, #20
 8001eda:	e018      	b.n	8001f0e <HAL_ADC_ConfigChannel+0x5a6>
 8001edc:	683b      	ldr	r3, [r7, #0]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001ee4:	fa93 f3a3 	rbit	r3, r3
 8001ee8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8001eea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001eec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8001eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d101      	bne.n	8001ef8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 8001ef4:	2320      	movs	r3, #32
 8001ef6:	e003      	b.n	8001f00 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 8001ef8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001efa:	fab3 f383 	clz	r3, r3
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	3301      	adds	r3, #1
 8001f02:	f003 021f 	and.w	r2, r3, #31
 8001f06:	4613      	mov	r3, r2
 8001f08:	005b      	lsls	r3, r3, #1
 8001f0a:	4413      	add	r3, r2
 8001f0c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8001f0e:	430b      	orrs	r3, r1
 8001f10:	e081      	b.n	8002016 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8001f12:	683b      	ldr	r3, [r7, #0]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d107      	bne.n	8001f2e <HAL_ADC_ConfigChannel+0x5c6>
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	0e9b      	lsrs	r3, r3, #26
 8001f24:	3301      	adds	r3, #1
 8001f26:	069b      	lsls	r3, r3, #26
 8001f28:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f2c:	e015      	b.n	8001f5a <HAL_ADC_ConfigChannel+0x5f2>
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f36:	fa93 f3a3 	rbit	r3, r3
 8001f3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8001f3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f3e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8001f40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 8001f46:	2320      	movs	r3, #32
 8001f48:	e003      	b.n	8001f52 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 8001f4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001f4c:	fab3 f383 	clz	r3, r3
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	3301      	adds	r3, #1
 8001f54:	069b      	lsls	r3, r3, #26
 8001f56:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001f5a:	683b      	ldr	r3, [r7, #0]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d109      	bne.n	8001f7a <HAL_ADC_ConfigChannel+0x612>
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	0e9b      	lsrs	r3, r3, #26
 8001f6c:	3301      	adds	r3, #1
 8001f6e:	f003 031f 	and.w	r3, r3, #31
 8001f72:	2101      	movs	r1, #1
 8001f74:	fa01 f303 	lsl.w	r3, r1, r3
 8001f78:	e017      	b.n	8001faa <HAL_ADC_ConfigChannel+0x642>
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f80:	6a3b      	ldr	r3, [r7, #32]
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	61fb      	str	r3, [r7, #28]
  return result;
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001f8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8001f92:	2320      	movs	r3, #32
 8001f94:	e003      	b.n	8001f9e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 8001f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f98:	fab3 f383 	clz	r3, r3
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f003 031f 	and.w	r3, r3, #31
 8001fa4:	2101      	movs	r1, #1
 8001fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8001faa:	ea42 0103 	orr.w	r1, r2, r3
 8001fae:	683b      	ldr	r3, [r7, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d10d      	bne.n	8001fd6 <HAL_ADC_ConfigChannel+0x66e>
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	0e9b      	lsrs	r3, r3, #26
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	f003 021f 	and.w	r2, r3, #31
 8001fc6:	4613      	mov	r3, r2
 8001fc8:	005b      	lsls	r3, r3, #1
 8001fca:	4413      	add	r3, r2
 8001fcc:	3b1e      	subs	r3, #30
 8001fce:	051b      	lsls	r3, r3, #20
 8001fd0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fd4:	e01e      	b.n	8002014 <HAL_ADC_ConfigChannel+0x6ac>
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	fa93 f3a3 	rbit	r3, r3
 8001fe2:	613b      	str	r3, [r7, #16]
  return result;
 8001fe4:	693b      	ldr	r3, [r7, #16]
 8001fe6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001fe8:	69bb      	ldr	r3, [r7, #24]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d104      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 8001fee:	2320      	movs	r3, #32
 8001ff0:	e006      	b.n	8002000 <HAL_ADC_ConfigChannel+0x698>
 8001ff2:	bf00      	nop
 8001ff4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8001ff8:	69bb      	ldr	r3, [r7, #24]
 8001ffa:	fab3 f383 	clz	r3, r3
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	3301      	adds	r3, #1
 8002002:	f003 021f 	and.w	r2, r3, #31
 8002006:	4613      	mov	r3, r2
 8002008:	005b      	lsls	r3, r3, #1
 800200a:	4413      	add	r3, r2
 800200c:	3b1e      	subs	r3, #30
 800200e:	051b      	lsls	r3, r3, #20
 8002010:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002014:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002016:	683a      	ldr	r2, [r7, #0]
 8002018:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800201a:	4619      	mov	r1, r3
 800201c:	f7ff f91b 	bl	8001256 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	4b3f      	ldr	r3, [pc, #252]	@ (8002124 <HAL_ADC_ConfigChannel+0x7bc>)
 8002026:	4013      	ands	r3, r2
 8002028:	2b00      	cmp	r3, #0
 800202a:	d071      	beq.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800202c:	483e      	ldr	r0, [pc, #248]	@ (8002128 <HAL_ADC_ConfigChannel+0x7c0>)
 800202e:	f7ff f827 	bl	8001080 <LL_ADC_GetCommonPathInternalCh>
 8002032:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a3c      	ldr	r2, [pc, #240]	@ (800212c <HAL_ADC_ConfigChannel+0x7c4>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d004      	beq.n	800204a <HAL_ADC_ConfigChannel+0x6e2>
 8002040:	683b      	ldr	r3, [r7, #0]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a3a      	ldr	r2, [pc, #232]	@ (8002130 <HAL_ADC_ConfigChannel+0x7c8>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d127      	bne.n	800209a <HAL_ADC_ConfigChannel+0x732>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800204a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800204e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d121      	bne.n	800209a <HAL_ADC_ConfigChannel+0x732>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800205e:	d157      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002060:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002064:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002068:	4619      	mov	r1, r3
 800206a:	482f      	ldr	r0, [pc, #188]	@ (8002128 <HAL_ADC_ConfigChannel+0x7c0>)
 800206c:	f7fe fff5 	bl	800105a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002070:	4b30      	ldr	r3, [pc, #192]	@ (8002134 <HAL_ADC_ConfigChannel+0x7cc>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	099b      	lsrs	r3, r3, #6
 8002076:	4a30      	ldr	r2, [pc, #192]	@ (8002138 <HAL_ADC_ConfigChannel+0x7d0>)
 8002078:	fba2 2303 	umull	r2, r3, r2, r3
 800207c:	099b      	lsrs	r3, r3, #6
 800207e:	1c5a      	adds	r2, r3, #1
 8002080:	4613      	mov	r3, r2
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4413      	add	r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800208a:	e002      	b.n	8002092 <HAL_ADC_ConfigChannel+0x72a>
          {
            wait_loop_index--;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	3b01      	subs	r3, #1
 8002090:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d1f9      	bne.n	800208c <HAL_ADC_ConfigChannel+0x724>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002098:	e03a      	b.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	4a27      	ldr	r2, [pc, #156]	@ (800213c <HAL_ADC_ConfigChannel+0x7d4>)
 80020a0:	4293      	cmp	r3, r2
 80020a2:	d113      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x764>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80020a4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020a8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d10d      	bne.n	80020cc <HAL_ADC_ConfigChannel+0x764>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a22      	ldr	r2, [pc, #136]	@ (8002140 <HAL_ADC_ConfigChannel+0x7d8>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d02a      	beq.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020ba:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80020c2:	4619      	mov	r1, r3
 80020c4:	4818      	ldr	r0, [pc, #96]	@ (8002128 <HAL_ADC_ConfigChannel+0x7c0>)
 80020c6:	f7fe ffc8 	bl	800105a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80020ca:	e021      	b.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a1c      	ldr	r2, [pc, #112]	@ (8002144 <HAL_ADC_ConfigChannel+0x7dc>)
 80020d2:	4293      	cmp	r3, r2
 80020d4:	d11c      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80020d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020da:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d116      	bne.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4a16      	ldr	r2, [pc, #88]	@ (8002140 <HAL_ADC_ConfigChannel+0x7d8>)
 80020e8:	4293      	cmp	r3, r2
 80020ea:	d011      	beq.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80020ec:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80020f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80020f4:	4619      	mov	r1, r3
 80020f6:	480c      	ldr	r0, [pc, #48]	@ (8002128 <HAL_ADC_ConfigChannel+0x7c0>)
 80020f8:	f7fe ffaf 	bl	800105a <LL_ADC_SetCommonPathInternalCh>
 80020fc:	e008      	b.n	8002110 <HAL_ADC_ConfigChannel+0x7a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002102:	f043 0220 	orr.w	r2, r3, #32
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	2200      	movs	r2, #0
 8002114:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002118:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800211c:	4618      	mov	r0, r3
 800211e:	37d8      	adds	r7, #216	@ 0xd8
 8002120:	46bd      	mov	sp, r7
 8002122:	bd80      	pop	{r7, pc}
 8002124:	80080000 	.word	0x80080000
 8002128:	50000300 	.word	0x50000300
 800212c:	c3210000 	.word	0xc3210000
 8002130:	90c00010 	.word	0x90c00010
 8002134:	20000000 	.word	0x20000000
 8002138:	053e2d63 	.word	0x053e2d63
 800213c:	c7520000 	.word	0xc7520000
 8002140:	50000100 	.word	0x50000100
 8002144:	cb840000 	.word	0xcb840000

08002148 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b084      	sub	sp, #16
 800214c:	af00      	add	r7, sp, #0
 800214e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002150:	2300      	movs	r3, #0
 8002152:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff f94f 	bl	80013fc <LL_ADC_IsEnabled>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d169      	bne.n	8002238 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	4b36      	ldr	r3, [pc, #216]	@ (8002244 <ADC_Enable+0xfc>)
 800216c:	4013      	ands	r3, r2
 800216e:	2b00      	cmp	r3, #0
 8002170:	d00d      	beq.n	800218e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002176:	f043 0210 	orr.w	r2, r3, #16
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002182:	f043 0201 	orr.w	r2, r3, #1
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	e055      	b.n	800223a <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4618      	mov	r0, r3
 8002194:	f7ff f90a 	bl	80013ac <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002198:	482b      	ldr	r0, [pc, #172]	@ (8002248 <ADC_Enable+0x100>)
 800219a:	f7fe ff71 	bl	8001080 <LL_ADC_GetCommonPathInternalCh>
 800219e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80021a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d013      	beq.n	80021d0 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80021a8:	4b28      	ldr	r3, [pc, #160]	@ (800224c <ADC_Enable+0x104>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	099b      	lsrs	r3, r3, #6
 80021ae:	4a28      	ldr	r2, [pc, #160]	@ (8002250 <ADC_Enable+0x108>)
 80021b0:	fba2 2303 	umull	r2, r3, r2, r3
 80021b4:	099b      	lsrs	r3, r3, #6
 80021b6:	1c5a      	adds	r2, r3, #1
 80021b8:	4613      	mov	r3, r2
 80021ba:	005b      	lsls	r3, r3, #1
 80021bc:	4413      	add	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021c2:	e002      	b.n	80021ca <ADC_Enable+0x82>
      {
        wait_loop_index--;
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	3b01      	subs	r3, #1
 80021c8:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d1f9      	bne.n	80021c4 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80021d0:	f7fe ff02 	bl	8000fd8 <HAL_GetTick>
 80021d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80021d6:	e028      	b.n	800222a <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4618      	mov	r0, r3
 80021de:	f7ff f90d 	bl	80013fc <LL_ADC_IsEnabled>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d104      	bne.n	80021f2 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	4618      	mov	r0, r3
 80021ee:	f7ff f8dd 	bl	80013ac <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021f2:	f7fe fef1 	bl	8000fd8 <HAL_GetTick>
 80021f6:	4602      	mov	r2, r0
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	1ad3      	subs	r3, r2, r3
 80021fc:	2b02      	cmp	r3, #2
 80021fe:	d914      	bls.n	800222a <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0301 	and.w	r3, r3, #1
 800220a:	2b01      	cmp	r3, #1
 800220c:	d00d      	beq.n	800222a <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002212:	f043 0210 	orr.w	r2, r3, #16
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800221e:	f043 0201 	orr.w	r2, r3, #1
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e007      	b.n	800223a <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f003 0301 	and.w	r3, r3, #1
 8002234:	2b01      	cmp	r3, #1
 8002236:	d1cf      	bne.n	80021d8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002238:	2300      	movs	r3, #0
}
 800223a:	4618      	mov	r0, r3
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	bd80      	pop	{r7, pc}
 8002242:	bf00      	nop
 8002244:	8000003f 	.word	0x8000003f
 8002248:	50000300 	.word	0x50000300
 800224c:	20000000 	.word	0x20000000
 8002250:	053e2d63 	.word	0x053e2d63

08002254 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b084      	sub	sp, #16
 8002258:	af00      	add	r7, sp, #0
 800225a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f7ff f8de 	bl	8001422 <LL_ADC_IsDisableOngoing>
 8002266:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	4618      	mov	r0, r3
 800226e:	f7ff f8c5 	bl	80013fc <LL_ADC_IsEnabled>
 8002272:	4603      	mov	r3, r0
 8002274:	2b00      	cmp	r3, #0
 8002276:	d047      	beq.n	8002308 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d144      	bne.n	8002308 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	689b      	ldr	r3, [r3, #8]
 8002284:	f003 030d 	and.w	r3, r3, #13
 8002288:	2b01      	cmp	r3, #1
 800228a:	d10c      	bne.n	80022a6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f7ff f89f 	bl	80013d4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	2203      	movs	r2, #3
 800229c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800229e:	f7fe fe9b 	bl	8000fd8 <HAL_GetTick>
 80022a2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022a4:	e029      	b.n	80022fa <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022aa:	f043 0210 	orr.w	r2, r3, #16
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022b6:	f043 0201 	orr.w	r2, r3, #1
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 80022be:	2301      	movs	r3, #1
 80022c0:	e023      	b.n	800230a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80022c2:	f7fe fe89 	bl	8000fd8 <HAL_GetTick>
 80022c6:	4602      	mov	r2, r0
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	1ad3      	subs	r3, r2, r3
 80022cc:	2b02      	cmp	r3, #2
 80022ce:	d914      	bls.n	80022fa <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d00d      	beq.n	80022fa <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80022e2:	f043 0210 	orr.w	r2, r3, #16
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80022ee:	f043 0201 	orr.w	r2, r3, #1
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80022f6:	2301      	movs	r3, #1
 80022f8:	e007      	b.n	800230a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	689b      	ldr	r3, [r3, #8]
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	2b00      	cmp	r3, #0
 8002306:	d1dc      	bne.n	80022c2 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3710      	adds	r7, #16
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}

08002312 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002312:	b580      	push	{r7, lr}
 8002314:	b084      	sub	sp, #16
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800231e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002324:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002328:	2b00      	cmp	r3, #0
 800232a:	d14b      	bne.n	80023c4 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002330:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0308 	and.w	r3, r3, #8
 8002342:	2b00      	cmp	r3, #0
 8002344:	d021      	beq.n	800238a <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe ff44 	bl	80011d8 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002350:	4603      	mov	r3, r0
 8002352:	2b00      	cmp	r3, #0
 8002354:	d032      	beq.n	80023bc <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	68db      	ldr	r3, [r3, #12]
 800235c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002360:	2b00      	cmp	r3, #0
 8002362:	d12b      	bne.n	80023bc <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002368:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002374:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002378:	2b00      	cmp	r3, #0
 800237a:	d11f      	bne.n	80023bc <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002380:	f043 0201 	orr.w	r2, r3, #1
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002388:	e018      	b.n	80023bc <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	f003 0302 	and.w	r3, r3, #2
 8002394:	2b00      	cmp	r3, #0
 8002396:	d111      	bne.n	80023bc <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800239c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d105      	bne.n	80023bc <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023b4:	f043 0201 	orr.w	r2, r3, #1
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023bc:	68f8      	ldr	r0, [r7, #12]
 80023be:	f7ff fab5 	bl	800192c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80023c2:	e00e      	b.n	80023e2 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023c8:	f003 0310 	and.w	r3, r3, #16
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d003      	beq.n	80023d8 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80023d0:	68f8      	ldr	r0, [r7, #12]
 80023d2:	f7ff fabf 	bl	8001954 <HAL_ADC_ErrorCallback>
}
 80023d6:	e004      	b.n	80023e2 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80023dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	4798      	blx	r3
}
 80023e2:	bf00      	nop
 80023e4:	3710      	adds	r7, #16
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b084      	sub	sp, #16
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023f6:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80023f8:	68f8      	ldr	r0, [r7, #12]
 80023fa:	f7ff faa1 	bl	8001940 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80023fe:	bf00      	nop
 8002400:	3710      	adds	r7, #16
 8002402:	46bd      	mov	sp, r7
 8002404:	bd80      	pop	{r7, pc}

08002406 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002406:	b580      	push	{r7, lr}
 8002408:	b084      	sub	sp, #16
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002412:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002418:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002424:	f043 0204 	orr.w	r2, r3, #4
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f7ff fa91 	bl	8001954 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <LL_ADC_IsEnabled>:
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	689b      	ldr	r3, [r3, #8]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b01      	cmp	r3, #1
 800244c:	d101      	bne.n	8002452 <LL_ADC_IsEnabled+0x18>
 800244e:	2301      	movs	r3, #1
 8002450:	e000      	b.n	8002454 <LL_ADC_IsEnabled+0x1a>
 8002452:	2300      	movs	r3, #0
}
 8002454:	4618      	mov	r0, r3
 8002456:	370c      	adds	r7, #12
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <LL_ADC_StartCalibration>:
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
 8002468:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	689b      	ldr	r3, [r3, #8]
 800246e:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002472:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002476:	683a      	ldr	r2, [r7, #0]
 8002478:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800247c:	4313      	orrs	r3, r2
 800247e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	609a      	str	r2, [r3, #8]
}
 8002486:	bf00      	nop
 8002488:	370c      	adds	r7, #12
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr

08002492 <LL_ADC_IsCalibrationOnGoing>:
{
 8002492:	b480      	push	{r7}
 8002494:	b083      	sub	sp, #12
 8002496:	af00      	add	r7, sp, #0
 8002498:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	689b      	ldr	r3, [r3, #8]
 800249e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80024a2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80024a6:	d101      	bne.n	80024ac <LL_ADC_IsCalibrationOnGoing+0x1a>
 80024a8:	2301      	movs	r3, #1
 80024aa:	e000      	b.n	80024ae <LL_ADC_IsCalibrationOnGoing+0x1c>
 80024ac:	2300      	movs	r3, #0
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr

080024ba <LL_ADC_REG_IsConversionOngoing>:
{
 80024ba:	b480      	push	{r7}
 80024bc:	b083      	sub	sp, #12
 80024be:	af00      	add	r7, sp, #0
 80024c0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f003 0304 	and.w	r3, r3, #4
 80024ca:	2b04      	cmp	r3, #4
 80024cc:	d101      	bne.n	80024d2 <LL_ADC_REG_IsConversionOngoing+0x18>
 80024ce:	2301      	movs	r3, #1
 80024d0:	e000      	b.n	80024d4 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80024d2:	2300      	movs	r3, #0
}
 80024d4:	4618      	mov	r0, r3
 80024d6:	370c      	adds	r7, #12
 80024d8:	46bd      	mov	sp, r7
 80024da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024de:	4770      	bx	lr

080024e0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b084      	sub	sp, #16
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80024ea:	2300      	movs	r3, #0
 80024ec:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d101      	bne.n	80024fc <HAL_ADCEx_Calibration_Start+0x1c>
 80024f8:	2302      	movs	r3, #2
 80024fa:	e04d      	b.n	8002598 <HAL_ADCEx_Calibration_Start+0xb8>
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002504:	6878      	ldr	r0, [r7, #4]
 8002506:	f7ff fea5 	bl	8002254 <ADC_Disable>
 800250a:	4603      	mov	r3, r0
 800250c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800250e:	7bfb      	ldrb	r3, [r7, #15]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d136      	bne.n	8002582 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002518:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800251c:	f023 0302 	bic.w	r3, r3, #2
 8002520:	f043 0202 	orr.w	r2, r3, #2
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	6839      	ldr	r1, [r7, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff ff96 	bl	8002460 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002534:	e014      	b.n	8002560 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002536:	68bb      	ldr	r3, [r7, #8]
 8002538:	3301      	adds	r3, #1
 800253a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	4a18      	ldr	r2, [pc, #96]	@ (80025a0 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d90d      	bls.n	8002560 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002548:	f023 0312 	bic.w	r3, r3, #18
 800254c:	f043 0210 	orr.w	r2, r3, #16
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	2200      	movs	r2, #0
 8002558:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 800255c:	2301      	movs	r3, #1
 800255e:	e01b      	b.n	8002598 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4618      	mov	r0, r3
 8002566:	f7ff ff94 	bl	8002492 <LL_ADC_IsCalibrationOnGoing>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1e2      	bne.n	8002536 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002574:	f023 0303 	bic.w	r3, r3, #3
 8002578:	f043 0201 	orr.w	r2, r3, #1
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002580:	e005      	b.n	800258e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002586:	f043 0210 	orr.w	r2, r3, #16
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8002596:	7bfb      	ldrb	r3, [r7, #15]
}
 8002598:	4618      	mov	r0, r3
 800259a:	3710      	adds	r7, #16
 800259c:	46bd      	mov	sp, r7
 800259e:	bd80      	pop	{r7, pc}
 80025a0:	0004de01 	.word	0x0004de01

080025a4 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80025a4:	b590      	push	{r4, r7, lr}
 80025a6:	b0a1      	sub	sp, #132	@ 0x84
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025ae:	2300      	movs	r3, #0
 80025b0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d101      	bne.n	80025c2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80025be:	2302      	movs	r3, #2
 80025c0:	e08b      	b.n	80026da <HAL_ADCEx_MultiModeConfigChannel+0x136>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2201      	movs	r2, #1
 80025c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80025ca:	2300      	movs	r3, #0
 80025cc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80025ce:	2300      	movs	r3, #0
 80025d0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80025da:	d102      	bne.n	80025e2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80025dc:	4b41      	ldr	r3, [pc, #260]	@ (80026e4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	e001      	b.n	80025e6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80025e2:	2300      	movs	r3, #0
 80025e4:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d10b      	bne.n	8002604 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025f0:	f043 0220 	orr.w	r2, r3, #32
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e06a      	b.n	80026da <HAL_ADCEx_MultiModeConfigChannel+0x136>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8002604:	68bb      	ldr	r3, [r7, #8]
 8002606:	4618      	mov	r0, r3
 8002608:	f7ff ff57 	bl	80024ba <LL_ADC_REG_IsConversionOngoing>
 800260c:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff ff51 	bl	80024ba <LL_ADC_REG_IsConversionOngoing>
 8002618:	4603      	mov	r3, r0
 800261a:	2b00      	cmp	r3, #0
 800261c:	d14c      	bne.n	80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800261e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002620:	2b00      	cmp	r3, #0
 8002622:	d149      	bne.n	80026b8 <HAL_ADCEx_MultiModeConfigChannel+0x114>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002624:	4b30      	ldr	r3, [pc, #192]	@ (80026e8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002626:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d028      	beq.n	8002682 <HAL_ADCEx_MultiModeConfigChannel+0xde>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002630:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002638:	683b      	ldr	r3, [r7, #0]
 800263a:	6859      	ldr	r1, [r3, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002642:	035b      	lsls	r3, r3, #13
 8002644:	430b      	orrs	r3, r1
 8002646:	431a      	orrs	r2, r3
 8002648:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800264a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800264c:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002650:	f7ff fef3 	bl	800243a <LL_ADC_IsEnabled>
 8002654:	4604      	mov	r4, r0
 8002656:	4823      	ldr	r0, [pc, #140]	@ (80026e4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002658:	f7ff feef 	bl	800243a <LL_ADC_IsEnabled>
 800265c:	4603      	mov	r3, r0
 800265e:	4323      	orrs	r3, r4
 8002660:	2b00      	cmp	r3, #0
 8002662:	d133      	bne.n	80026cc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002664:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002666:	689b      	ldr	r3, [r3, #8]
 8002668:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800266c:	f023 030f 	bic.w	r3, r3, #15
 8002670:	683a      	ldr	r2, [r7, #0]
 8002672:	6811      	ldr	r1, [r2, #0]
 8002674:	683a      	ldr	r2, [r7, #0]
 8002676:	6892      	ldr	r2, [r2, #8]
 8002678:	430a      	orrs	r2, r1
 800267a:	431a      	orrs	r2, r3
 800267c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800267e:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002680:	e024      	b.n	80026cc <HAL_ADCEx_MultiModeConfigChannel+0x128>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002682:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002684:	689b      	ldr	r3, [r3, #8]
 8002686:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800268a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800268c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800268e:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8002692:	f7ff fed2 	bl	800243a <LL_ADC_IsEnabled>
 8002696:	4604      	mov	r4, r0
 8002698:	4812      	ldr	r0, [pc, #72]	@ (80026e4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 800269a:	f7ff fece 	bl	800243a <LL_ADC_IsEnabled>
 800269e:	4603      	mov	r3, r0
 80026a0:	4323      	orrs	r3, r4
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d112      	bne.n	80026cc <HAL_ADCEx_MultiModeConfigChannel+0x128>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80026a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80026a8:	689b      	ldr	r3, [r3, #8]
 80026aa:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80026ae:	f023 030f 	bic.w	r3, r3, #15
 80026b2:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80026b4:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80026b6:	e009      	b.n	80026cc <HAL_ADCEx_MultiModeConfigChannel+0x128>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026bc:	f043 0220 	orr.w	r2, r3, #32
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80026ca:	e000      	b.n	80026ce <HAL_ADCEx_MultiModeConfigChannel+0x12a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80026cc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2200      	movs	r2, #0
 80026d2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80026d6:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80026da:	4618      	mov	r0, r3
 80026dc:	3784      	adds	r7, #132	@ 0x84
 80026de:	46bd      	mov	sp, r7
 80026e0:	bd90      	pop	{r4, r7, pc}
 80026e2:	bf00      	nop
 80026e4:	50000100 	.word	0x50000100
 80026e8:	50000300 	.word	0x50000300

080026ec <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026ec:	b480      	push	{r7}
 80026ee:	b085      	sub	sp, #20
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	f003 0307 	and.w	r3, r3, #7
 80026fa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026fc:	4b0c      	ldr	r3, [pc, #48]	@ (8002730 <__NVIC_SetPriorityGrouping+0x44>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002702:	68ba      	ldr	r2, [r7, #8]
 8002704:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002708:	4013      	ands	r3, r2
 800270a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002710:	68bb      	ldr	r3, [r7, #8]
 8002712:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002714:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002718:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800271c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800271e:	4a04      	ldr	r2, [pc, #16]	@ (8002730 <__NVIC_SetPriorityGrouping+0x44>)
 8002720:	68bb      	ldr	r3, [r7, #8]
 8002722:	60d3      	str	r3, [r2, #12]
}
 8002724:	bf00      	nop
 8002726:	3714      	adds	r7, #20
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	e000ed00 	.word	0xe000ed00

08002734 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002734:	b480      	push	{r7}
 8002736:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002738:	4b04      	ldr	r3, [pc, #16]	@ (800274c <__NVIC_GetPriorityGrouping+0x18>)
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	0a1b      	lsrs	r3, r3, #8
 800273e:	f003 0307 	and.w	r3, r3, #7
}
 8002742:	4618      	mov	r0, r3
 8002744:	46bd      	mov	sp, r7
 8002746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274a:	4770      	bx	lr
 800274c:	e000ed00 	.word	0xe000ed00

08002750 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275e:	2b00      	cmp	r3, #0
 8002760:	db0b      	blt.n	800277a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002762:	79fb      	ldrb	r3, [r7, #7]
 8002764:	f003 021f 	and.w	r2, r3, #31
 8002768:	4907      	ldr	r1, [pc, #28]	@ (8002788 <__NVIC_EnableIRQ+0x38>)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	095b      	lsrs	r3, r3, #5
 8002770:	2001      	movs	r0, #1
 8002772:	fa00 f202 	lsl.w	r2, r0, r2
 8002776:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800277a:	bf00      	nop
 800277c:	370c      	adds	r7, #12
 800277e:	46bd      	mov	sp, r7
 8002780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002784:	4770      	bx	lr
 8002786:	bf00      	nop
 8002788:	e000e100 	.word	0xe000e100

0800278c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800278c:	b480      	push	{r7}
 800278e:	b083      	sub	sp, #12
 8002790:	af00      	add	r7, sp, #0
 8002792:	4603      	mov	r3, r0
 8002794:	6039      	str	r1, [r7, #0]
 8002796:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800279c:	2b00      	cmp	r3, #0
 800279e:	db0a      	blt.n	80027b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	b2da      	uxtb	r2, r3
 80027a4:	490c      	ldr	r1, [pc, #48]	@ (80027d8 <__NVIC_SetPriority+0x4c>)
 80027a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027aa:	0112      	lsls	r2, r2, #4
 80027ac:	b2d2      	uxtb	r2, r2
 80027ae:	440b      	add	r3, r1
 80027b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027b4:	e00a      	b.n	80027cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027b6:	683b      	ldr	r3, [r7, #0]
 80027b8:	b2da      	uxtb	r2, r3
 80027ba:	4908      	ldr	r1, [pc, #32]	@ (80027dc <__NVIC_SetPriority+0x50>)
 80027bc:	79fb      	ldrb	r3, [r7, #7]
 80027be:	f003 030f 	and.w	r3, r3, #15
 80027c2:	3b04      	subs	r3, #4
 80027c4:	0112      	lsls	r2, r2, #4
 80027c6:	b2d2      	uxtb	r2, r2
 80027c8:	440b      	add	r3, r1
 80027ca:	761a      	strb	r2, [r3, #24]
}
 80027cc:	bf00      	nop
 80027ce:	370c      	adds	r7, #12
 80027d0:	46bd      	mov	sp, r7
 80027d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d6:	4770      	bx	lr
 80027d8:	e000e100 	.word	0xe000e100
 80027dc:	e000ed00 	.word	0xe000ed00

080027e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027e0:	b480      	push	{r7}
 80027e2:	b089      	sub	sp, #36	@ 0x24
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	60f8      	str	r0, [r7, #12]
 80027e8:	60b9      	str	r1, [r7, #8]
 80027ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	f003 0307 	and.w	r3, r3, #7
 80027f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	f1c3 0307 	rsb	r3, r3, #7
 80027fa:	2b04      	cmp	r3, #4
 80027fc:	bf28      	it	cs
 80027fe:	2304      	movcs	r3, #4
 8002800:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	3304      	adds	r3, #4
 8002806:	2b06      	cmp	r3, #6
 8002808:	d902      	bls.n	8002810 <NVIC_EncodePriority+0x30>
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	3b03      	subs	r3, #3
 800280e:	e000      	b.n	8002812 <NVIC_EncodePriority+0x32>
 8002810:	2300      	movs	r3, #0
 8002812:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002814:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	fa02 f303 	lsl.w	r3, r2, r3
 800281e:	43da      	mvns	r2, r3
 8002820:	68bb      	ldr	r3, [r7, #8]
 8002822:	401a      	ands	r2, r3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002828:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	fa01 f303 	lsl.w	r3, r1, r3
 8002832:	43d9      	mvns	r1, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002838:	4313      	orrs	r3, r2
         );
}
 800283a:	4618      	mov	r0, r3
 800283c:	3724      	adds	r7, #36	@ 0x24
 800283e:	46bd      	mov	sp, r7
 8002840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002844:	4770      	bx	lr
	...

08002848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b082      	sub	sp, #8
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	3b01      	subs	r3, #1
 8002854:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002858:	d301      	bcc.n	800285e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800285a:	2301      	movs	r3, #1
 800285c:	e00f      	b.n	800287e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800285e:	4a0a      	ldr	r2, [pc, #40]	@ (8002888 <SysTick_Config+0x40>)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	3b01      	subs	r3, #1
 8002864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002866:	210f      	movs	r1, #15
 8002868:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800286c:	f7ff ff8e 	bl	800278c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002870:	4b05      	ldr	r3, [pc, #20]	@ (8002888 <SysTick_Config+0x40>)
 8002872:	2200      	movs	r2, #0
 8002874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002876:	4b04      	ldr	r3, [pc, #16]	@ (8002888 <SysTick_Config+0x40>)
 8002878:	2207      	movs	r2, #7
 800287a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	e000e010 	.word	0xe000e010

0800288c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b082      	sub	sp, #8
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	f7ff ff29 	bl	80026ec <__NVIC_SetPriorityGrouping>
}
 800289a:	bf00      	nop
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b086      	sub	sp, #24
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	4603      	mov	r3, r0
 80028aa:	60b9      	str	r1, [r7, #8]
 80028ac:	607a      	str	r2, [r7, #4]
 80028ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028b0:	f7ff ff40 	bl	8002734 <__NVIC_GetPriorityGrouping>
 80028b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028b6:	687a      	ldr	r2, [r7, #4]
 80028b8:	68b9      	ldr	r1, [r7, #8]
 80028ba:	6978      	ldr	r0, [r7, #20]
 80028bc:	f7ff ff90 	bl	80027e0 <NVIC_EncodePriority>
 80028c0:	4602      	mov	r2, r0
 80028c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028c6:	4611      	mov	r1, r2
 80028c8:	4618      	mov	r0, r3
 80028ca:	f7ff ff5f 	bl	800278c <__NVIC_SetPriority>
}
 80028ce:	bf00      	nop
 80028d0:	3718      	adds	r7, #24
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}

080028d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d6:	b580      	push	{r7, lr}
 80028d8:	b082      	sub	sp, #8
 80028da:	af00      	add	r7, sp, #0
 80028dc:	4603      	mov	r3, r0
 80028de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e4:	4618      	mov	r0, r3
 80028e6:	f7ff ff33 	bl	8002750 <__NVIC_EnableIRQ>
}
 80028ea:	bf00      	nop
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}

080028f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028f2:	b580      	push	{r7, lr}
 80028f4:	b082      	sub	sp, #8
 80028f6:	af00      	add	r7, sp, #0
 80028f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028fa:	6878      	ldr	r0, [r7, #4]
 80028fc:	f7ff ffa4 	bl	8002848 <SysTick_Config>
 8002900:	4603      	mov	r3, r0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3708      	adds	r7, #8
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b084      	sub	sp, #16
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d101      	bne.n	800291e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800291a:	2301      	movs	r3, #1
 800291c:	e08d      	b.n	8002a3a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	461a      	mov	r2, r3
 8002924:	4b47      	ldr	r3, [pc, #284]	@ (8002a44 <HAL_DMA_Init+0x138>)
 8002926:	429a      	cmp	r2, r3
 8002928:	d80f      	bhi.n	800294a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	461a      	mov	r2, r3
 8002930:	4b45      	ldr	r3, [pc, #276]	@ (8002a48 <HAL_DMA_Init+0x13c>)
 8002932:	4413      	add	r3, r2
 8002934:	4a45      	ldr	r2, [pc, #276]	@ (8002a4c <HAL_DMA_Init+0x140>)
 8002936:	fba2 2303 	umull	r2, r3, r2, r3
 800293a:	091b      	lsrs	r3, r3, #4
 800293c:	009a      	lsls	r2, r3, #2
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	4a42      	ldr	r2, [pc, #264]	@ (8002a50 <HAL_DMA_Init+0x144>)
 8002946:	641a      	str	r2, [r3, #64]	@ 0x40
 8002948:	e00e      	b.n	8002968 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	461a      	mov	r2, r3
 8002950:	4b40      	ldr	r3, [pc, #256]	@ (8002a54 <HAL_DMA_Init+0x148>)
 8002952:	4413      	add	r3, r2
 8002954:	4a3d      	ldr	r2, [pc, #244]	@ (8002a4c <HAL_DMA_Init+0x140>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	091b      	lsrs	r3, r3, #4
 800295c:	009a      	lsls	r2, r3, #2
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4a3c      	ldr	r2, [pc, #240]	@ (8002a58 <HAL_DMA_Init+0x14c>)
 8002966:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2202      	movs	r2, #2
 800296c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800297e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002982:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800298c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002998:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	699b      	ldr	r3, [r3, #24]
 800299e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80029a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	6a1b      	ldr	r3, [r3, #32]
 80029aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80029ac:	68fa      	ldr	r2, [r7, #12]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	68fa      	ldr	r2, [r7, #12]
 80029b8:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f9b6 	bl	8002d2c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029c8:	d102      	bne.n	80029d0 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	2200      	movs	r2, #0
 80029ce:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	685a      	ldr	r2, [r3, #4]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029d8:	b2d2      	uxtb	r2, r2
 80029da:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029e4:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	685b      	ldr	r3, [r3, #4]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d010      	beq.n	8002a10 <HAL_DMA_Init+0x104>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	2b04      	cmp	r3, #4
 80029f4:	d80c      	bhi.n	8002a10 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80029f6:	6878      	ldr	r0, [r7, #4]
 80029f8:	f000 f9d6 	bl	8002da8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a00:	2200      	movs	r2, #0
 8002a02:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a0c:	605a      	str	r2, [r3, #4]
 8002a0e:	e008      	b.n	8002a22 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2200      	movs	r2, #0
 8002a1a:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2200      	movs	r2, #0
 8002a20:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2200      	movs	r2, #0
 8002a26:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2201      	movs	r2, #1
 8002a2c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40020407 	.word	0x40020407
 8002a48:	bffdfff8 	.word	0xbffdfff8
 8002a4c:	cccccccd 	.word	0xcccccccd
 8002a50:	40020000 	.word	0x40020000
 8002a54:	bffdfbf8 	.word	0xbffdfbf8
 8002a58:	40020400 	.word	0x40020400

08002a5c <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b086      	sub	sp, #24
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	60f8      	str	r0, [r7, #12]
 8002a64:	60b9      	str	r1, [r7, #8]
 8002a66:	607a      	str	r2, [r7, #4]
 8002a68:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d101      	bne.n	8002a7c <HAL_DMA_Start_IT+0x20>
 8002a78:	2302      	movs	r3, #2
 8002a7a:	e066      	b.n	8002b4a <HAL_DMA_Start_IT+0xee>
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	2201      	movs	r2, #1
 8002a80:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d155      	bne.n	8002b3c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2202      	movs	r2, #2
 8002a94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f022 0201 	bic.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	68b9      	ldr	r1, [r7, #8]
 8002ab4:	68f8      	ldr	r0, [r7, #12]
 8002ab6:	f000 f8fb 	bl	8002cb0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d008      	beq.n	8002ad4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f042 020e 	orr.w	r2, r2, #14
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	e00f      	b.n	8002af4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	681a      	ldr	r2, [r3, #0]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	f022 0204 	bic.w	r2, r2, #4
 8002ae2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f042 020a 	orr.w	r2, r2, #10
 8002af2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d007      	beq.n	8002b12 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b10:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d007      	beq.n	8002b2a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b1e:	681a      	ldr	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b24:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b28:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f042 0201 	orr.w	r2, r2, #1
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	e005      	b.n	8002b48 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b44:	2302      	movs	r3, #2
 8002b46:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002b48:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	3718      	adds	r7, #24
 8002b4e:	46bd      	mov	sp, r7
 8002b50:	bd80      	pop	{r7, pc}

08002b52 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b084      	sub	sp, #16
 8002b56:	af00      	add	r7, sp, #0
 8002b58:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b6e:	f003 031f 	and.w	r3, r3, #31
 8002b72:	2204      	movs	r2, #4
 8002b74:	409a      	lsls	r2, r3
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d026      	beq.n	8002bcc <HAL_DMA_IRQHandler+0x7a>
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	f003 0304 	and.w	r3, r3, #4
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d021      	beq.n	8002bcc <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 0320 	and.w	r3, r3, #32
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d107      	bne.n	8002ba6 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	681a      	ldr	r2, [r3, #0]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f022 0204 	bic.w	r2, r2, #4
 8002ba4:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002baa:	f003 021f 	and.w	r2, r3, #31
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb2:	2104      	movs	r1, #4
 8002bb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002bb8:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d071      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002bca:	e06c      	b.n	8002ca6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bd0:	f003 031f 	and.w	r3, r3, #31
 8002bd4:	2202      	movs	r2, #2
 8002bd6:	409a      	lsls	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d02e      	beq.n	8002c3e <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d029      	beq.n	8002c3e <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0320 	and.w	r3, r3, #32
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10b      	bne.n	8002c10 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 020a 	bic.w	r2, r2, #10
 8002c06:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c14:	f003 021f 	and.w	r2, r3, #31
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1c:	2102      	movs	r1, #2
 8002c1e:	fa01 f202 	lsl.w	r2, r1, r2
 8002c22:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2200      	movs	r2, #0
 8002c28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d038      	beq.n	8002ca6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c38:	6878      	ldr	r0, [r7, #4]
 8002c3a:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002c3c:	e033      	b.n	8002ca6 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c42:	f003 031f 	and.w	r3, r3, #31
 8002c46:	2208      	movs	r2, #8
 8002c48:	409a      	lsls	r2, r3
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d02a      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	f003 0308 	and.w	r3, r3, #8
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d025      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	681a      	ldr	r2, [r3, #0]
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f022 020e 	bic.w	r2, r2, #14
 8002c6a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c70:	f003 021f 	and.w	r2, r3, #31
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c78:	2101      	movs	r1, #1
 8002c7a:	fa01 f202 	lsl.w	r2, r1, r2
 8002c7e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2201      	movs	r2, #1
 8002c84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2201      	movs	r2, #1
 8002c8a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d004      	beq.n	8002ca8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ca2:	6878      	ldr	r0, [r7, #4]
 8002ca4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ca6:	bf00      	nop
 8002ca8:	bf00      	nop
}
 8002caa:	3710      	adds	r7, #16
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bd80      	pop	{r7, pc}

08002cb0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc2:	68fa      	ldr	r2, [r7, #12]
 8002cc4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002cc6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d004      	beq.n	8002cda <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002cd8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cde:	f003 021f 	and.w	r2, r3, #31
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	2101      	movs	r1, #1
 8002ce8:	fa01 f202 	lsl.w	r2, r1, r2
 8002cec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	683a      	ldr	r2, [r7, #0]
 8002cf4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b10      	cmp	r3, #16
 8002cfc:	d108      	bne.n	8002d10 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002d0e:	e007      	b.n	8002d20 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	68ba      	ldr	r2, [r7, #8]
 8002d16:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	687a      	ldr	r2, [r7, #4]
 8002d1e:	60da      	str	r2, [r3, #12]
}
 8002d20:	bf00      	nop
 8002d22:	3714      	adds	r7, #20
 8002d24:	46bd      	mov	sp, r7
 8002d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2a:	4770      	bx	lr

08002d2c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b087      	sub	sp, #28
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	4b16      	ldr	r3, [pc, #88]	@ (8002d94 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002d3c:	429a      	cmp	r2, r3
 8002d3e:	d802      	bhi.n	8002d46 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002d40:	4b15      	ldr	r3, [pc, #84]	@ (8002d98 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002d42:	617b      	str	r3, [r7, #20]
 8002d44:	e001      	b.n	8002d4a <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002d46:	4b15      	ldr	r3, [pc, #84]	@ (8002d9c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002d48:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	3b08      	subs	r3, #8
 8002d56:	4a12      	ldr	r2, [pc, #72]	@ (8002da0 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	091b      	lsrs	r3, r3, #4
 8002d5e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d64:	089b      	lsrs	r3, r3, #2
 8002d66:	009a      	lsls	r2, r3, #2
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	4a0b      	ldr	r2, [pc, #44]	@ (8002da4 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002d76:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	f003 031f 	and.w	r3, r3, #31
 8002d7e:	2201      	movs	r2, #1
 8002d80:	409a      	lsls	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002d86:	bf00      	nop
 8002d88:	371c      	adds	r7, #28
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d90:	4770      	bx	lr
 8002d92:	bf00      	nop
 8002d94:	40020407 	.word	0x40020407
 8002d98:	40020800 	.word	0x40020800
 8002d9c:	40020820 	.word	0x40020820
 8002da0:	cccccccd 	.word	0xcccccccd
 8002da4:	40020880 	.word	0x40020880

08002da8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002da8:	b480      	push	{r7}
 8002daa:	b085      	sub	sp, #20
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4b0b      	ldr	r3, [pc, #44]	@ (8002de8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002dbc:	4413      	add	r3, r2
 8002dbe:	009b      	lsls	r3, r3, #2
 8002dc0:	461a      	mov	r2, r3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	4a08      	ldr	r2, [pc, #32]	@ (8002dec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002dca:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	f003 031f 	and.w	r3, r3, #31
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	409a      	lsls	r2, r3
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002ddc:	bf00      	nop
 8002dde:	3714      	adds	r7, #20
 8002de0:	46bd      	mov	sp, r7
 8002de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de6:	4770      	bx	lr
 8002de8:	1000823f 	.word	0x1000823f
 8002dec:	40020940 	.word	0x40020940

08002df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df0:	b480      	push	{r7}
 8002df2:	b087      	sub	sp, #28
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8002dfe:	e15a      	b.n	80030b6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	2101      	movs	r1, #1
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	fa01 f303 	lsl.w	r3, r1, r3
 8002e0c:	4013      	ands	r3, r2
 8002e0e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	f000 814c 	beq.w	80030b0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d005      	beq.n	8002e30 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e24:	683b      	ldr	r3, [r7, #0]
 8002e26:	685b      	ldr	r3, [r3, #4]
 8002e28:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002e2c:	2b02      	cmp	r3, #2
 8002e2e:	d130      	bne.n	8002e92 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	689b      	ldr	r3, [r3, #8]
 8002e34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	005b      	lsls	r3, r3, #1
 8002e3a:	2203      	movs	r2, #3
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4013      	ands	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	68da      	ldr	r2, [r3, #12]
 8002e4c:	697b      	ldr	r3, [r7, #20]
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e66:	2201      	movs	r2, #1
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4013      	ands	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	091b      	lsrs	r3, r3, #4
 8002e7c:	f003 0201 	and.w	r2, r3, #1
 8002e80:	697b      	ldr	r3, [r7, #20]
 8002e82:	fa02 f303 	lsl.w	r3, r2, r3
 8002e86:	693a      	ldr	r2, [r7, #16]
 8002e88:	4313      	orrs	r3, r2
 8002e8a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	693a      	ldr	r2, [r7, #16]
 8002e90:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	685b      	ldr	r3, [r3, #4]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	2b03      	cmp	r3, #3
 8002e9c:	d017      	beq.n	8002ece <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	68db      	ldr	r3, [r3, #12]
 8002ea2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002ea4:	697b      	ldr	r3, [r7, #20]
 8002ea6:	005b      	lsls	r3, r3, #1
 8002ea8:	2203      	movs	r2, #3
 8002eaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002eae:	43db      	mvns	r3, r3
 8002eb0:	693a      	ldr	r2, [r7, #16]
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	689a      	ldr	r2, [r3, #8]
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	693a      	ldr	r2, [r7, #16]
 8002ecc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f003 0303 	and.w	r3, r3, #3
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d123      	bne.n	8002f22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002eda:	697b      	ldr	r3, [r7, #20]
 8002edc:	08da      	lsrs	r2, r3, #3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	3208      	adds	r2, #8
 8002ee2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	f003 0307 	and.w	r3, r3, #7
 8002eee:	009b      	lsls	r3, r3, #2
 8002ef0:	220f      	movs	r2, #15
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	43db      	mvns	r3, r3
 8002ef8:	693a      	ldr	r2, [r7, #16]
 8002efa:	4013      	ands	r3, r2
 8002efc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	691a      	ldr	r2, [r3, #16]
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	f003 0307 	and.w	r3, r3, #7
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0e:	693a      	ldr	r2, [r7, #16]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	08da      	lsrs	r2, r3, #3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	3208      	adds	r2, #8
 8002f1c:	6939      	ldr	r1, [r7, #16]
 8002f1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8002f28:	697b      	ldr	r3, [r7, #20]
 8002f2a:	005b      	lsls	r3, r3, #1
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	43db      	mvns	r3, r3
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	4013      	ands	r3, r2
 8002f38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	f003 0203 	and.w	r2, r3, #3
 8002f42:	697b      	ldr	r3, [r7, #20]
 8002f44:	005b      	lsls	r3, r3, #1
 8002f46:	fa02 f303 	lsl.w	r3, r2, r3
 8002f4a:	693a      	ldr	r2, [r7, #16]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	693a      	ldr	r2, [r7, #16]
 8002f54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f000 80a6 	beq.w	80030b0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f64:	4b5b      	ldr	r3, [pc, #364]	@ (80030d4 <HAL_GPIO_Init+0x2e4>)
 8002f66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f68:	4a5a      	ldr	r2, [pc, #360]	@ (80030d4 <HAL_GPIO_Init+0x2e4>)
 8002f6a:	f043 0301 	orr.w	r3, r3, #1
 8002f6e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f70:	4b58      	ldr	r3, [pc, #352]	@ (80030d4 <HAL_GPIO_Init+0x2e4>)
 8002f72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f7c:	4a56      	ldr	r2, [pc, #344]	@ (80030d8 <HAL_GPIO_Init+0x2e8>)
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	089b      	lsrs	r3, r3, #2
 8002f82:	3302      	adds	r3, #2
 8002f84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f88:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	f003 0303 	and.w	r3, r3, #3
 8002f90:	009b      	lsls	r3, r3, #2
 8002f92:	220f      	movs	r2, #15
 8002f94:	fa02 f303 	lsl.w	r3, r2, r3
 8002f98:	43db      	mvns	r3, r3
 8002f9a:	693a      	ldr	r2, [r7, #16]
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002fa6:	d01f      	beq.n	8002fe8 <HAL_GPIO_Init+0x1f8>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a4c      	ldr	r2, [pc, #304]	@ (80030dc <HAL_GPIO_Init+0x2ec>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d019      	beq.n	8002fe4 <HAL_GPIO_Init+0x1f4>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a4b      	ldr	r2, [pc, #300]	@ (80030e0 <HAL_GPIO_Init+0x2f0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d013      	beq.n	8002fe0 <HAL_GPIO_Init+0x1f0>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a4a      	ldr	r2, [pc, #296]	@ (80030e4 <HAL_GPIO_Init+0x2f4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d00d      	beq.n	8002fdc <HAL_GPIO_Init+0x1ec>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a49      	ldr	r2, [pc, #292]	@ (80030e8 <HAL_GPIO_Init+0x2f8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d007      	beq.n	8002fd8 <HAL_GPIO_Init+0x1e8>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a48      	ldr	r2, [pc, #288]	@ (80030ec <HAL_GPIO_Init+0x2fc>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d101      	bne.n	8002fd4 <HAL_GPIO_Init+0x1e4>
 8002fd0:	2305      	movs	r3, #5
 8002fd2:	e00a      	b.n	8002fea <HAL_GPIO_Init+0x1fa>
 8002fd4:	2306      	movs	r3, #6
 8002fd6:	e008      	b.n	8002fea <HAL_GPIO_Init+0x1fa>
 8002fd8:	2304      	movs	r3, #4
 8002fda:	e006      	b.n	8002fea <HAL_GPIO_Init+0x1fa>
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e004      	b.n	8002fea <HAL_GPIO_Init+0x1fa>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e002      	b.n	8002fea <HAL_GPIO_Init+0x1fa>
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e000      	b.n	8002fea <HAL_GPIO_Init+0x1fa>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	f002 0203 	and.w	r2, r2, #3
 8002ff0:	0092      	lsls	r2, r2, #2
 8002ff2:	4093      	lsls	r3, r2
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002ffa:	4937      	ldr	r1, [pc, #220]	@ (80030d8 <HAL_GPIO_Init+0x2e8>)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	3302      	adds	r3, #2
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003008:	4b39      	ldr	r3, [pc, #228]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	43db      	mvns	r3, r3
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	4013      	ands	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4313      	orrs	r3, r2
 800302a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800302c:	4a30      	ldr	r2, [pc, #192]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003032:	4b2f      	ldr	r3, [pc, #188]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	43db      	mvns	r3, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4013      	ands	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	4313      	orrs	r3, r2
 8003054:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003056:	4a26      	ldr	r2, [pc, #152]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800305c:	4b24      	ldr	r3, [pc, #144]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	43db      	mvns	r3, r3
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	4313      	orrs	r3, r2
 800307e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003080:	4a1b      	ldr	r2, [pc, #108]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003086:	4b1a      	ldr	r3, [pc, #104]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	43db      	mvns	r3, r3
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4013      	ands	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030aa:	4a11      	ldr	r2, [pc, #68]	@ (80030f0 <HAL_GPIO_Init+0x300>)
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	3301      	adds	r3, #1
 80030b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	fa22 f303 	lsr.w	r3, r2, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f47f ae9d 	bne.w	8002e00 <HAL_GPIO_Init+0x10>
  }
}
 80030c6:	bf00      	nop
 80030c8:	bf00      	nop
 80030ca:	371c      	adds	r7, #28
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40010000 	.word	0x40010000
 80030dc:	48000400 	.word	0x48000400
 80030e0:	48000800 	.word	0x48000800
 80030e4:	48000c00 	.word	0x48000c00
 80030e8:	48001000 	.word	0x48001000
 80030ec:	48001400 	.word	0x48001400
 80030f0:	40010400 	.word	0x40010400

080030f4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
 80030fc:	460b      	mov	r3, r1
 80030fe:	807b      	strh	r3, [r7, #2]
 8003100:	4613      	mov	r3, r2
 8003102:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003104:	787b      	ldrb	r3, [r7, #1]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d003      	beq.n	8003112 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800310a:	887a      	ldrh	r2, [r7, #2]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003110:	e002      	b.n	8003118 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003112:	887a      	ldrh	r2, [r7, #2]
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	2b00      	cmp	r3, #0
 8003130:	d141      	bne.n	80031b6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003132:	4b4b      	ldr	r3, [pc, #300]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800313a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800313e:	d131      	bne.n	80031a4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003140:	4b47      	ldr	r3, [pc, #284]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003142:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003146:	4a46      	ldr	r2, [pc, #280]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003148:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800314c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003150:	4b43      	ldr	r3, [pc, #268]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003158:	4a41      	ldr	r2, [pc, #260]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800315a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800315e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003160:	4b40      	ldr	r3, [pc, #256]	@ (8003264 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	2232      	movs	r2, #50	@ 0x32
 8003166:	fb02 f303 	mul.w	r3, r2, r3
 800316a:	4a3f      	ldr	r2, [pc, #252]	@ (8003268 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800316c:	fba2 2303 	umull	r2, r3, r2, r3
 8003170:	0c9b      	lsrs	r3, r3, #18
 8003172:	3301      	adds	r3, #1
 8003174:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003176:	e002      	b.n	800317e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	3b01      	subs	r3, #1
 800317c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800317e:	4b38      	ldr	r3, [pc, #224]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003180:	695b      	ldr	r3, [r3, #20]
 8003182:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003186:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800318a:	d102      	bne.n	8003192 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d1f2      	bne.n	8003178 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003192:	4b33      	ldr	r3, [pc, #204]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003194:	695b      	ldr	r3, [r3, #20]
 8003196:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800319a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800319e:	d158      	bne.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80031a0:	2303      	movs	r3, #3
 80031a2:	e057      	b.n	8003254 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031a4:	4b2e      	ldr	r3, [pc, #184]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031aa:	4a2d      	ldr	r2, [pc, #180]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80031b4:	e04d      	b.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80031bc:	d141      	bne.n	8003242 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031be:	4b28      	ldr	r3, [pc, #160]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031ca:	d131      	bne.n	8003230 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031cc:	4b24      	ldr	r3, [pc, #144]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031d2:	4a23      	ldr	r2, [pc, #140]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031dc:	4b20      	ldr	r3, [pc, #128]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031e4:	4a1e      	ldr	r2, [pc, #120]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031ea:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80031ec:	4b1d      	ldr	r3, [pc, #116]	@ (8003264 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2232      	movs	r2, #50	@ 0x32
 80031f2:	fb02 f303 	mul.w	r3, r2, r3
 80031f6:	4a1c      	ldr	r2, [pc, #112]	@ (8003268 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031f8:	fba2 2303 	umull	r2, r3, r2, r3
 80031fc:	0c9b      	lsrs	r3, r3, #18
 80031fe:	3301      	adds	r3, #1
 8003200:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003202:	e002      	b.n	800320a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	3b01      	subs	r3, #1
 8003208:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800320a:	4b15      	ldr	r3, [pc, #84]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003216:	d102      	bne.n	800321e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	2b00      	cmp	r3, #0
 800321c:	d1f2      	bne.n	8003204 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800321e:	4b10      	ldr	r3, [pc, #64]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003220:	695b      	ldr	r3, [r3, #20]
 8003222:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003226:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800322a:	d112      	bne.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800322c:	2303      	movs	r3, #3
 800322e:	e011      	b.n	8003254 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003230:	4b0b      	ldr	r3, [pc, #44]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003232:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003236:	4a0a      	ldr	r2, [pc, #40]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800323c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003240:	e007      	b.n	8003252 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003242:	4b07      	ldr	r3, [pc, #28]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800324a:	4a05      	ldr	r2, [pc, #20]	@ (8003260 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800324c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003250:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3714      	adds	r7, #20
 8003258:	46bd      	mov	sp, r7
 800325a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325e:	4770      	bx	lr
 8003260:	40007000 	.word	0x40007000
 8003264:	20000000 	.word	0x20000000
 8003268:	431bde83 	.word	0x431bde83

0800326c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800326c:	b480      	push	{r7}
 800326e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8003270:	4b05      	ldr	r3, [pc, #20]	@ (8003288 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	4a04      	ldr	r2, [pc, #16]	@ (8003288 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8003276:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800327a:	6093      	str	r3, [r2, #8]
}
 800327c:	bf00      	nop
 800327e:	46bd      	mov	sp, r7
 8003280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003284:	4770      	bx	lr
 8003286:	bf00      	nop
 8003288:	40007000 	.word	0x40007000

0800328c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b088      	sub	sp, #32
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d101      	bne.n	800329e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800329a:	2301      	movs	r3, #1
 800329c:	e2fe      	b.n	800389c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	f003 0301 	and.w	r3, r3, #1
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d075      	beq.n	8003396 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80032aa:	4b97      	ldr	r3, [pc, #604]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	f003 030c 	and.w	r3, r3, #12
 80032b2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80032b4:	4b94      	ldr	r3, [pc, #592]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80032b6:	68db      	ldr	r3, [r3, #12]
 80032b8:	f003 0303 	and.w	r3, r3, #3
 80032bc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80032be:	69bb      	ldr	r3, [r7, #24]
 80032c0:	2b0c      	cmp	r3, #12
 80032c2:	d102      	bne.n	80032ca <HAL_RCC_OscConfig+0x3e>
 80032c4:	697b      	ldr	r3, [r7, #20]
 80032c6:	2b03      	cmp	r3, #3
 80032c8:	d002      	beq.n	80032d0 <HAL_RCC_OscConfig+0x44>
 80032ca:	69bb      	ldr	r3, [r7, #24]
 80032cc:	2b08      	cmp	r3, #8
 80032ce:	d10b      	bne.n	80032e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80032d0:	4b8d      	ldr	r3, [pc, #564]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d05b      	beq.n	8003394 <HAL_RCC_OscConfig+0x108>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d157      	bne.n	8003394 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80032e4:	2301      	movs	r3, #1
 80032e6:	e2d9      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032f0:	d106      	bne.n	8003300 <HAL_RCC_OscConfig+0x74>
 80032f2:	4b85      	ldr	r3, [pc, #532]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	4a84      	ldr	r2, [pc, #528]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80032f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032fc:	6013      	str	r3, [r2, #0]
 80032fe:	e01d      	b.n	800333c <HAL_RCC_OscConfig+0xb0>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003308:	d10c      	bne.n	8003324 <HAL_RCC_OscConfig+0x98>
 800330a:	4b7f      	ldr	r3, [pc, #508]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a7e      	ldr	r2, [pc, #504]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003310:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003314:	6013      	str	r3, [r2, #0]
 8003316:	4b7c      	ldr	r3, [pc, #496]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4a7b      	ldr	r2, [pc, #492]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 800331c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003320:	6013      	str	r3, [r2, #0]
 8003322:	e00b      	b.n	800333c <HAL_RCC_OscConfig+0xb0>
 8003324:	4b78      	ldr	r3, [pc, #480]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a77      	ldr	r2, [pc, #476]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 800332a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800332e:	6013      	str	r3, [r2, #0]
 8003330:	4b75      	ldr	r3, [pc, #468]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a74      	ldr	r2, [pc, #464]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003336:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800333a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d013      	beq.n	800336c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003344:	f7fd fe48 	bl	8000fd8 <HAL_GetTick>
 8003348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800334a:	e008      	b.n	800335e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800334c:	f7fd fe44 	bl	8000fd8 <HAL_GetTick>
 8003350:	4602      	mov	r2, r0
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	1ad3      	subs	r3, r2, r3
 8003356:	2b64      	cmp	r3, #100	@ 0x64
 8003358:	d901      	bls.n	800335e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e29e      	b.n	800389c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800335e:	4b6a      	ldr	r3, [pc, #424]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003366:	2b00      	cmp	r3, #0
 8003368:	d0f0      	beq.n	800334c <HAL_RCC_OscConfig+0xc0>
 800336a:	e014      	b.n	8003396 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800336c:	f7fd fe34 	bl	8000fd8 <HAL_GetTick>
 8003370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003372:	e008      	b.n	8003386 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003374:	f7fd fe30 	bl	8000fd8 <HAL_GetTick>
 8003378:	4602      	mov	r2, r0
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	1ad3      	subs	r3, r2, r3
 800337e:	2b64      	cmp	r3, #100	@ 0x64
 8003380:	d901      	bls.n	8003386 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003382:	2303      	movs	r3, #3
 8003384:	e28a      	b.n	800389c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003386:	4b60      	ldr	r3, [pc, #384]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800338e:	2b00      	cmp	r3, #0
 8003390:	d1f0      	bne.n	8003374 <HAL_RCC_OscConfig+0xe8>
 8003392:	e000      	b.n	8003396 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 0302 	and.w	r3, r3, #2
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d075      	beq.n	800348e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80033a2:	4b59      	ldr	r3, [pc, #356]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80033a4:	689b      	ldr	r3, [r3, #8]
 80033a6:	f003 030c 	and.w	r3, r3, #12
 80033aa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80033ac:	4b56      	ldr	r3, [pc, #344]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80033ae:	68db      	ldr	r3, [r3, #12]
 80033b0:	f003 0303 	and.w	r3, r3, #3
 80033b4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80033b6:	69bb      	ldr	r3, [r7, #24]
 80033b8:	2b0c      	cmp	r3, #12
 80033ba:	d102      	bne.n	80033c2 <HAL_RCC_OscConfig+0x136>
 80033bc:	697b      	ldr	r3, [r7, #20]
 80033be:	2b02      	cmp	r3, #2
 80033c0:	d002      	beq.n	80033c8 <HAL_RCC_OscConfig+0x13c>
 80033c2:	69bb      	ldr	r3, [r7, #24]
 80033c4:	2b04      	cmp	r3, #4
 80033c6:	d11f      	bne.n	8003408 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80033c8:	4b4f      	ldr	r3, [pc, #316]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <HAL_RCC_OscConfig+0x154>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d101      	bne.n	80033e0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e25d      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80033e0:	4b49      	ldr	r3, [pc, #292]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	691b      	ldr	r3, [r3, #16]
 80033ec:	061b      	lsls	r3, r3, #24
 80033ee:	4946      	ldr	r1, [pc, #280]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80033f0:	4313      	orrs	r3, r2
 80033f2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80033f4:	4b45      	ldr	r3, [pc, #276]	@ (800350c <HAL_RCC_OscConfig+0x280>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4618      	mov	r0, r3
 80033fa:	f7fd fda1 	bl	8000f40 <HAL_InitTick>
 80033fe:	4603      	mov	r3, r0
 8003400:	2b00      	cmp	r3, #0
 8003402:	d043      	beq.n	800348c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e249      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	68db      	ldr	r3, [r3, #12]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d023      	beq.n	8003458 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003410:	4b3d      	ldr	r3, [pc, #244]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	4a3c      	ldr	r2, [pc, #240]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003416:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800341a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800341c:	f7fd fddc 	bl	8000fd8 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003424:	f7fd fdd8 	bl	8000fd8 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e232      	b.n	800389c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003436:	4b34      	ldr	r3, [pc, #208]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800343e:	2b00      	cmp	r3, #0
 8003440:	d0f0      	beq.n	8003424 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003442:	4b31      	ldr	r3, [pc, #196]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003444:	685b      	ldr	r3, [r3, #4]
 8003446:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	691b      	ldr	r3, [r3, #16]
 800344e:	061b      	lsls	r3, r3, #24
 8003450:	492d      	ldr	r1, [pc, #180]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003452:	4313      	orrs	r3, r2
 8003454:	604b      	str	r3, [r1, #4]
 8003456:	e01a      	b.n	800348e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003458:	4b2b      	ldr	r3, [pc, #172]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a2a      	ldr	r2, [pc, #168]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 800345e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003462:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003464:	f7fd fdb8 	bl	8000fd8 <HAL_GetTick>
 8003468:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800346a:	e008      	b.n	800347e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800346c:	f7fd fdb4 	bl	8000fd8 <HAL_GetTick>
 8003470:	4602      	mov	r2, r0
 8003472:	693b      	ldr	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	2b02      	cmp	r3, #2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e20e      	b.n	800389c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800347e:	4b22      	ldr	r3, [pc, #136]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003486:	2b00      	cmp	r3, #0
 8003488:	d1f0      	bne.n	800346c <HAL_RCC_OscConfig+0x1e0>
 800348a:	e000      	b.n	800348e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800348c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	f003 0308 	and.w	r3, r3, #8
 8003496:	2b00      	cmp	r3, #0
 8003498:	d041      	beq.n	800351e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d01c      	beq.n	80034dc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034a2:	4b19      	ldr	r3, [pc, #100]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80034a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034a8:	4a17      	ldr	r2, [pc, #92]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80034aa:	f043 0301 	orr.w	r3, r3, #1
 80034ae:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034b2:	f7fd fd91 	bl	8000fd8 <HAL_GetTick>
 80034b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034b8:	e008      	b.n	80034cc <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034ba:	f7fd fd8d 	bl	8000fd8 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	2b02      	cmp	r3, #2
 80034c6:	d901      	bls.n	80034cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80034c8:	2303      	movs	r3, #3
 80034ca:	e1e7      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80034cc:	4b0e      	ldr	r3, [pc, #56]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80034ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034d2:	f003 0302 	and.w	r3, r3, #2
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0ef      	beq.n	80034ba <HAL_RCC_OscConfig+0x22e>
 80034da:	e020      	b.n	800351e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80034dc:	4b0a      	ldr	r3, [pc, #40]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80034de:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034e2:	4a09      	ldr	r2, [pc, #36]	@ (8003508 <HAL_RCC_OscConfig+0x27c>)
 80034e4:	f023 0301 	bic.w	r3, r3, #1
 80034e8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034ec:	f7fd fd74 	bl	8000fd8 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80034f2:	e00d      	b.n	8003510 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f4:	f7fd fd70 	bl	8000fd8 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d906      	bls.n	8003510 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e1ca      	b.n	800389c <HAL_RCC_OscConfig+0x610>
 8003506:	bf00      	nop
 8003508:	40021000 	.word	0x40021000
 800350c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003510:	4b8c      	ldr	r3, [pc, #560]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003512:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003516:	f003 0302 	and.w	r3, r3, #2
 800351a:	2b00      	cmp	r3, #0
 800351c:	d1ea      	bne.n	80034f4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f003 0304 	and.w	r3, r3, #4
 8003526:	2b00      	cmp	r3, #0
 8003528:	f000 80a6 	beq.w	8003678 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800352c:	2300      	movs	r3, #0
 800352e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003530:	4b84      	ldr	r3, [pc, #528]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003532:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003534:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d101      	bne.n	8003540 <HAL_RCC_OscConfig+0x2b4>
 800353c:	2301      	movs	r3, #1
 800353e:	e000      	b.n	8003542 <HAL_RCC_OscConfig+0x2b6>
 8003540:	2300      	movs	r3, #0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d00d      	beq.n	8003562 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003546:	4b7f      	ldr	r3, [pc, #508]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354a:	4a7e      	ldr	r2, [pc, #504]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 800354c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003550:	6593      	str	r3, [r2, #88]	@ 0x58
 8003552:	4b7c      	ldr	r3, [pc, #496]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003554:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800355a:	60fb      	str	r3, [r7, #12]
 800355c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800355e:	2301      	movs	r3, #1
 8003560:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003562:	4b79      	ldr	r3, [pc, #484]	@ (8003748 <HAL_RCC_OscConfig+0x4bc>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800356a:	2b00      	cmp	r3, #0
 800356c:	d118      	bne.n	80035a0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800356e:	4b76      	ldr	r3, [pc, #472]	@ (8003748 <HAL_RCC_OscConfig+0x4bc>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	4a75      	ldr	r2, [pc, #468]	@ (8003748 <HAL_RCC_OscConfig+0x4bc>)
 8003574:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003578:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800357a:	f7fd fd2d 	bl	8000fd8 <HAL_GetTick>
 800357e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003580:	e008      	b.n	8003594 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003582:	f7fd fd29 	bl	8000fd8 <HAL_GetTick>
 8003586:	4602      	mov	r2, r0
 8003588:	693b      	ldr	r3, [r7, #16]
 800358a:	1ad3      	subs	r3, r2, r3
 800358c:	2b02      	cmp	r3, #2
 800358e:	d901      	bls.n	8003594 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8003590:	2303      	movs	r3, #3
 8003592:	e183      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003594:	4b6c      	ldr	r3, [pc, #432]	@ (8003748 <HAL_RCC_OscConfig+0x4bc>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800359c:	2b00      	cmp	r3, #0
 800359e:	d0f0      	beq.n	8003582 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	689b      	ldr	r3, [r3, #8]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d108      	bne.n	80035ba <HAL_RCC_OscConfig+0x32e>
 80035a8:	4b66      	ldr	r3, [pc, #408]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ae:	4a65      	ldr	r2, [pc, #404]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035b0:	f043 0301 	orr.w	r3, r3, #1
 80035b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035b8:	e024      	b.n	8003604 <HAL_RCC_OscConfig+0x378>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	2b05      	cmp	r3, #5
 80035c0:	d110      	bne.n	80035e4 <HAL_RCC_OscConfig+0x358>
 80035c2:	4b60      	ldr	r3, [pc, #384]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035c8:	4a5e      	ldr	r2, [pc, #376]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035ca:	f043 0304 	orr.w	r3, r3, #4
 80035ce:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035d2:	4b5c      	ldr	r3, [pc, #368]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035d8:	4a5a      	ldr	r2, [pc, #360]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035da:	f043 0301 	orr.w	r3, r3, #1
 80035de:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035e2:	e00f      	b.n	8003604 <HAL_RCC_OscConfig+0x378>
 80035e4:	4b57      	ldr	r3, [pc, #348]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ea:	4a56      	ldr	r2, [pc, #344]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035ec:	f023 0301 	bic.w	r3, r3, #1
 80035f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80035f4:	4b53      	ldr	r3, [pc, #332]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035fa:	4a52      	ldr	r2, [pc, #328]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80035fc:	f023 0304 	bic.w	r3, r3, #4
 8003600:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d016      	beq.n	800363a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800360c:	f7fd fce4 	bl	8000fd8 <HAL_GetTick>
 8003610:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003612:	e00a      	b.n	800362a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003614:	f7fd fce0 	bl	8000fd8 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003622:	4293      	cmp	r3, r2
 8003624:	d901      	bls.n	800362a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e138      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800362a:	4b46      	ldr	r3, [pc, #280]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 800362c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003630:	f003 0302 	and.w	r3, r3, #2
 8003634:	2b00      	cmp	r3, #0
 8003636:	d0ed      	beq.n	8003614 <HAL_RCC_OscConfig+0x388>
 8003638:	e015      	b.n	8003666 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800363a:	f7fd fccd 	bl	8000fd8 <HAL_GetTick>
 800363e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003640:	e00a      	b.n	8003658 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003642:	f7fd fcc9 	bl	8000fd8 <HAL_GetTick>
 8003646:	4602      	mov	r2, r0
 8003648:	693b      	ldr	r3, [r7, #16]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003650:	4293      	cmp	r3, r2
 8003652:	d901      	bls.n	8003658 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003654:	2303      	movs	r3, #3
 8003656:	e121      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003658:	4b3a      	ldr	r3, [pc, #232]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 800365a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1ed      	bne.n	8003642 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003666:	7ffb      	ldrb	r3, [r7, #31]
 8003668:	2b01      	cmp	r3, #1
 800366a:	d105      	bne.n	8003678 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800366c:	4b35      	ldr	r3, [pc, #212]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 800366e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003670:	4a34      	ldr	r2, [pc, #208]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003672:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003676:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0320 	and.w	r3, r3, #32
 8003680:	2b00      	cmp	r3, #0
 8003682:	d03c      	beq.n	80036fe <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	699b      	ldr	r3, [r3, #24]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d01c      	beq.n	80036c6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800368c:	4b2d      	ldr	r3, [pc, #180]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 800368e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003692:	4a2c      	ldr	r2, [pc, #176]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003694:	f043 0301 	orr.w	r3, r3, #1
 8003698:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800369c:	f7fd fc9c 	bl	8000fd8 <HAL_GetTick>
 80036a0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036a2:	e008      	b.n	80036b6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036a4:	f7fd fc98 	bl	8000fd8 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b02      	cmp	r3, #2
 80036b0:	d901      	bls.n	80036b6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80036b2:	2303      	movs	r3, #3
 80036b4:	e0f2      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80036b6:	4b23      	ldr	r3, [pc, #140]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80036b8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d0ef      	beq.n	80036a4 <HAL_RCC_OscConfig+0x418>
 80036c4:	e01b      	b.n	80036fe <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80036c6:	4b1f      	ldr	r3, [pc, #124]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80036c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036cc:	4a1d      	ldr	r2, [pc, #116]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80036ce:	f023 0301 	bic.w	r3, r3, #1
 80036d2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036d6:	f7fd fc7f 	bl	8000fd8 <HAL_GetTick>
 80036da:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036dc:	e008      	b.n	80036f0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80036de:	f7fd fc7b 	bl	8000fd8 <HAL_GetTick>
 80036e2:	4602      	mov	r2, r0
 80036e4:	693b      	ldr	r3, [r7, #16]
 80036e6:	1ad3      	subs	r3, r2, r3
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d901      	bls.n	80036f0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80036ec:	2303      	movs	r3, #3
 80036ee:	e0d5      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80036f0:	4b14      	ldr	r3, [pc, #80]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 80036f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80036f6:	f003 0302 	and.w	r3, r3, #2
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d1ef      	bne.n	80036de <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
 8003702:	2b00      	cmp	r3, #0
 8003704:	f000 80c9 	beq.w	800389a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003708:	4b0e      	ldr	r3, [pc, #56]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	f003 030c 	and.w	r3, r3, #12
 8003710:	2b0c      	cmp	r3, #12
 8003712:	f000 8083 	beq.w	800381c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	69db      	ldr	r3, [r3, #28]
 800371a:	2b02      	cmp	r3, #2
 800371c:	d15e      	bne.n	80037dc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800371e:	4b09      	ldr	r3, [pc, #36]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4a08      	ldr	r2, [pc, #32]	@ (8003744 <HAL_RCC_OscConfig+0x4b8>)
 8003724:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003728:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800372a:	f7fd fc55 	bl	8000fd8 <HAL_GetTick>
 800372e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003730:	e00c      	b.n	800374c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003732:	f7fd fc51 	bl	8000fd8 <HAL_GetTick>
 8003736:	4602      	mov	r2, r0
 8003738:	693b      	ldr	r3, [r7, #16]
 800373a:	1ad3      	subs	r3, r2, r3
 800373c:	2b02      	cmp	r3, #2
 800373e:	d905      	bls.n	800374c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003740:	2303      	movs	r3, #3
 8003742:	e0ab      	b.n	800389c <HAL_RCC_OscConfig+0x610>
 8003744:	40021000 	.word	0x40021000
 8003748:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800374c:	4b55      	ldr	r3, [pc, #340]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003754:	2b00      	cmp	r3, #0
 8003756:	d1ec      	bne.n	8003732 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003758:	4b52      	ldr	r3, [pc, #328]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 800375a:	68da      	ldr	r2, [r3, #12]
 800375c:	4b52      	ldr	r3, [pc, #328]	@ (80038a8 <HAL_RCC_OscConfig+0x61c>)
 800375e:	4013      	ands	r3, r2
 8003760:	687a      	ldr	r2, [r7, #4]
 8003762:	6a11      	ldr	r1, [r2, #32]
 8003764:	687a      	ldr	r2, [r7, #4]
 8003766:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003768:	3a01      	subs	r2, #1
 800376a:	0112      	lsls	r2, r2, #4
 800376c:	4311      	orrs	r1, r2
 800376e:	687a      	ldr	r2, [r7, #4]
 8003770:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003772:	0212      	lsls	r2, r2, #8
 8003774:	4311      	orrs	r1, r2
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800377a:	0852      	lsrs	r2, r2, #1
 800377c:	3a01      	subs	r2, #1
 800377e:	0552      	lsls	r2, r2, #21
 8003780:	4311      	orrs	r1, r2
 8003782:	687a      	ldr	r2, [r7, #4]
 8003784:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003786:	0852      	lsrs	r2, r2, #1
 8003788:	3a01      	subs	r2, #1
 800378a:	0652      	lsls	r2, r2, #25
 800378c:	4311      	orrs	r1, r2
 800378e:	687a      	ldr	r2, [r7, #4]
 8003790:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003792:	06d2      	lsls	r2, r2, #27
 8003794:	430a      	orrs	r2, r1
 8003796:	4943      	ldr	r1, [pc, #268]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 8003798:	4313      	orrs	r3, r2
 800379a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800379c:	4b41      	ldr	r3, [pc, #260]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a40      	ldr	r2, [pc, #256]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 80037a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037a6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80037a8:	4b3e      	ldr	r3, [pc, #248]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	4a3d      	ldr	r2, [pc, #244]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 80037ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80037b2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b4:	f7fd fc10 	bl	8000fd8 <HAL_GetTick>
 80037b8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ba:	e008      	b.n	80037ce <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037bc:	f7fd fc0c 	bl	8000fd8 <HAL_GetTick>
 80037c0:	4602      	mov	r2, r0
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	1ad3      	subs	r3, r2, r3
 80037c6:	2b02      	cmp	r3, #2
 80037c8:	d901      	bls.n	80037ce <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80037ca:	2303      	movs	r3, #3
 80037cc:	e066      	b.n	800389c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80037ce:	4b35      	ldr	r3, [pc, #212]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d0f0      	beq.n	80037bc <HAL_RCC_OscConfig+0x530>
 80037da:	e05e      	b.n	800389a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037dc:	4b31      	ldr	r3, [pc, #196]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	4a30      	ldr	r2, [pc, #192]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 80037e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80037e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e8:	f7fd fbf6 	bl	8000fd8 <HAL_GetTick>
 80037ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80037ee:	e008      	b.n	8003802 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037f0:	f7fd fbf2 	bl	8000fd8 <HAL_GetTick>
 80037f4:	4602      	mov	r2, r0
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	1ad3      	subs	r3, r2, r3
 80037fa:	2b02      	cmp	r3, #2
 80037fc:	d901      	bls.n	8003802 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 80037fe:	2303      	movs	r3, #3
 8003800:	e04c      	b.n	800389c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003802:	4b28      	ldr	r3, [pc, #160]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800380a:	2b00      	cmp	r3, #0
 800380c:	d1f0      	bne.n	80037f0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800380e:	4b25      	ldr	r3, [pc, #148]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 8003810:	68da      	ldr	r2, [r3, #12]
 8003812:	4924      	ldr	r1, [pc, #144]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 8003814:	4b25      	ldr	r3, [pc, #148]	@ (80038ac <HAL_RCC_OscConfig+0x620>)
 8003816:	4013      	ands	r3, r2
 8003818:	60cb      	str	r3, [r1, #12]
 800381a:	e03e      	b.n	800389a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	69db      	ldr	r3, [r3, #28]
 8003820:	2b01      	cmp	r3, #1
 8003822:	d101      	bne.n	8003828 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003824:	2301      	movs	r3, #1
 8003826:	e039      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003828:	4b1e      	ldr	r3, [pc, #120]	@ (80038a4 <HAL_RCC_OscConfig+0x618>)
 800382a:	68db      	ldr	r3, [r3, #12]
 800382c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f003 0203 	and.w	r2, r3, #3
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	429a      	cmp	r2, r3
 800383a:	d12c      	bne.n	8003896 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800383c:	697b      	ldr	r3, [r7, #20]
 800383e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003846:	3b01      	subs	r3, #1
 8003848:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800384a:	429a      	cmp	r2, r3
 800384c:	d123      	bne.n	8003896 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800384e:	697b      	ldr	r3, [r7, #20]
 8003850:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003858:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800385a:	429a      	cmp	r2, r3
 800385c:	d11b      	bne.n	8003896 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800385e:	697b      	ldr	r3, [r7, #20]
 8003860:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003868:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800386a:	429a      	cmp	r2, r3
 800386c:	d113      	bne.n	8003896 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003878:	085b      	lsrs	r3, r3, #1
 800387a:	3b01      	subs	r3, #1
 800387c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800387e:	429a      	cmp	r2, r3
 8003880:	d109      	bne.n	8003896 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800388c:	085b      	lsrs	r3, r3, #1
 800388e:	3b01      	subs	r3, #1
 8003890:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003892:	429a      	cmp	r2, r3
 8003894:	d001      	beq.n	800389a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e000      	b.n	800389c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800389a:	2300      	movs	r3, #0
}
 800389c:	4618      	mov	r0, r3
 800389e:	3720      	adds	r7, #32
 80038a0:	46bd      	mov	sp, r7
 80038a2:	bd80      	pop	{r7, pc}
 80038a4:	40021000 	.word	0x40021000
 80038a8:	019f800c 	.word	0x019f800c
 80038ac:	feeefffc 	.word	0xfeeefffc

080038b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	b086      	sub	sp, #24
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80038ba:	2300      	movs	r3, #0
 80038bc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e11e      	b.n	8003b06 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038c8:	4b91      	ldr	r3, [pc, #580]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 030f 	and.w	r3, r3, #15
 80038d0:	683a      	ldr	r2, [r7, #0]
 80038d2:	429a      	cmp	r2, r3
 80038d4:	d910      	bls.n	80038f8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038d6:	4b8e      	ldr	r3, [pc, #568]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	f023 020f 	bic.w	r2, r3, #15
 80038de:	498c      	ldr	r1, [pc, #560]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	4313      	orrs	r3, r2
 80038e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e6:	4b8a      	ldr	r3, [pc, #552]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 030f 	and.w	r3, r3, #15
 80038ee:	683a      	ldr	r2, [r7, #0]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d001      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	e106      	b.n	8003b06 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 0301 	and.w	r3, r3, #1
 8003900:	2b00      	cmp	r3, #0
 8003902:	d073      	beq.n	80039ec <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685b      	ldr	r3, [r3, #4]
 8003908:	2b03      	cmp	r3, #3
 800390a:	d129      	bne.n	8003960 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800390c:	4b81      	ldr	r3, [pc, #516]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003914:	2b00      	cmp	r3, #0
 8003916:	d101      	bne.n	800391c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003918:	2301      	movs	r3, #1
 800391a:	e0f4      	b.n	8003b06 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800391c:	f000 f99e 	bl	8003c5c <RCC_GetSysClockFreqFromPLLSource>
 8003920:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	4a7c      	ldr	r2, [pc, #496]	@ (8003b18 <HAL_RCC_ClockConfig+0x268>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d93f      	bls.n	80039aa <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800392a:	4b7a      	ldr	r3, [pc, #488]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003932:	2b00      	cmp	r3, #0
 8003934:	d009      	beq.n	800394a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800393e:	2b00      	cmp	r3, #0
 8003940:	d033      	beq.n	80039aa <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003946:	2b00      	cmp	r3, #0
 8003948:	d12f      	bne.n	80039aa <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800394a:	4b72      	ldr	r3, [pc, #456]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003952:	4a70      	ldr	r2, [pc, #448]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003954:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003958:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800395a:	2380      	movs	r3, #128	@ 0x80
 800395c:	617b      	str	r3, [r7, #20]
 800395e:	e024      	b.n	80039aa <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	2b02      	cmp	r3, #2
 8003966:	d107      	bne.n	8003978 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003968:	4b6a      	ldr	r3, [pc, #424]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d109      	bne.n	8003988 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003974:	2301      	movs	r3, #1
 8003976:	e0c6      	b.n	8003b06 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003978:	4b66      	ldr	r3, [pc, #408]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	e0be      	b.n	8003b06 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003988:	f000 f8ce 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 800398c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800398e:	693b      	ldr	r3, [r7, #16]
 8003990:	4a61      	ldr	r2, [pc, #388]	@ (8003b18 <HAL_RCC_ClockConfig+0x268>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d909      	bls.n	80039aa <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003996:	4b5f      	ldr	r3, [pc, #380]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800399e:	4a5d      	ldr	r2, [pc, #372]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 80039a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80039a4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80039a6:	2380      	movs	r3, #128	@ 0x80
 80039a8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80039aa:	4b5a      	ldr	r3, [pc, #360]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 80039ac:	689b      	ldr	r3, [r3, #8]
 80039ae:	f023 0203 	bic.w	r2, r3, #3
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	4957      	ldr	r1, [pc, #348]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 80039b8:	4313      	orrs	r3, r2
 80039ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80039bc:	f7fd fb0c 	bl	8000fd8 <HAL_GetTick>
 80039c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039c2:	e00a      	b.n	80039da <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c4:	f7fd fb08 	bl	8000fd8 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d901      	bls.n	80039da <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80039d6:	2303      	movs	r3, #3
 80039d8:	e095      	b.n	8003b06 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039da:	4b4e      	ldr	r3, [pc, #312]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	f003 020c 	and.w	r2, r3, #12
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	685b      	ldr	r3, [r3, #4]
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	429a      	cmp	r2, r3
 80039ea:	d1eb      	bne.n	80039c4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f003 0302 	and.w	r3, r3, #2
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d023      	beq.n	8003a40 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d005      	beq.n	8003a10 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a04:	4b43      	ldr	r3, [pc, #268]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	4a42      	ldr	r2, [pc, #264]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a0a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a0e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f003 0308 	and.w	r3, r3, #8
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d007      	beq.n	8003a2c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a1e:	689b      	ldr	r3, [r3, #8]
 8003a20:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003a24:	4a3b      	ldr	r2, [pc, #236]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a26:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003a2a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003a2c:	4b39      	ldr	r3, [pc, #228]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	4936      	ldr	r1, [pc, #216]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a3a:	4313      	orrs	r3, r2
 8003a3c:	608b      	str	r3, [r1, #8]
 8003a3e:	e008      	b.n	8003a52 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	2b80      	cmp	r3, #128	@ 0x80
 8003a44:	d105      	bne.n	8003a52 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003a46:	4b33      	ldr	r3, [pc, #204]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	4a32      	ldr	r2, [pc, #200]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003a4c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003a50:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003a52:	4b2f      	ldr	r3, [pc, #188]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f003 030f 	and.w	r3, r3, #15
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	429a      	cmp	r2, r3
 8003a5e:	d21d      	bcs.n	8003a9c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a60:	4b2b      	ldr	r3, [pc, #172]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f023 020f 	bic.w	r2, r3, #15
 8003a68:	4929      	ldr	r1, [pc, #164]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003a70:	f7fd fab2 	bl	8000fd8 <HAL_GetTick>
 8003a74:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a76:	e00a      	b.n	8003a8e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003a78:	f7fd faae 	bl	8000fd8 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d901      	bls.n	8003a8e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	e03b      	b.n	8003b06 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a8e:	4b20      	ldr	r3, [pc, #128]	@ (8003b10 <HAL_RCC_ClockConfig+0x260>)
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	f003 030f 	and.w	r3, r3, #15
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	429a      	cmp	r2, r3
 8003a9a:	d1ed      	bne.n	8003a78 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f003 0304 	and.w	r3, r3, #4
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d008      	beq.n	8003aba <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003aa8:	4b1a      	ldr	r3, [pc, #104]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003aaa:	689b      	ldr	r3, [r3, #8]
 8003aac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
 8003ab4:	4917      	ldr	r1, [pc, #92]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003ab6:	4313      	orrs	r3, r2
 8003ab8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d009      	beq.n	8003ada <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ac6:	4b13      	ldr	r3, [pc, #76]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	00db      	lsls	r3, r3, #3
 8003ad4:	490f      	ldr	r1, [pc, #60]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003ada:	f000 f825 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 8003ade:	4602      	mov	r2, r0
 8003ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8003b14 <HAL_RCC_ClockConfig+0x264>)
 8003ae2:	689b      	ldr	r3, [r3, #8]
 8003ae4:	091b      	lsrs	r3, r3, #4
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	490c      	ldr	r1, [pc, #48]	@ (8003b1c <HAL_RCC_ClockConfig+0x26c>)
 8003aec:	5ccb      	ldrb	r3, [r1, r3]
 8003aee:	f003 031f 	and.w	r3, r3, #31
 8003af2:	fa22 f303 	lsr.w	r3, r2, r3
 8003af6:	4a0a      	ldr	r2, [pc, #40]	@ (8003b20 <HAL_RCC_ClockConfig+0x270>)
 8003af8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003afa:	4b0a      	ldr	r3, [pc, #40]	@ (8003b24 <HAL_RCC_ClockConfig+0x274>)
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4618      	mov	r0, r3
 8003b00:	f7fd fa1e 	bl	8000f40 <HAL_InitTick>
 8003b04:	4603      	mov	r3, r0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3718      	adds	r7, #24
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	40022000 	.word	0x40022000
 8003b14:	40021000 	.word	0x40021000
 8003b18:	04c4b400 	.word	0x04c4b400
 8003b1c:	080064b0 	.word	0x080064b0
 8003b20:	20000000 	.word	0x20000000
 8003b24:	20000004 	.word	0x20000004

08003b28 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b087      	sub	sp, #28
 8003b2c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003b2e:	4b2c      	ldr	r3, [pc, #176]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 030c 	and.w	r3, r3, #12
 8003b36:	2b04      	cmp	r3, #4
 8003b38:	d102      	bne.n	8003b40 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003b3a:	4b2a      	ldr	r3, [pc, #168]	@ (8003be4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b3c:	613b      	str	r3, [r7, #16]
 8003b3e:	e047      	b.n	8003bd0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003b40:	4b27      	ldr	r3, [pc, #156]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b42:	689b      	ldr	r3, [r3, #8]
 8003b44:	f003 030c 	and.w	r3, r3, #12
 8003b48:	2b08      	cmp	r3, #8
 8003b4a:	d102      	bne.n	8003b52 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003b4c:	4b26      	ldr	r3, [pc, #152]	@ (8003be8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b4e:	613b      	str	r3, [r7, #16]
 8003b50:	e03e      	b.n	8003bd0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003b52:	4b23      	ldr	r3, [pc, #140]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b54:	689b      	ldr	r3, [r3, #8]
 8003b56:	f003 030c 	and.w	r3, r3, #12
 8003b5a:	2b0c      	cmp	r3, #12
 8003b5c:	d136      	bne.n	8003bcc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003b5e:	4b20      	ldr	r3, [pc, #128]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	f003 0303 	and.w	r3, r3, #3
 8003b66:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003b68:	4b1d      	ldr	r3, [pc, #116]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	091b      	lsrs	r3, r3, #4
 8003b6e:	f003 030f 	and.w	r3, r3, #15
 8003b72:	3301      	adds	r3, #1
 8003b74:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	2b03      	cmp	r3, #3
 8003b7a:	d10c      	bne.n	8003b96 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b7c:	4a1a      	ldr	r2, [pc, #104]	@ (8003be8 <HAL_RCC_GetSysClockFreq+0xc0>)
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b84:	4a16      	ldr	r2, [pc, #88]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b86:	68d2      	ldr	r2, [r2, #12]
 8003b88:	0a12      	lsrs	r2, r2, #8
 8003b8a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003b8e:	fb02 f303 	mul.w	r3, r2, r3
 8003b92:	617b      	str	r3, [r7, #20]
      break;
 8003b94:	e00c      	b.n	8003bb0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003b96:	4a13      	ldr	r2, [pc, #76]	@ (8003be4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003b98:	68bb      	ldr	r3, [r7, #8]
 8003b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9e:	4a10      	ldr	r2, [pc, #64]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003ba0:	68d2      	ldr	r2, [r2, #12]
 8003ba2:	0a12      	lsrs	r2, r2, #8
 8003ba4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003ba8:	fb02 f303 	mul.w	r3, r2, r3
 8003bac:	617b      	str	r3, [r7, #20]
      break;
 8003bae:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003bb0:	4b0b      	ldr	r3, [pc, #44]	@ (8003be0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003bb2:	68db      	ldr	r3, [r3, #12]
 8003bb4:	0e5b      	lsrs	r3, r3, #25
 8003bb6:	f003 0303 	and.w	r3, r3, #3
 8003bba:	3301      	adds	r3, #1
 8003bbc:	005b      	lsls	r3, r3, #1
 8003bbe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003bc0:	697a      	ldr	r2, [r7, #20]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc8:	613b      	str	r3, [r7, #16]
 8003bca:	e001      	b.n	8003bd0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003bcc:	2300      	movs	r3, #0
 8003bce:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003bd0:	693b      	ldr	r3, [r7, #16]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	371c      	adds	r7, #28
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	40021000 	.word	0x40021000
 8003be4:	00f42400 	.word	0x00f42400
 8003be8:	016e3600 	.word	0x016e3600

08003bec <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bf0:	4b03      	ldr	r3, [pc, #12]	@ (8003c00 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	46bd      	mov	sp, r7
 8003bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfc:	4770      	bx	lr
 8003bfe:	bf00      	nop
 8003c00:	20000000 	.word	0x20000000

08003c04 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003c08:	f7ff fff0 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c0c:	4602      	mov	r2, r0
 8003c0e:	4b06      	ldr	r3, [pc, #24]	@ (8003c28 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	0a1b      	lsrs	r3, r3, #8
 8003c14:	f003 0307 	and.w	r3, r3, #7
 8003c18:	4904      	ldr	r1, [pc, #16]	@ (8003c2c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003c1a:	5ccb      	ldrb	r3, [r1, r3]
 8003c1c:	f003 031f 	and.w	r3, r3, #31
 8003c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	bd80      	pop	{r7, pc}
 8003c28:	40021000 	.word	0x40021000
 8003c2c:	080064c0 	.word	0x080064c0

08003c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003c34:	f7ff ffda 	bl	8003bec <HAL_RCC_GetHCLKFreq>
 8003c38:	4602      	mov	r2, r0
 8003c3a:	4b06      	ldr	r3, [pc, #24]	@ (8003c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	0adb      	lsrs	r3, r3, #11
 8003c40:	f003 0307 	and.w	r3, r3, #7
 8003c44:	4904      	ldr	r1, [pc, #16]	@ (8003c58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003c46:	5ccb      	ldrb	r3, [r1, r3]
 8003c48:	f003 031f 	and.w	r3, r3, #31
 8003c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	40021000 	.word	0x40021000
 8003c58:	080064c0 	.word	0x080064c0

08003c5c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b087      	sub	sp, #28
 8003c60:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003c62:	4b1e      	ldr	r3, [pc, #120]	@ (8003cdc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c64:	68db      	ldr	r3, [r3, #12]
 8003c66:	f003 0303 	and.w	r3, r3, #3
 8003c6a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003c6c:	4b1b      	ldr	r3, [pc, #108]	@ (8003cdc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	091b      	lsrs	r3, r3, #4
 8003c72:	f003 030f 	and.w	r3, r3, #15
 8003c76:	3301      	adds	r3, #1
 8003c78:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	2b03      	cmp	r3, #3
 8003c7e:	d10c      	bne.n	8003c9a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c80:	4a17      	ldr	r2, [pc, #92]	@ (8003ce0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c88:	4a14      	ldr	r2, [pc, #80]	@ (8003cdc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003c8a:	68d2      	ldr	r2, [r2, #12]
 8003c8c:	0a12      	lsrs	r2, r2, #8
 8003c8e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003c92:	fb02 f303 	mul.w	r3, r2, r3
 8003c96:	617b      	str	r3, [r7, #20]
    break;
 8003c98:	e00c      	b.n	8003cb4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003c9a:	4a12      	ldr	r2, [pc, #72]	@ (8003ce4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ca2:	4a0e      	ldr	r2, [pc, #56]	@ (8003cdc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003ca4:	68d2      	ldr	r2, [r2, #12]
 8003ca6:	0a12      	lsrs	r2, r2, #8
 8003ca8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003cac:	fb02 f303 	mul.w	r3, r2, r3
 8003cb0:	617b      	str	r3, [r7, #20]
    break;
 8003cb2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003cb4:	4b09      	ldr	r3, [pc, #36]	@ (8003cdc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003cb6:	68db      	ldr	r3, [r3, #12]
 8003cb8:	0e5b      	lsrs	r3, r3, #25
 8003cba:	f003 0303 	and.w	r3, r3, #3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	005b      	lsls	r3, r3, #1
 8003cc2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003cc4:	697a      	ldr	r2, [r7, #20]
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ccc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8003cce:	687b      	ldr	r3, [r7, #4]
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	371c      	adds	r7, #28
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr
 8003cdc:	40021000 	.word	0x40021000
 8003ce0:	016e3600 	.word	0x016e3600
 8003ce4:	00f42400 	.word	0x00f42400

08003ce8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003ce8:	b580      	push	{r7, lr}
 8003cea:	b086      	sub	sp, #24
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	f000 8098 	beq.w	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003d06:	2300      	movs	r3, #0
 8003d08:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003d0a:	4b43      	ldr	r3, [pc, #268]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d10d      	bne.n	8003d32 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003d16:	4b40      	ldr	r3, [pc, #256]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d1a:	4a3f      	ldr	r2, [pc, #252]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d20:	6593      	str	r3, [r2, #88]	@ 0x58
 8003d22:	4b3d      	ldr	r3, [pc, #244]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d2a:	60bb      	str	r3, [r7, #8]
 8003d2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003d32:	4b3a      	ldr	r3, [pc, #232]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a39      	ldr	r2, [pc, #228]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003d3c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003d3e:	f7fd f94b 	bl	8000fd8 <HAL_GetTick>
 8003d42:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d44:	e009      	b.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d46:	f7fd f947 	bl	8000fd8 <HAL_GetTick>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	1ad3      	subs	r3, r2, r3
 8003d50:	2b02      	cmp	r3, #2
 8003d52:	d902      	bls.n	8003d5a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003d54:	2303      	movs	r3, #3
 8003d56:	74fb      	strb	r3, [r7, #19]
        break;
 8003d58:	e005      	b.n	8003d66 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003d5a:	4b30      	ldr	r3, [pc, #192]	@ (8003e1c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d0ef      	beq.n	8003d46 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003d66:	7cfb      	ldrb	r3, [r7, #19]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d159      	bne.n	8003e20 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003d6c:	4b2a      	ldr	r3, [pc, #168]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d72:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003d76:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003d78:	697b      	ldr	r3, [r7, #20]
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d01e      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d82:	697a      	ldr	r2, [r7, #20]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d019      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003d88:	4b23      	ldr	r3, [pc, #140]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d92:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003d94:	4b20      	ldr	r3, [pc, #128]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d9a:	4a1f      	ldr	r2, [pc, #124]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003da0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003da4:	4b1c      	ldr	r3, [pc, #112]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003da6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003daa:	4a1b      	ldr	r2, [pc, #108]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003db0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003db4:	4a18      	ldr	r2, [pc, #96]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003db6:	697b      	ldr	r3, [r7, #20]
 8003db8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	f003 0301 	and.w	r3, r3, #1
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d016      	beq.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003dc6:	f7fd f907 	bl	8000fd8 <HAL_GetTick>
 8003dca:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003dcc:	e00b      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003dce:	f7fd f903 	bl	8000fd8 <HAL_GetTick>
 8003dd2:	4602      	mov	r2, r0
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d902      	bls.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003de0:	2303      	movs	r3, #3
 8003de2:	74fb      	strb	r3, [r7, #19]
            break;
 8003de4:	e006      	b.n	8003df4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003de6:	4b0c      	ldr	r3, [pc, #48]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003de8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003dec:	f003 0302 	and.w	r3, r3, #2
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d0ec      	beq.n	8003dce <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003df4:	7cfb      	ldrb	r3, [r7, #19]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10b      	bne.n	8003e12 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003dfa:	4b07      	ldr	r3, [pc, #28]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003e00:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e08:	4903      	ldr	r1, [pc, #12]	@ (8003e18 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003e10:	e008      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003e12:	7cfb      	ldrb	r3, [r7, #19]
 8003e14:	74bb      	strb	r3, [r7, #18]
 8003e16:	e005      	b.n	8003e24 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003e18:	40021000 	.word	0x40021000
 8003e1c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e20:	7cfb      	ldrb	r3, [r7, #19]
 8003e22:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003e24:	7c7b      	ldrb	r3, [r7, #17]
 8003e26:	2b01      	cmp	r3, #1
 8003e28:	d105      	bne.n	8003e36 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003e2a:	4ba6      	ldr	r3, [pc, #664]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e2e:	4aa5      	ldr	r2, [pc, #660]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e34:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f003 0301 	and.w	r3, r3, #1
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d00a      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003e42:	4ba0      	ldr	r3, [pc, #640]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e48:	f023 0203 	bic.w	r2, r3, #3
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	499c      	ldr	r1, [pc, #624]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f003 0302 	and.w	r3, r3, #2
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d00a      	beq.n	8003e7a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003e64:	4b97      	ldr	r3, [pc, #604]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e6a:	f023 020c 	bic.w	r2, r3, #12
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	689b      	ldr	r3, [r3, #8]
 8003e72:	4994      	ldr	r1, [pc, #592]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e74:	4313      	orrs	r3, r2
 8003e76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	f003 0304 	and.w	r3, r3, #4
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d00a      	beq.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003e86:	4b8f      	ldr	r3, [pc, #572]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e8c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	68db      	ldr	r3, [r3, #12]
 8003e94:	498b      	ldr	r1, [pc, #556]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003e96:	4313      	orrs	r3, r2
 8003e98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0308 	and.w	r3, r3, #8
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d00a      	beq.n	8003ebe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ea8:	4b86      	ldr	r3, [pc, #536]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003eae:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	691b      	ldr	r3, [r3, #16]
 8003eb6:	4983      	ldr	r1, [pc, #524]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0320 	and.w	r3, r3, #32
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003eca:	4b7e      	ldr	r3, [pc, #504]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ecc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ed0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	695b      	ldr	r3, [r3, #20]
 8003ed8:	497a      	ldr	r1, [pc, #488]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eda:	4313      	orrs	r3, r2
 8003edc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d00a      	beq.n	8003f02 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003eec:	4b75      	ldr	r3, [pc, #468]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ef2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	699b      	ldr	r3, [r3, #24]
 8003efa:	4972      	ldr	r1, [pc, #456]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003efc:	4313      	orrs	r3, r2
 8003efe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d00a      	beq.n	8003f24 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003f0e:	4b6d      	ldr	r3, [pc, #436]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f14:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	69db      	ldr	r3, [r3, #28]
 8003f1c:	4969      	ldr	r1, [pc, #420]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d00a      	beq.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003f30:	4b64      	ldr	r3, [pc, #400]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f36:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6a1b      	ldr	r3, [r3, #32]
 8003f3e:	4961      	ldr	r1, [pc, #388]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f40:	4313      	orrs	r3, r2
 8003f42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00a      	beq.n	8003f68 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003f52:	4b5c      	ldr	r3, [pc, #368]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f58:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f60:	4958      	ldr	r1, [pc, #352]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f62:	4313      	orrs	r3, r2
 8003f64:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d015      	beq.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003f74:	4b53      	ldr	r3, [pc, #332]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003f7a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f82:	4950      	ldr	r1, [pc, #320]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f84:	4313      	orrs	r3, r2
 8003f86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f8e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f92:	d105      	bne.n	8003fa0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f94:	4b4b      	ldr	r3, [pc, #300]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	4a4a      	ldr	r2, [pc, #296]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003f9a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003f9e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d015      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003fac:	4b45      	ldr	r3, [pc, #276]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fb2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fba:	4942      	ldr	r1, [pc, #264]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fc6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003fca:	d105      	bne.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003fcc:	4b3d      	ldr	r3, [pc, #244]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	4a3c      	ldr	r2, [pc, #240]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003fd6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d015      	beq.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003fe4:	4b37      	ldr	r3, [pc, #220]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003fe6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003fea:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ff2:	4934      	ldr	r1, [pc, #208]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ffe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004002:	d105      	bne.n	8004010 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004004:	4b2f      	ldr	r3, [pc, #188]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	4a2e      	ldr	r2, [pc, #184]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800400a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800400e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004018:	2b00      	cmp	r3, #0
 800401a:	d015      	beq.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800401c:	4b29      	ldr	r3, [pc, #164]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800401e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004022:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800402a:	4926      	ldr	r1, [pc, #152]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800402c:	4313      	orrs	r3, r2
 800402e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004036:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800403a:	d105      	bne.n	8004048 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800403c:	4b21      	ldr	r3, [pc, #132]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	4a20      	ldr	r2, [pc, #128]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004042:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004046:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004050:	2b00      	cmp	r3, #0
 8004052:	d015      	beq.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004054:	4b1b      	ldr	r3, [pc, #108]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004056:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800405a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004062:	4918      	ldr	r1, [pc, #96]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004064:	4313      	orrs	r3, r2
 8004066:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800406e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004072:	d105      	bne.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004074:	4b13      	ldr	r3, [pc, #76]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	4a12      	ldr	r2, [pc, #72]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800407a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800407e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004088:	2b00      	cmp	r3, #0
 800408a:	d015      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800408c:	4b0d      	ldr	r3, [pc, #52]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800408e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004092:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800409a:	490a      	ldr	r1, [pc, #40]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800409c:	4313      	orrs	r3, r2
 800409e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80040a6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80040aa:	d105      	bne.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80040ac:	4b05      	ldr	r3, [pc, #20]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4a04      	ldr	r2, [pc, #16]	@ (80040c4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80040b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80040b8:	7cbb      	ldrb	r3, [r7, #18]
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3718      	adds	r7, #24
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40021000 	.word	0x40021000

080040c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d101      	bne.n	80040da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80040d6:	2301      	movs	r3, #1
 80040d8:	e049      	b.n	800416e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d106      	bne.n	80040f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	2200      	movs	r2, #0
 80040ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040ee:	6878      	ldr	r0, [r7, #4]
 80040f0:	f7fc fe22 	bl	8000d38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2202      	movs	r2, #2
 80040f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681a      	ldr	r2, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	3304      	adds	r3, #4
 8004104:	4619      	mov	r1, r3
 8004106:	4610      	mov	r0, r2
 8004108:	f000 f992 	bl	8004430 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2201      	movs	r2, #1
 8004120:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	2201      	movs	r2, #1
 8004128:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	2201      	movs	r2, #1
 8004130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	2201      	movs	r2, #1
 8004138:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}
	...

08004178 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004178:	b480      	push	{r7}
 800417a:	b085      	sub	sp, #20
 800417c:	af00      	add	r7, sp, #0
 800417e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004186:	b2db      	uxtb	r3, r3
 8004188:	2b01      	cmp	r3, #1
 800418a:	d001      	beq.n	8004190 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800418c:	2301      	movs	r3, #1
 800418e:	e042      	b.n	8004216 <HAL_TIM_Base_Start+0x9e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2202      	movs	r2, #2
 8004194:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	4a21      	ldr	r2, [pc, #132]	@ (8004224 <HAL_TIM_Base_Start+0xac>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d018      	beq.n	80041d4 <HAL_TIM_Base_Start+0x5c>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80041aa:	d013      	beq.n	80041d4 <HAL_TIM_Base_Start+0x5c>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	4a1d      	ldr	r2, [pc, #116]	@ (8004228 <HAL_TIM_Base_Start+0xb0>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d00e      	beq.n	80041d4 <HAL_TIM_Base_Start+0x5c>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a1c      	ldr	r2, [pc, #112]	@ (800422c <HAL_TIM_Base_Start+0xb4>)
 80041bc:	4293      	cmp	r3, r2
 80041be:	d009      	beq.n	80041d4 <HAL_TIM_Base_Start+0x5c>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a1a      	ldr	r2, [pc, #104]	@ (8004230 <HAL_TIM_Base_Start+0xb8>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d004      	beq.n	80041d4 <HAL_TIM_Base_Start+0x5c>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a19      	ldr	r2, [pc, #100]	@ (8004234 <HAL_TIM_Base_Start+0xbc>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d115      	bne.n	8004200 <HAL_TIM_Base_Start+0x88>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689a      	ldr	r2, [r3, #8]
 80041da:	4b17      	ldr	r3, [pc, #92]	@ (8004238 <HAL_TIM_Base_Start+0xc0>)
 80041dc:	4013      	ands	r3, r2
 80041de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2b06      	cmp	r3, #6
 80041e4:	d015      	beq.n	8004212 <HAL_TIM_Base_Start+0x9a>
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80041ec:	d011      	beq.n	8004212 <HAL_TIM_Base_Start+0x9a>
    {
      __HAL_TIM_ENABLE(htim);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681a      	ldr	r2, [r3, #0]
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	f042 0201 	orr.w	r2, r2, #1
 80041fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041fe:	e008      	b.n	8004212 <HAL_TIM_Base_Start+0x9a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	681a      	ldr	r2, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	f042 0201 	orr.w	r2, r2, #1
 800420e:	601a      	str	r2, [r3, #0]
 8004210:	e000      	b.n	8004214 <HAL_TIM_Base_Start+0x9c>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004212:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3714      	adds	r7, #20
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr
 8004222:	bf00      	nop
 8004224:	40012c00 	.word	0x40012c00
 8004228:	40000400 	.word	0x40000400
 800422c:	40000800 	.word	0x40000800
 8004230:	40013400 	.word	0x40013400
 8004234:	40014000 	.word	0x40014000
 8004238:	00010007 	.word	0x00010007

0800423c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b084      	sub	sp, #16
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
 8004244:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004246:	2300      	movs	r3, #0
 8004248:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_TIM_ConfigClockSource+0x1c>
 8004254:	2302      	movs	r3, #2
 8004256:	e0de      	b.n	8004416 <HAL_TIM_ConfigClockSource+0x1da>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2202      	movs	r2, #2
 8004264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	689b      	ldr	r3, [r3, #8]
 800426e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8004276:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800427a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004282:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	68ba      	ldr	r2, [r7, #8]
 800428a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a63      	ldr	r2, [pc, #396]	@ (8004420 <HAL_TIM_ConfigClockSource+0x1e4>)
 8004292:	4293      	cmp	r3, r2
 8004294:	f000 80a9 	beq.w	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004298:	4a61      	ldr	r2, [pc, #388]	@ (8004420 <HAL_TIM_ConfigClockSource+0x1e4>)
 800429a:	4293      	cmp	r3, r2
 800429c:	f200 80ae 	bhi.w	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 80042a0:	4a60      	ldr	r2, [pc, #384]	@ (8004424 <HAL_TIM_ConfigClockSource+0x1e8>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	f000 80a1 	beq.w	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 80042a8:	4a5e      	ldr	r2, [pc, #376]	@ (8004424 <HAL_TIM_ConfigClockSource+0x1e8>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	f200 80a6 	bhi.w	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 80042b0:	4a5d      	ldr	r2, [pc, #372]	@ (8004428 <HAL_TIM_ConfigClockSource+0x1ec>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	f000 8099 	beq.w	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 80042b8:	4a5b      	ldr	r2, [pc, #364]	@ (8004428 <HAL_TIM_ConfigClockSource+0x1ec>)
 80042ba:	4293      	cmp	r3, r2
 80042bc:	f200 809e 	bhi.w	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 80042c0:	4a5a      	ldr	r2, [pc, #360]	@ (800442c <HAL_TIM_ConfigClockSource+0x1f0>)
 80042c2:	4293      	cmp	r3, r2
 80042c4:	f000 8091 	beq.w	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 80042c8:	4a58      	ldr	r2, [pc, #352]	@ (800442c <HAL_TIM_ConfigClockSource+0x1f0>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	f200 8096 	bhi.w	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 80042d0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80042d4:	f000 8089 	beq.w	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 80042d8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 80042dc:	f200 808e 	bhi.w	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 80042e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042e4:	d03e      	beq.n	8004364 <HAL_TIM_ConfigClockSource+0x128>
 80042e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80042ea:	f200 8087 	bhi.w	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 80042ee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042f2:	f000 8086 	beq.w	8004402 <HAL_TIM_ConfigClockSource+0x1c6>
 80042f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042fa:	d87f      	bhi.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 80042fc:	2b70      	cmp	r3, #112	@ 0x70
 80042fe:	d01a      	beq.n	8004336 <HAL_TIM_ConfigClockSource+0xfa>
 8004300:	2b70      	cmp	r3, #112	@ 0x70
 8004302:	d87b      	bhi.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 8004304:	2b60      	cmp	r3, #96	@ 0x60
 8004306:	d050      	beq.n	80043aa <HAL_TIM_ConfigClockSource+0x16e>
 8004308:	2b60      	cmp	r3, #96	@ 0x60
 800430a:	d877      	bhi.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 800430c:	2b50      	cmp	r3, #80	@ 0x50
 800430e:	d03c      	beq.n	800438a <HAL_TIM_ConfigClockSource+0x14e>
 8004310:	2b50      	cmp	r3, #80	@ 0x50
 8004312:	d873      	bhi.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 8004314:	2b40      	cmp	r3, #64	@ 0x40
 8004316:	d058      	beq.n	80043ca <HAL_TIM_ConfigClockSource+0x18e>
 8004318:	2b40      	cmp	r3, #64	@ 0x40
 800431a:	d86f      	bhi.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 800431c:	2b30      	cmp	r3, #48	@ 0x30
 800431e:	d064      	beq.n	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004320:	2b30      	cmp	r3, #48	@ 0x30
 8004322:	d86b      	bhi.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 8004324:	2b20      	cmp	r3, #32
 8004326:	d060      	beq.n	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004328:	2b20      	cmp	r3, #32
 800432a:	d867      	bhi.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
 800432c:	2b00      	cmp	r3, #0
 800432e:	d05c      	beq.n	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004330:	2b10      	cmp	r3, #16
 8004332:	d05a      	beq.n	80043ea <HAL_TIM_ConfigClockSource+0x1ae>
 8004334:	e062      	b.n	80043fc <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800433a:	683b      	ldr	r3, [r7, #0]
 800433c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004346:	f000 f98b 	bl	8004660 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004358:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	609a      	str	r2, [r3, #8]
      break;
 8004362:	e04f      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004374:	f000 f974 	bl	8004660 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	689a      	ldr	r2, [r3, #8]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004386:	609a      	str	r2, [r3, #8]
      break;
 8004388:	e03c      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004396:	461a      	mov	r2, r3
 8004398:	f000 f8e6 	bl	8004568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2150      	movs	r1, #80	@ 0x50
 80043a2:	4618      	mov	r0, r3
 80043a4:	f000 f93f 	bl	8004626 <TIM_ITRx_SetConfig>
      break;
 80043a8:	e02c      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80043b6:	461a      	mov	r2, r3
 80043b8:	f000 f905 	bl	80045c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	2160      	movs	r1, #96	@ 0x60
 80043c2:	4618      	mov	r0, r3
 80043c4:	f000 f92f 	bl	8004626 <TIM_ITRx_SetConfig>
      break;
 80043c8:	e01c      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043d6:	461a      	mov	r2, r3
 80043d8:	f000 f8c6 	bl	8004568 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2140      	movs	r1, #64	@ 0x40
 80043e2:	4618      	mov	r0, r3
 80043e4:	f000 f91f 	bl	8004626 <TIM_ITRx_SetConfig>
      break;
 80043e8:	e00c      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681a      	ldr	r2, [r3, #0]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	4619      	mov	r1, r3
 80043f4:	4610      	mov	r0, r2
 80043f6:	f000 f916 	bl	8004626 <TIM_ITRx_SetConfig>
      break;
 80043fa:	e003      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 80043fc:	2301      	movs	r3, #1
 80043fe:	73fb      	strb	r3, [r7, #15]
      break;
 8004400:	e000      	b.n	8004404 <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 8004402:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	2200      	movs	r2, #0
 8004410:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004414:	7bfb      	ldrb	r3, [r7, #15]
}
 8004416:	4618      	mov	r0, r3
 8004418:	3710      	adds	r7, #16
 800441a:	46bd      	mov	sp, r7
 800441c:	bd80      	pop	{r7, pc}
 800441e:	bf00      	nop
 8004420:	00100070 	.word	0x00100070
 8004424:	00100040 	.word	0x00100040
 8004428:	00100030 	.word	0x00100030
 800442c:	00100020 	.word	0x00100020

08004430 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004430:	b480      	push	{r7}
 8004432:	b085      	sub	sp, #20
 8004434:	af00      	add	r7, sp, #0
 8004436:	6078      	str	r0, [r7, #4]
 8004438:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a42      	ldr	r2, [pc, #264]	@ (800454c <TIM_Base_SetConfig+0x11c>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d00f      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800444e:	d00b      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	4a3f      	ldr	r2, [pc, #252]	@ (8004550 <TIM_Base_SetConfig+0x120>)
 8004454:	4293      	cmp	r3, r2
 8004456:	d007      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	4a3e      	ldr	r2, [pc, #248]	@ (8004554 <TIM_Base_SetConfig+0x124>)
 800445c:	4293      	cmp	r3, r2
 800445e:	d003      	beq.n	8004468 <TIM_Base_SetConfig+0x38>
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	4a3d      	ldr	r2, [pc, #244]	@ (8004558 <TIM_Base_SetConfig+0x128>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d108      	bne.n	800447a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800446e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	68fa      	ldr	r2, [r7, #12]
 8004476:	4313      	orrs	r3, r2
 8004478:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a33      	ldr	r2, [pc, #204]	@ (800454c <TIM_Base_SetConfig+0x11c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d01b      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004488:	d017      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a30      	ldr	r2, [pc, #192]	@ (8004550 <TIM_Base_SetConfig+0x120>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d013      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a2f      	ldr	r2, [pc, #188]	@ (8004554 <TIM_Base_SetConfig+0x124>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d00f      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a2e      	ldr	r2, [pc, #184]	@ (8004558 <TIM_Base_SetConfig+0x128>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d00b      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a2d      	ldr	r2, [pc, #180]	@ (800455c <TIM_Base_SetConfig+0x12c>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d007      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a2c      	ldr	r2, [pc, #176]	@ (8004560 <TIM_Base_SetConfig+0x130>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d003      	beq.n	80044ba <TIM_Base_SetConfig+0x8a>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a2b      	ldr	r2, [pc, #172]	@ (8004564 <TIM_Base_SetConfig+0x134>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d108      	bne.n	80044cc <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	68fa      	ldr	r2, [r7, #12]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	695b      	ldr	r3, [r3, #20]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	68fa      	ldr	r2, [r7, #12]
 80044de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044e0:	683b      	ldr	r3, [r7, #0]
 80044e2:	689a      	ldr	r2, [r3, #8]
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a16      	ldr	r2, [pc, #88]	@ (800454c <TIM_Base_SetConfig+0x11c>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d00f      	beq.n	8004518 <TIM_Base_SetConfig+0xe8>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a17      	ldr	r2, [pc, #92]	@ (8004558 <TIM_Base_SetConfig+0x128>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d00b      	beq.n	8004518 <TIM_Base_SetConfig+0xe8>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a16      	ldr	r2, [pc, #88]	@ (800455c <TIM_Base_SetConfig+0x12c>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d007      	beq.n	8004518 <TIM_Base_SetConfig+0xe8>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4a15      	ldr	r2, [pc, #84]	@ (8004560 <TIM_Base_SetConfig+0x130>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d003      	beq.n	8004518 <TIM_Base_SetConfig+0xe8>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a14      	ldr	r2, [pc, #80]	@ (8004564 <TIM_Base_SetConfig+0x134>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d103      	bne.n	8004520 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	691a      	ldr	r2, [r3, #16]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	691b      	ldr	r3, [r3, #16]
 800452a:	f003 0301 	and.w	r3, r3, #1
 800452e:	2b01      	cmp	r3, #1
 8004530:	d105      	bne.n	800453e <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f023 0201 	bic.w	r2, r3, #1
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	611a      	str	r2, [r3, #16]
  }
}
 800453e:	bf00      	nop
 8004540:	3714      	adds	r7, #20
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	40012c00 	.word	0x40012c00
 8004550:	40000400 	.word	0x40000400
 8004554:	40000800 	.word	0x40000800
 8004558:	40013400 	.word	0x40013400
 800455c:	40014000 	.word	0x40014000
 8004560:	40014400 	.word	0x40014400
 8004564:	40014800 	.word	0x40014800

08004568 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004568:	b480      	push	{r7}
 800456a:	b087      	sub	sp, #28
 800456c:	af00      	add	r7, sp, #0
 800456e:	60f8      	str	r0, [r7, #12]
 8004570:	60b9      	str	r1, [r7, #8]
 8004572:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	6a1b      	ldr	r3, [r3, #32]
 8004578:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	6a1b      	ldr	r3, [r3, #32]
 800457e:	f023 0201 	bic.w	r2, r3, #1
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	699b      	ldr	r3, [r3, #24]
 800458a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004592:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	011b      	lsls	r3, r3, #4
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	4313      	orrs	r3, r2
 800459c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	f023 030a 	bic.w	r3, r3, #10
 80045a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045a6:	697a      	ldr	r2, [r7, #20]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	4313      	orrs	r3, r2
 80045ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	693a      	ldr	r2, [r7, #16]
 80045b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	621a      	str	r2, [r3, #32]
}
 80045ba:	bf00      	nop
 80045bc:	371c      	adds	r7, #28
 80045be:	46bd      	mov	sp, r7
 80045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c4:	4770      	bx	lr

080045c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045c6:	b480      	push	{r7}
 80045c8:	b087      	sub	sp, #28
 80045ca:	af00      	add	r7, sp, #0
 80045cc:	60f8      	str	r0, [r7, #12]
 80045ce:	60b9      	str	r1, [r7, #8]
 80045d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6a1b      	ldr	r3, [r3, #32]
 80045d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f023 0210 	bic.w	r2, r3, #16
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	699b      	ldr	r3, [r3, #24]
 80045e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	031b      	lsls	r3, r3, #12
 80045f6:	693a      	ldr	r2, [r7, #16]
 80045f8:	4313      	orrs	r3, r2
 80045fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004602:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004604:	68bb      	ldr	r3, [r7, #8]
 8004606:	011b      	lsls	r3, r3, #4
 8004608:	697a      	ldr	r2, [r7, #20]
 800460a:	4313      	orrs	r3, r2
 800460c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	693a      	ldr	r2, [r7, #16]
 8004612:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	697a      	ldr	r2, [r7, #20]
 8004618:	621a      	str	r2, [r3, #32]
}
 800461a:	bf00      	nop
 800461c:	371c      	adds	r7, #28
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004626:	b480      	push	{r7}
 8004628:	b085      	sub	sp, #20
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
 800462e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	689b      	ldr	r3, [r3, #8]
 8004634:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800463c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004640:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004642:	683a      	ldr	r2, [r7, #0]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	4313      	orrs	r3, r2
 8004648:	f043 0307 	orr.w	r3, r3, #7
 800464c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	68fa      	ldr	r2, [r7, #12]
 8004652:	609a      	str	r2, [r3, #8]
}
 8004654:	bf00      	nop
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004660:	b480      	push	{r7}
 8004662:	b087      	sub	sp, #28
 8004664:	af00      	add	r7, sp, #0
 8004666:	60f8      	str	r0, [r7, #12]
 8004668:	60b9      	str	r1, [r7, #8]
 800466a:	607a      	str	r2, [r7, #4]
 800466c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004674:	697b      	ldr	r3, [r7, #20]
 8004676:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800467a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800467c:	683b      	ldr	r3, [r7, #0]
 800467e:	021a      	lsls	r2, r3, #8
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	431a      	orrs	r2, r3
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	4313      	orrs	r3, r2
 8004688:	697a      	ldr	r2, [r7, #20]
 800468a:	4313      	orrs	r3, r2
 800468c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	697a      	ldr	r2, [r7, #20]
 8004692:	609a      	str	r2, [r3, #8]
}
 8004694:	bf00      	nop
 8004696:	371c      	adds	r7, #28
 8004698:	46bd      	mov	sp, r7
 800469a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800469e:	4770      	bx	lr

080046a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80046a0:	b480      	push	{r7}
 80046a2:	b085      	sub	sp, #20
 80046a4:	af00      	add	r7, sp, #0
 80046a6:	6078      	str	r0, [r7, #4]
 80046a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046b0:	2b01      	cmp	r3, #1
 80046b2:	d101      	bne.n	80046b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046b4:	2302      	movs	r3, #2
 80046b6:	e065      	b.n	8004784 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	689b      	ldr	r3, [r3, #8]
 80046d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	4a2c      	ldr	r2, [pc, #176]	@ (8004790 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d004      	beq.n	80046ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	4a2b      	ldr	r2, [pc, #172]	@ (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d108      	bne.n	80046fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80046f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	685b      	ldr	r3, [r3, #4]
 80046f8:	68fa      	ldr	r2, [r7, #12]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004704:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004708:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800470a:	683b      	ldr	r3, [r7, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	4313      	orrs	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a1b      	ldr	r2, [pc, #108]	@ (8004790 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d018      	beq.n	8004758 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800472e:	d013      	beq.n	8004758 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4a18      	ldr	r2, [pc, #96]	@ (8004798 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d00e      	beq.n	8004758 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	4a17      	ldr	r2, [pc, #92]	@ (800479c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004740:	4293      	cmp	r3, r2
 8004742:	d009      	beq.n	8004758 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	4a12      	ldr	r2, [pc, #72]	@ (8004794 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800474a:	4293      	cmp	r3, r2
 800474c:	d004      	beq.n	8004758 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	4a13      	ldr	r2, [pc, #76]	@ (80047a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004754:	4293      	cmp	r3, r2
 8004756:	d10c      	bne.n	8004772 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004758:	68bb      	ldr	r3, [r7, #8]
 800475a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800475e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	689b      	ldr	r3, [r3, #8]
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	4313      	orrs	r3, r2
 8004768:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2201      	movs	r2, #1
 8004776:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2200      	movs	r2, #0
 800477e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004782:	2300      	movs	r3, #0
}
 8004784:	4618      	mov	r0, r3
 8004786:	3714      	adds	r7, #20
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr
 8004790:	40012c00 	.word	0x40012c00
 8004794:	40013400 	.word	0x40013400
 8004798:	40000400 	.word	0x40000400
 800479c:	40000800 	.word	0x40000800
 80047a0:	40014000 	.word	0x40014000

080047a4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d101      	bne.n	80047b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e042      	b.n	800483c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d106      	bne.n	80047ce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047c8:	6878      	ldr	r0, [r7, #4]
 80047ca:	f7fc fb1f 	bl	8000e0c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2224      	movs	r2, #36	@ 0x24
 80047d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0201 	bic.w	r2, r2, #1
 80047e4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d002      	beq.n	80047f4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	f000 fb82 	bl	8004ef8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047f4:	6878      	ldr	r0, [r7, #4]
 80047f6:	f000 f8b3 	bl	8004960 <UART_SetConfig>
 80047fa:	4603      	mov	r3, r0
 80047fc:	2b01      	cmp	r3, #1
 80047fe:	d101      	bne.n	8004804 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004800:	2301      	movs	r3, #1
 8004802:	e01b      	b.n	800483c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	685a      	ldr	r2, [r3, #4]
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004812:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689a      	ldr	r2, [r3, #8]
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004822:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f000 fc01 	bl	800503c <UART_CheckIdleState>
 800483a:	4603      	mov	r3, r0
}
 800483c:	4618      	mov	r0, r3
 800483e:	3708      	adds	r7, #8
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}

08004844 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b08a      	sub	sp, #40	@ 0x28
 8004848:	af02      	add	r7, sp, #8
 800484a:	60f8      	str	r0, [r7, #12]
 800484c:	60b9      	str	r1, [r7, #8]
 800484e:	603b      	str	r3, [r7, #0]
 8004850:	4613      	mov	r3, r2
 8004852:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800485a:	2b20      	cmp	r3, #32
 800485c:	d17b      	bne.n	8004956 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	2b00      	cmp	r3, #0
 8004862:	d002      	beq.n	800486a <HAL_UART_Transmit+0x26>
 8004864:	88fb      	ldrh	r3, [r7, #6]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d101      	bne.n	800486e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800486a:	2301      	movs	r3, #1
 800486c:	e074      	b.n	8004958 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2221      	movs	r2, #33	@ 0x21
 800487a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800487e:	f7fc fbab 	bl	8000fd8 <HAL_GetTick>
 8004882:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	88fa      	ldrh	r2, [r7, #6]
 8004888:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	88fa      	ldrh	r2, [r7, #6]
 8004890:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800489c:	d108      	bne.n	80048b0 <HAL_UART_Transmit+0x6c>
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	691b      	ldr	r3, [r3, #16]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d104      	bne.n	80048b0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80048aa:	68bb      	ldr	r3, [r7, #8]
 80048ac:	61bb      	str	r3, [r7, #24]
 80048ae:	e003      	b.n	80048b8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80048b4:	2300      	movs	r3, #0
 80048b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048b8:	e030      	b.n	800491c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	9300      	str	r3, [sp, #0]
 80048be:	697b      	ldr	r3, [r7, #20]
 80048c0:	2200      	movs	r2, #0
 80048c2:	2180      	movs	r1, #128	@ 0x80
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f000 fc63 	bl	8005190 <UART_WaitOnFlagUntilTimeout>
 80048ca:	4603      	mov	r3, r0
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d005      	beq.n	80048dc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80048d8:	2303      	movs	r3, #3
 80048da:	e03d      	b.n	8004958 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10b      	bne.n	80048fa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	881b      	ldrh	r3, [r3, #0]
 80048e6:	461a      	mov	r2, r3
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048f0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80048f2:	69bb      	ldr	r3, [r7, #24]
 80048f4:	3302      	adds	r3, #2
 80048f6:	61bb      	str	r3, [r7, #24]
 80048f8:	e007      	b.n	800490a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048fa:	69fb      	ldr	r3, [r7, #28]
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004904:	69fb      	ldr	r3, [r7, #28]
 8004906:	3301      	adds	r3, #1
 8004908:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004910:	b29b      	uxth	r3, r3
 8004912:	3b01      	subs	r3, #1
 8004914:	b29a      	uxth	r2, r3
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004922:	b29b      	uxth	r3, r3
 8004924:	2b00      	cmp	r3, #0
 8004926:	d1c8      	bne.n	80048ba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	2200      	movs	r2, #0
 8004930:	2140      	movs	r1, #64	@ 0x40
 8004932:	68f8      	ldr	r0, [r7, #12]
 8004934:	f000 fc2c 	bl	8005190 <UART_WaitOnFlagUntilTimeout>
 8004938:	4603      	mov	r3, r0
 800493a:	2b00      	cmp	r3, #0
 800493c:	d005      	beq.n	800494a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2220      	movs	r2, #32
 8004942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8004946:	2303      	movs	r3, #3
 8004948:	e006      	b.n	8004958 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2220      	movs	r2, #32
 800494e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8004952:	2300      	movs	r3, #0
 8004954:	e000      	b.n	8004958 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8004956:	2302      	movs	r3, #2
  }
}
 8004958:	4618      	mov	r0, r3
 800495a:	3720      	adds	r7, #32
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004960:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004964:	b08c      	sub	sp, #48	@ 0x30
 8004966:	af00      	add	r7, sp, #0
 8004968:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800496a:	2300      	movs	r3, #0
 800496c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	689a      	ldr	r2, [r3, #8]
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	691b      	ldr	r3, [r3, #16]
 8004978:	431a      	orrs	r2, r3
 800497a:	697b      	ldr	r3, [r7, #20]
 800497c:	695b      	ldr	r3, [r3, #20]
 800497e:	431a      	orrs	r2, r3
 8004980:	697b      	ldr	r3, [r7, #20]
 8004982:	69db      	ldr	r3, [r3, #28]
 8004984:	4313      	orrs	r3, r2
 8004986:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	4bab      	ldr	r3, [pc, #684]	@ (8004c3c <UART_SetConfig+0x2dc>)
 8004990:	4013      	ands	r3, r2
 8004992:	697a      	ldr	r2, [r7, #20]
 8004994:	6812      	ldr	r2, [r2, #0]
 8004996:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004998:	430b      	orrs	r3, r1
 800499a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80049a6:	697b      	ldr	r3, [r7, #20]
 80049a8:	68da      	ldr	r2, [r3, #12]
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	430a      	orrs	r2, r1
 80049b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80049b8:	697b      	ldr	r3, [r7, #20]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	4aa0      	ldr	r2, [pc, #640]	@ (8004c40 <UART_SetConfig+0x2e0>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d004      	beq.n	80049cc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80049c2:	697b      	ldr	r3, [r7, #20]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049c8:	4313      	orrs	r3, r2
 80049ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049cc:	697b      	ldr	r3, [r7, #20]
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	689b      	ldr	r3, [r3, #8]
 80049d2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80049d6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80049da:	697a      	ldr	r2, [r7, #20]
 80049dc:	6812      	ldr	r2, [r2, #0]
 80049de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049e0:	430b      	orrs	r3, r1
 80049e2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80049e4:	697b      	ldr	r3, [r7, #20]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049ea:	f023 010f 	bic.w	r1, r3, #15
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	430a      	orrs	r2, r1
 80049f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4a91      	ldr	r2, [pc, #580]	@ (8004c44 <UART_SetConfig+0x2e4>)
 8004a00:	4293      	cmp	r3, r2
 8004a02:	d125      	bne.n	8004a50 <UART_SetConfig+0xf0>
 8004a04:	4b90      	ldr	r3, [pc, #576]	@ (8004c48 <UART_SetConfig+0x2e8>)
 8004a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a0a:	f003 0303 	and.w	r3, r3, #3
 8004a0e:	2b03      	cmp	r3, #3
 8004a10:	d81a      	bhi.n	8004a48 <UART_SetConfig+0xe8>
 8004a12:	a201      	add	r2, pc, #4	@ (adr r2, 8004a18 <UART_SetConfig+0xb8>)
 8004a14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a18:	08004a29 	.word	0x08004a29
 8004a1c:	08004a39 	.word	0x08004a39
 8004a20:	08004a31 	.word	0x08004a31
 8004a24:	08004a41 	.word	0x08004a41
 8004a28:	2301      	movs	r3, #1
 8004a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a2e:	e0d6      	b.n	8004bde <UART_SetConfig+0x27e>
 8004a30:	2302      	movs	r3, #2
 8004a32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a36:	e0d2      	b.n	8004bde <UART_SetConfig+0x27e>
 8004a38:	2304      	movs	r3, #4
 8004a3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a3e:	e0ce      	b.n	8004bde <UART_SetConfig+0x27e>
 8004a40:	2308      	movs	r3, #8
 8004a42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a46:	e0ca      	b.n	8004bde <UART_SetConfig+0x27e>
 8004a48:	2310      	movs	r3, #16
 8004a4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a4e:	e0c6      	b.n	8004bde <UART_SetConfig+0x27e>
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a7d      	ldr	r2, [pc, #500]	@ (8004c4c <UART_SetConfig+0x2ec>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d138      	bne.n	8004acc <UART_SetConfig+0x16c>
 8004a5a:	4b7b      	ldr	r3, [pc, #492]	@ (8004c48 <UART_SetConfig+0x2e8>)
 8004a5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a60:	f003 030c 	and.w	r3, r3, #12
 8004a64:	2b0c      	cmp	r3, #12
 8004a66:	d82d      	bhi.n	8004ac4 <UART_SetConfig+0x164>
 8004a68:	a201      	add	r2, pc, #4	@ (adr r2, 8004a70 <UART_SetConfig+0x110>)
 8004a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a6e:	bf00      	nop
 8004a70:	08004aa5 	.word	0x08004aa5
 8004a74:	08004ac5 	.word	0x08004ac5
 8004a78:	08004ac5 	.word	0x08004ac5
 8004a7c:	08004ac5 	.word	0x08004ac5
 8004a80:	08004ab5 	.word	0x08004ab5
 8004a84:	08004ac5 	.word	0x08004ac5
 8004a88:	08004ac5 	.word	0x08004ac5
 8004a8c:	08004ac5 	.word	0x08004ac5
 8004a90:	08004aad 	.word	0x08004aad
 8004a94:	08004ac5 	.word	0x08004ac5
 8004a98:	08004ac5 	.word	0x08004ac5
 8004a9c:	08004ac5 	.word	0x08004ac5
 8004aa0:	08004abd 	.word	0x08004abd
 8004aa4:	2300      	movs	r3, #0
 8004aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aaa:	e098      	b.n	8004bde <UART_SetConfig+0x27e>
 8004aac:	2302      	movs	r3, #2
 8004aae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ab2:	e094      	b.n	8004bde <UART_SetConfig+0x27e>
 8004ab4:	2304      	movs	r3, #4
 8004ab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aba:	e090      	b.n	8004bde <UART_SetConfig+0x27e>
 8004abc:	2308      	movs	r3, #8
 8004abe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004ac2:	e08c      	b.n	8004bde <UART_SetConfig+0x27e>
 8004ac4:	2310      	movs	r3, #16
 8004ac6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aca:	e088      	b.n	8004bde <UART_SetConfig+0x27e>
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	4a5f      	ldr	r2, [pc, #380]	@ (8004c50 <UART_SetConfig+0x2f0>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	d125      	bne.n	8004b22 <UART_SetConfig+0x1c2>
 8004ad6:	4b5c      	ldr	r3, [pc, #368]	@ (8004c48 <UART_SetConfig+0x2e8>)
 8004ad8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004adc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004ae0:	2b30      	cmp	r3, #48	@ 0x30
 8004ae2:	d016      	beq.n	8004b12 <UART_SetConfig+0x1b2>
 8004ae4:	2b30      	cmp	r3, #48	@ 0x30
 8004ae6:	d818      	bhi.n	8004b1a <UART_SetConfig+0x1ba>
 8004ae8:	2b20      	cmp	r3, #32
 8004aea:	d00a      	beq.n	8004b02 <UART_SetConfig+0x1a2>
 8004aec:	2b20      	cmp	r3, #32
 8004aee:	d814      	bhi.n	8004b1a <UART_SetConfig+0x1ba>
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d002      	beq.n	8004afa <UART_SetConfig+0x19a>
 8004af4:	2b10      	cmp	r3, #16
 8004af6:	d008      	beq.n	8004b0a <UART_SetConfig+0x1aa>
 8004af8:	e00f      	b.n	8004b1a <UART_SetConfig+0x1ba>
 8004afa:	2300      	movs	r3, #0
 8004afc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b00:	e06d      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b02:	2302      	movs	r3, #2
 8004b04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b08:	e069      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b0a:	2304      	movs	r3, #4
 8004b0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b10:	e065      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b12:	2308      	movs	r3, #8
 8004b14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b18:	e061      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b1a:	2310      	movs	r3, #16
 8004b1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b20:	e05d      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	4a4b      	ldr	r2, [pc, #300]	@ (8004c54 <UART_SetConfig+0x2f4>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	d125      	bne.n	8004b78 <UART_SetConfig+0x218>
 8004b2c:	4b46      	ldr	r3, [pc, #280]	@ (8004c48 <UART_SetConfig+0x2e8>)
 8004b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b32:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004b36:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b38:	d016      	beq.n	8004b68 <UART_SetConfig+0x208>
 8004b3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8004b3c:	d818      	bhi.n	8004b70 <UART_SetConfig+0x210>
 8004b3e:	2b80      	cmp	r3, #128	@ 0x80
 8004b40:	d00a      	beq.n	8004b58 <UART_SetConfig+0x1f8>
 8004b42:	2b80      	cmp	r3, #128	@ 0x80
 8004b44:	d814      	bhi.n	8004b70 <UART_SetConfig+0x210>
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d002      	beq.n	8004b50 <UART_SetConfig+0x1f0>
 8004b4a:	2b40      	cmp	r3, #64	@ 0x40
 8004b4c:	d008      	beq.n	8004b60 <UART_SetConfig+0x200>
 8004b4e:	e00f      	b.n	8004b70 <UART_SetConfig+0x210>
 8004b50:	2300      	movs	r3, #0
 8004b52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b56:	e042      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b58:	2302      	movs	r3, #2
 8004b5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b5e:	e03e      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b60:	2304      	movs	r3, #4
 8004b62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b66:	e03a      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b68:	2308      	movs	r3, #8
 8004b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b6e:	e036      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b70:	2310      	movs	r3, #16
 8004b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b76:	e032      	b.n	8004bde <UART_SetConfig+0x27e>
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	4a30      	ldr	r2, [pc, #192]	@ (8004c40 <UART_SetConfig+0x2e0>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d12a      	bne.n	8004bd8 <UART_SetConfig+0x278>
 8004b82:	4b31      	ldr	r3, [pc, #196]	@ (8004c48 <UART_SetConfig+0x2e8>)
 8004b84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004b8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b90:	d01a      	beq.n	8004bc8 <UART_SetConfig+0x268>
 8004b92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004b96:	d81b      	bhi.n	8004bd0 <UART_SetConfig+0x270>
 8004b98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b9c:	d00c      	beq.n	8004bb8 <UART_SetConfig+0x258>
 8004b9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ba2:	d815      	bhi.n	8004bd0 <UART_SetConfig+0x270>
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d003      	beq.n	8004bb0 <UART_SetConfig+0x250>
 8004ba8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004bac:	d008      	beq.n	8004bc0 <UART_SetConfig+0x260>
 8004bae:	e00f      	b.n	8004bd0 <UART_SetConfig+0x270>
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bb6:	e012      	b.n	8004bde <UART_SetConfig+0x27e>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bbe:	e00e      	b.n	8004bde <UART_SetConfig+0x27e>
 8004bc0:	2304      	movs	r3, #4
 8004bc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bc6:	e00a      	b.n	8004bde <UART_SetConfig+0x27e>
 8004bc8:	2308      	movs	r3, #8
 8004bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bce:	e006      	b.n	8004bde <UART_SetConfig+0x27e>
 8004bd0:	2310      	movs	r3, #16
 8004bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004bd6:	e002      	b.n	8004bde <UART_SetConfig+0x27e>
 8004bd8:	2310      	movs	r3, #16
 8004bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004bde:	697b      	ldr	r3, [r7, #20]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	4a17      	ldr	r2, [pc, #92]	@ (8004c40 <UART_SetConfig+0x2e0>)
 8004be4:	4293      	cmp	r3, r2
 8004be6:	f040 80a8 	bne.w	8004d3a <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004bea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004bee:	2b08      	cmp	r3, #8
 8004bf0:	d834      	bhi.n	8004c5c <UART_SetConfig+0x2fc>
 8004bf2:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf8 <UART_SetConfig+0x298>)
 8004bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bf8:	08004c1d 	.word	0x08004c1d
 8004bfc:	08004c5d 	.word	0x08004c5d
 8004c00:	08004c25 	.word	0x08004c25
 8004c04:	08004c5d 	.word	0x08004c5d
 8004c08:	08004c2b 	.word	0x08004c2b
 8004c0c:	08004c5d 	.word	0x08004c5d
 8004c10:	08004c5d 	.word	0x08004c5d
 8004c14:	08004c5d 	.word	0x08004c5d
 8004c18:	08004c33 	.word	0x08004c33
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c1c:	f7fe fff2 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8004c20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c22:	e021      	b.n	8004c68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c24:	4b0c      	ldr	r3, [pc, #48]	@ (8004c58 <UART_SetConfig+0x2f8>)
 8004c26:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c28:	e01e      	b.n	8004c68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c2a:	f7fe ff7d 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 8004c2e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004c30:	e01a      	b.n	8004c68 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c36:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004c38:	e016      	b.n	8004c68 <UART_SetConfig+0x308>
 8004c3a:	bf00      	nop
 8004c3c:	cfff69f3 	.word	0xcfff69f3
 8004c40:	40008000 	.word	0x40008000
 8004c44:	40013800 	.word	0x40013800
 8004c48:	40021000 	.word	0x40021000
 8004c4c:	40004400 	.word	0x40004400
 8004c50:	40004800 	.word	0x40004800
 8004c54:	40004c00 	.word	0x40004c00
 8004c58:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004c66:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	f000 812a 	beq.w	8004ec4 <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004c70:	697b      	ldr	r3, [r7, #20]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c74:	4a9e      	ldr	r2, [pc, #632]	@ (8004ef0 <UART_SetConfig+0x590>)
 8004c76:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c84:	697b      	ldr	r3, [r7, #20]
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	005b      	lsls	r3, r3, #1
 8004c8c:	4413      	add	r3, r2
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	429a      	cmp	r2, r3
 8004c92:	d305      	bcc.n	8004ca0 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004c9a:	69ba      	ldr	r2, [r7, #24]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d903      	bls.n	8004ca8 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004ca6:	e10d      	b.n	8004ec4 <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004caa:	2200      	movs	r2, #0
 8004cac:	60bb      	str	r3, [r7, #8]
 8004cae:	60fa      	str	r2, [r7, #12]
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb4:	4a8e      	ldr	r2, [pc, #568]	@ (8004ef0 <UART_SetConfig+0x590>)
 8004cb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004cba:	b29b      	uxth	r3, r3
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	603b      	str	r3, [r7, #0]
 8004cc0:	607a      	str	r2, [r7, #4]
 8004cc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cc6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004cca:	f7fb faf9 	bl	80002c0 <__aeabi_uldivmod>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	4610      	mov	r0, r2
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	f04f 0200 	mov.w	r2, #0
 8004cda:	f04f 0300 	mov.w	r3, #0
 8004cde:	020b      	lsls	r3, r1, #8
 8004ce0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004ce4:	0202      	lsls	r2, r0, #8
 8004ce6:	6979      	ldr	r1, [r7, #20]
 8004ce8:	6849      	ldr	r1, [r1, #4]
 8004cea:	0849      	lsrs	r1, r1, #1
 8004cec:	2000      	movs	r0, #0
 8004cee:	460c      	mov	r4, r1
 8004cf0:	4605      	mov	r5, r0
 8004cf2:	eb12 0804 	adds.w	r8, r2, r4
 8004cf6:	eb43 0905 	adc.w	r9, r3, r5
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	2200      	movs	r2, #0
 8004d00:	469a      	mov	sl, r3
 8004d02:	4693      	mov	fp, r2
 8004d04:	4652      	mov	r2, sl
 8004d06:	465b      	mov	r3, fp
 8004d08:	4640      	mov	r0, r8
 8004d0a:	4649      	mov	r1, r9
 8004d0c:	f7fb fad8 	bl	80002c0 <__aeabi_uldivmod>
 8004d10:	4602      	mov	r2, r0
 8004d12:	460b      	mov	r3, r1
 8004d14:	4613      	mov	r3, r2
 8004d16:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004d18:	6a3b      	ldr	r3, [r7, #32]
 8004d1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d1e:	d308      	bcc.n	8004d32 <UART_SetConfig+0x3d2>
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004d26:	d204      	bcs.n	8004d32 <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004d28:	697b      	ldr	r3, [r7, #20]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	6a3a      	ldr	r2, [r7, #32]
 8004d2e:	60da      	str	r2, [r3, #12]
 8004d30:	e0c8      	b.n	8004ec4 <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004d38:	e0c4      	b.n	8004ec4 <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	69db      	ldr	r3, [r3, #28]
 8004d3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d42:	d167      	bne.n	8004e14 <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8004d44:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004d48:	2b08      	cmp	r3, #8
 8004d4a:	d828      	bhi.n	8004d9e <UART_SetConfig+0x43e>
 8004d4c:	a201      	add	r2, pc, #4	@ (adr r2, 8004d54 <UART_SetConfig+0x3f4>)
 8004d4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d52:	bf00      	nop
 8004d54:	08004d79 	.word	0x08004d79
 8004d58:	08004d81 	.word	0x08004d81
 8004d5c:	08004d89 	.word	0x08004d89
 8004d60:	08004d9f 	.word	0x08004d9f
 8004d64:	08004d8f 	.word	0x08004d8f
 8004d68:	08004d9f 	.word	0x08004d9f
 8004d6c:	08004d9f 	.word	0x08004d9f
 8004d70:	08004d9f 	.word	0x08004d9f
 8004d74:	08004d97 	.word	0x08004d97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d78:	f7fe ff44 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8004d7c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d7e:	e014      	b.n	8004daa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d80:	f7fe ff56 	bl	8003c30 <HAL_RCC_GetPCLK2Freq>
 8004d84:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d86:	e010      	b.n	8004daa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d88:	4b5a      	ldr	r3, [pc, #360]	@ (8004ef4 <UART_SetConfig+0x594>)
 8004d8a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d8c:	e00d      	b.n	8004daa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d8e:	f7fe fecb 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 8004d92:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d94:	e009      	b.n	8004daa <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d9a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d9c:	e005      	b.n	8004daa <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8004d9e:	2300      	movs	r3, #0
 8004da0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004da2:	2301      	movs	r3, #1
 8004da4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004da8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	f000 8089 	beq.w	8004ec4 <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004db2:	697b      	ldr	r3, [r7, #20]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db6:	4a4e      	ldr	r2, [pc, #312]	@ (8004ef0 <UART_SetConfig+0x590>)
 8004db8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dc0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004dc4:	005a      	lsls	r2, r3, #1
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	085b      	lsrs	r3, r3, #1
 8004dcc:	441a      	add	r2, r3
 8004dce:	697b      	ldr	r3, [r7, #20]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dd8:	6a3b      	ldr	r3, [r7, #32]
 8004dda:	2b0f      	cmp	r3, #15
 8004ddc:	d916      	bls.n	8004e0c <UART_SetConfig+0x4ac>
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004de4:	d212      	bcs.n	8004e0c <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	f023 030f 	bic.w	r3, r3, #15
 8004dee:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004df0:	6a3b      	ldr	r3, [r7, #32]
 8004df2:	085b      	lsrs	r3, r3, #1
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	f003 0307 	and.w	r3, r3, #7
 8004dfa:	b29a      	uxth	r2, r3
 8004dfc:	8bfb      	ldrh	r3, [r7, #30]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	8bfa      	ldrh	r2, [r7, #30]
 8004e08:	60da      	str	r2, [r3, #12]
 8004e0a:	e05b      	b.n	8004ec4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004e0c:	2301      	movs	r3, #1
 8004e0e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004e12:	e057      	b.n	8004ec4 <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004e14:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004e18:	2b08      	cmp	r3, #8
 8004e1a:	d828      	bhi.n	8004e6e <UART_SetConfig+0x50e>
 8004e1c:	a201      	add	r2, pc, #4	@ (adr r2, 8004e24 <UART_SetConfig+0x4c4>)
 8004e1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e22:	bf00      	nop
 8004e24:	08004e49 	.word	0x08004e49
 8004e28:	08004e51 	.word	0x08004e51
 8004e2c:	08004e59 	.word	0x08004e59
 8004e30:	08004e6f 	.word	0x08004e6f
 8004e34:	08004e5f 	.word	0x08004e5f
 8004e38:	08004e6f 	.word	0x08004e6f
 8004e3c:	08004e6f 	.word	0x08004e6f
 8004e40:	08004e6f 	.word	0x08004e6f
 8004e44:	08004e67 	.word	0x08004e67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e48:	f7fe fedc 	bl	8003c04 <HAL_RCC_GetPCLK1Freq>
 8004e4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e4e:	e014      	b.n	8004e7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004e50:	f7fe feee 	bl	8003c30 <HAL_RCC_GetPCLK2Freq>
 8004e54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e56:	e010      	b.n	8004e7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e58:	4b26      	ldr	r3, [pc, #152]	@ (8004ef4 <UART_SetConfig+0x594>)
 8004e5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e5c:	e00d      	b.n	8004e7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e5e:	f7fe fe63 	bl	8003b28 <HAL_RCC_GetSysClockFreq>
 8004e62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004e64:	e009      	b.n	8004e7a <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004e6c:	e005      	b.n	8004e7a <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8004e6e:	2300      	movs	r3, #0
 8004e70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004e72:	2301      	movs	r3, #1
 8004e74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004e78:	bf00      	nop
    }

    if (pclk != 0U)
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d021      	beq.n	8004ec4 <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e84:	4a1a      	ldr	r2, [pc, #104]	@ (8004ef0 <UART_SetConfig+0x590>)
 8004e86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	085b      	lsrs	r3, r3, #1
 8004e98:	441a      	add	r2, r3
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	2b0f      	cmp	r3, #15
 8004ea8:	d909      	bls.n	8004ebe <UART_SetConfig+0x55e>
 8004eaa:	6a3b      	ldr	r3, [r7, #32]
 8004eac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004eb0:	d205      	bcs.n	8004ebe <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004eb2:	6a3b      	ldr	r3, [r7, #32]
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	60da      	str	r2, [r3, #12]
 8004ebc:	e002      	b.n	8004ec4 <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004ecc:	697b      	ldr	r3, [r7, #20]
 8004ece:	2201      	movs	r2, #1
 8004ed0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	2200      	movs	r2, #0
 8004ed8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004eda:	697b      	ldr	r3, [r7, #20]
 8004edc:	2200      	movs	r2, #0
 8004ede:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004ee0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3730      	adds	r7, #48	@ 0x30
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004eee:	bf00      	nop
 8004ef0:	080064c8 	.word	0x080064c8
 8004ef4:	00f42400 	.word	0x00f42400

08004ef8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004ef8:	b480      	push	{r7}
 8004efa:	b083      	sub	sp, #12
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f04:	f003 0308 	and.w	r3, r3, #8
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d00a      	beq.n	8004f22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	685b      	ldr	r3, [r3, #4]
 8004f12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	430a      	orrs	r2, r1
 8004f20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d00a      	beq.n	8004f44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	430a      	orrs	r2, r1
 8004f42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f48:	f003 0302 	and.w	r3, r3, #2
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d00a      	beq.n	8004f66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	685b      	ldr	r3, [r3, #4]
 8004f56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	430a      	orrs	r2, r1
 8004f64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6a:	f003 0304 	and.w	r3, r3, #4
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d00a      	beq.n	8004f88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	430a      	orrs	r2, r1
 8004f86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f8c:	f003 0310 	and.w	r3, r3, #16
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d00a      	beq.n	8004faa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	689b      	ldr	r3, [r3, #8]
 8004f9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fae:	f003 0320 	and.w	r3, r3, #32
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d00a      	beq.n	8004fcc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	689b      	ldr	r3, [r3, #8]
 8004fbc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	430a      	orrs	r2, r1
 8004fca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d01a      	beq.n	800500e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	430a      	orrs	r2, r1
 8004fec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ff2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ff6:	d10a      	bne.n	800500e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	430a      	orrs	r2, r1
 800500c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005012:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00a      	beq.n	8005030 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	685b      	ldr	r3, [r3, #4]
 8005020:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	430a      	orrs	r2, r1
 800502e:	605a      	str	r2, [r3, #4]
  }
}
 8005030:	bf00      	nop
 8005032:	370c      	adds	r7, #12
 8005034:	46bd      	mov	sp, r7
 8005036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800503a:	4770      	bx	lr

0800503c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800503c:	b580      	push	{r7, lr}
 800503e:	b098      	sub	sp, #96	@ 0x60
 8005040:	af02      	add	r7, sp, #8
 8005042:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2200      	movs	r2, #0
 8005048:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800504c:	f7fb ffc4 	bl	8000fd8 <HAL_GetTick>
 8005050:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0308 	and.w	r3, r3, #8
 800505c:	2b08      	cmp	r3, #8
 800505e:	d12f      	bne.n	80050c0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005060:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005064:	9300      	str	r3, [sp, #0]
 8005066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005068:	2200      	movs	r2, #0
 800506a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800506e:	6878      	ldr	r0, [r7, #4]
 8005070:	f000 f88e 	bl	8005190 <UART_WaitOnFlagUntilTimeout>
 8005074:	4603      	mov	r3, r0
 8005076:	2b00      	cmp	r3, #0
 8005078:	d022      	beq.n	80050c0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005082:	e853 3f00 	ldrex	r3, [r3]
 8005086:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005088:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800508a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800508e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	461a      	mov	r2, r3
 8005096:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005098:	647b      	str	r3, [r7, #68]	@ 0x44
 800509a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800509c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800509e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80050a0:	e841 2300 	strex	r3, r2, [r1]
 80050a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80050a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d1e6      	bne.n	800507a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2220      	movs	r2, #32
 80050b0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2200      	movs	r2, #0
 80050b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e063      	b.n	8005188 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f003 0304 	and.w	r3, r3, #4
 80050ca:	2b04      	cmp	r3, #4
 80050cc:	d149      	bne.n	8005162 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80050ce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80050d2:	9300      	str	r3, [sp, #0]
 80050d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d6:	2200      	movs	r2, #0
 80050d8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f000 f857 	bl	8005190 <UART_WaitOnFlagUntilTimeout>
 80050e2:	4603      	mov	r3, r0
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d03c      	beq.n	8005162 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050f0:	e853 3f00 	ldrex	r3, [r3]
 80050f4:	623b      	str	r3, [r7, #32]
   return(result);
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80050fc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	461a      	mov	r2, r3
 8005104:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005106:	633b      	str	r3, [r7, #48]	@ 0x30
 8005108:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800510c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800510e:	e841 2300 	strex	r3, r2, [r1]
 8005112:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	2b00      	cmp	r3, #0
 8005118:	d1e6      	bne.n	80050e8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	3308      	adds	r3, #8
 8005120:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	e853 3f00 	ldrex	r3, [r3]
 8005128:	60fb      	str	r3, [r7, #12]
   return(result);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f023 0301 	bic.w	r3, r3, #1
 8005130:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3308      	adds	r3, #8
 8005138:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800513a:	61fa      	str	r2, [r7, #28]
 800513c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800513e:	69b9      	ldr	r1, [r7, #24]
 8005140:	69fa      	ldr	r2, [r7, #28]
 8005142:	e841 2300 	strex	r3, r2, [r1]
 8005146:	617b      	str	r3, [r7, #20]
   return(result);
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d1e5      	bne.n	800511a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2220      	movs	r2, #32
 8005152:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e012      	b.n	8005188 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2220      	movs	r2, #32
 8005166:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2220      	movs	r2, #32
 800516e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3758      	adds	r7, #88	@ 0x58
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	603b      	str	r3, [r7, #0]
 800519c:	4613      	mov	r3, r2
 800519e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80051a0:	e04f      	b.n	8005242 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051a2:	69bb      	ldr	r3, [r7, #24]
 80051a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80051a8:	d04b      	beq.n	8005242 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80051aa:	f7fb ff15 	bl	8000fd8 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	69ba      	ldr	r2, [r7, #24]
 80051b6:	429a      	cmp	r2, r3
 80051b8:	d302      	bcc.n	80051c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d101      	bne.n	80051c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e04e      	b.n	8005262 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	f003 0304 	and.w	r3, r3, #4
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d037      	beq.n	8005242 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	2b80      	cmp	r3, #128	@ 0x80
 80051d6:	d034      	beq.n	8005242 <UART_WaitOnFlagUntilTimeout+0xb2>
 80051d8:	68bb      	ldr	r3, [r7, #8]
 80051da:	2b40      	cmp	r3, #64	@ 0x40
 80051dc:	d031      	beq.n	8005242 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	69db      	ldr	r3, [r3, #28]
 80051e4:	f003 0308 	and.w	r3, r3, #8
 80051e8:	2b08      	cmp	r3, #8
 80051ea:	d110      	bne.n	800520e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2208      	movs	r2, #8
 80051f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80051f4:	68f8      	ldr	r0, [r7, #12]
 80051f6:	f000 f838 	bl	800526a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2208      	movs	r2, #8
 80051fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800520a:	2301      	movs	r3, #1
 800520c:	e029      	b.n	8005262 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	69db      	ldr	r3, [r3, #28]
 8005214:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005218:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800521c:	d111      	bne.n	8005242 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005226:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005228:	68f8      	ldr	r0, [r7, #12]
 800522a:	f000 f81e 	bl	800526a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2220      	movs	r2, #32
 8005232:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800523e:	2303      	movs	r3, #3
 8005240:	e00f      	b.n	8005262 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	69da      	ldr	r2, [r3, #28]
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	4013      	ands	r3, r2
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	429a      	cmp	r2, r3
 8005250:	bf0c      	ite	eq
 8005252:	2301      	moveq	r3, #1
 8005254:	2300      	movne	r3, #0
 8005256:	b2db      	uxtb	r3, r3
 8005258:	461a      	mov	r2, r3
 800525a:	79fb      	ldrb	r3, [r7, #7]
 800525c:	429a      	cmp	r2, r3
 800525e:	d0a0      	beq.n	80051a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005260:	2300      	movs	r3, #0
}
 8005262:	4618      	mov	r0, r3
 8005264:	3710      	adds	r7, #16
 8005266:	46bd      	mov	sp, r7
 8005268:	bd80      	pop	{r7, pc}

0800526a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800526a:	b480      	push	{r7}
 800526c:	b095      	sub	sp, #84	@ 0x54
 800526e:	af00      	add	r7, sp, #0
 8005270:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005278:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800527a:	e853 3f00 	ldrex	r3, [r3]
 800527e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005282:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005286:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	461a      	mov	r2, r3
 800528e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005290:	643b      	str	r3, [r7, #64]	@ 0x40
 8005292:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005294:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005296:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005298:	e841 2300 	strex	r3, r2, [r1]
 800529c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800529e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d1e6      	bne.n	8005272 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	3308      	adds	r3, #8
 80052aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ac:	6a3b      	ldr	r3, [r7, #32]
 80052ae:	e853 3f00 	ldrex	r3, [r3]
 80052b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80052b4:	69fb      	ldr	r3, [r7, #28]
 80052b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052ba:	f023 0301 	bic.w	r3, r3, #1
 80052be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	3308      	adds	r3, #8
 80052c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80052c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80052ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80052ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80052d0:	e841 2300 	strex	r3, r2, [r1]
 80052d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d1e3      	bne.n	80052a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052e0:	2b01      	cmp	r3, #1
 80052e2:	d118      	bne.n	8005316 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	e853 3f00 	ldrex	r3, [r3]
 80052f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	f023 0310 	bic.w	r3, r3, #16
 80052f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	461a      	mov	r2, r3
 8005300:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005302:	61bb      	str	r3, [r7, #24]
 8005304:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005306:	6979      	ldr	r1, [r7, #20]
 8005308:	69ba      	ldr	r2, [r7, #24]
 800530a:	e841 2300 	strex	r3, r2, [r1]
 800530e:	613b      	str	r3, [r7, #16]
   return(result);
 8005310:	693b      	ldr	r3, [r7, #16]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d1e6      	bne.n	80052e4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2220      	movs	r2, #32
 800531a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800532a:	bf00      	nop
 800532c:	3754      	adds	r7, #84	@ 0x54
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8005336:	b480      	push	{r7}
 8005338:	b085      	sub	sp, #20
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005344:	2b01      	cmp	r3, #1
 8005346:	d101      	bne.n	800534c <HAL_UARTEx_DisableFifoMode+0x16>
 8005348:	2302      	movs	r3, #2
 800534a:	e027      	b.n	800539c <HAL_UARTEx_DisableFifoMode+0x66>
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2201      	movs	r2, #1
 8005350:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	2224      	movs	r2, #36	@ 0x24
 8005358:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	681a      	ldr	r2, [r3, #0]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f022 0201 	bic.w	r2, r2, #1
 8005372:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800537a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2200      	movs	r2, #0
 8005380:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	68fa      	ldr	r2, [r7, #12]
 8005388:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	2220      	movs	r2, #32
 800538e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3714      	adds	r7, #20
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr

080053a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
 80053ae:	6078      	str	r0, [r7, #4]
 80053b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	d101      	bne.n	80053c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80053bc:	2302      	movs	r3, #2
 80053be:	e02d      	b.n	800541c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2201      	movs	r2, #1
 80053c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2224      	movs	r2, #36	@ 0x24
 80053cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f022 0201 	bic.w	r2, r2, #1
 80053e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	689b      	ldr	r3, [r3, #8]
 80053ee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	430a      	orrs	r2, r1
 80053fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f84f 	bl	80054a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68fa      	ldr	r2, [r7, #12]
 8005408:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2220      	movs	r2, #32
 800540e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800541a:	2300      	movs	r3, #0
}
 800541c:	4618      	mov	r0, r3
 800541e:	3710      	adds	r7, #16
 8005420:	46bd      	mov	sp, r7
 8005422:	bd80      	pop	{r7, pc}

08005424 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8005434:	2b01      	cmp	r3, #1
 8005436:	d101      	bne.n	800543c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8005438:	2302      	movs	r3, #2
 800543a:	e02d      	b.n	8005498 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2224      	movs	r2, #36	@ 0x24
 8005448:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f022 0201 	bic.w	r2, r2, #1
 8005462:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	430a      	orrs	r2, r1
 8005476:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f811 	bl	80054a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68fa      	ldr	r2, [r7, #12]
 8005484:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	2220      	movs	r2, #32
 800548a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005496:	2300      	movs	r3, #0
}
 8005498:	4618      	mov	r0, r3
 800549a:	3710      	adds	r7, #16
 800549c:	46bd      	mov	sp, r7
 800549e:	bd80      	pop	{r7, pc}

080054a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b085      	sub	sp, #20
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d108      	bne.n	80054c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	2201      	movs	r2, #1
 80054bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80054c0:	e031      	b.n	8005526 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80054c2:	2308      	movs	r3, #8
 80054c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80054c6:	2308      	movs	r3, #8
 80054c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	0e5b      	lsrs	r3, r3, #25
 80054d2:	b2db      	uxtb	r3, r3
 80054d4:	f003 0307 	and.w	r3, r3, #7
 80054d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	689b      	ldr	r3, [r3, #8]
 80054e0:	0f5b      	lsrs	r3, r3, #29
 80054e2:	b2db      	uxtb	r3, r3
 80054e4:	f003 0307 	and.w	r3, r3, #7
 80054e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054ea:	7bbb      	ldrb	r3, [r7, #14]
 80054ec:	7b3a      	ldrb	r2, [r7, #12]
 80054ee:	4911      	ldr	r1, [pc, #68]	@ (8005534 <UARTEx_SetNbDataToProcess+0x94>)
 80054f0:	5c8a      	ldrb	r2, [r1, r2]
 80054f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80054f6:	7b3a      	ldrb	r2, [r7, #12]
 80054f8:	490f      	ldr	r1, [pc, #60]	@ (8005538 <UARTEx_SetNbDataToProcess+0x98>)
 80054fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80054fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8005500:	b29a      	uxth	r2, r3
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005508:	7bfb      	ldrb	r3, [r7, #15]
 800550a:	7b7a      	ldrb	r2, [r7, #13]
 800550c:	4909      	ldr	r1, [pc, #36]	@ (8005534 <UARTEx_SetNbDataToProcess+0x94>)
 800550e:	5c8a      	ldrb	r2, [r1, r2]
 8005510:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8005514:	7b7a      	ldrb	r2, [r7, #13]
 8005516:	4908      	ldr	r1, [pc, #32]	@ (8005538 <UARTEx_SetNbDataToProcess+0x98>)
 8005518:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800551a:	fb93 f3f2 	sdiv	r3, r3, r2
 800551e:	b29a      	uxth	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8005526:	bf00      	nop
 8005528:	3714      	adds	r7, #20
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr
 8005532:	bf00      	nop
 8005534:	080064e0 	.word	0x080064e0
 8005538:	080064e8 	.word	0x080064e8

0800553c <std>:
 800553c:	2300      	movs	r3, #0
 800553e:	b510      	push	{r4, lr}
 8005540:	4604      	mov	r4, r0
 8005542:	e9c0 3300 	strd	r3, r3, [r0]
 8005546:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800554a:	6083      	str	r3, [r0, #8]
 800554c:	8181      	strh	r1, [r0, #12]
 800554e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005550:	81c2      	strh	r2, [r0, #14]
 8005552:	6183      	str	r3, [r0, #24]
 8005554:	4619      	mov	r1, r3
 8005556:	2208      	movs	r2, #8
 8005558:	305c      	adds	r0, #92	@ 0x5c
 800555a:	f000 f9f9 	bl	8005950 <memset>
 800555e:	4b0d      	ldr	r3, [pc, #52]	@ (8005594 <std+0x58>)
 8005560:	6263      	str	r3, [r4, #36]	@ 0x24
 8005562:	4b0d      	ldr	r3, [pc, #52]	@ (8005598 <std+0x5c>)
 8005564:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005566:	4b0d      	ldr	r3, [pc, #52]	@ (800559c <std+0x60>)
 8005568:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800556a:	4b0d      	ldr	r3, [pc, #52]	@ (80055a0 <std+0x64>)
 800556c:	6323      	str	r3, [r4, #48]	@ 0x30
 800556e:	4b0d      	ldr	r3, [pc, #52]	@ (80055a4 <std+0x68>)
 8005570:	6224      	str	r4, [r4, #32]
 8005572:	429c      	cmp	r4, r3
 8005574:	d006      	beq.n	8005584 <std+0x48>
 8005576:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800557a:	4294      	cmp	r4, r2
 800557c:	d002      	beq.n	8005584 <std+0x48>
 800557e:	33d0      	adds	r3, #208	@ 0xd0
 8005580:	429c      	cmp	r4, r3
 8005582:	d105      	bne.n	8005590 <std+0x54>
 8005584:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800558c:	f000 ba58 	b.w	8005a40 <__retarget_lock_init_recursive>
 8005590:	bd10      	pop	{r4, pc}
 8005592:	bf00      	nop
 8005594:	080057a1 	.word	0x080057a1
 8005598:	080057c3 	.word	0x080057c3
 800559c:	080057fb 	.word	0x080057fb
 80055a0:	0800581f 	.word	0x0800581f
 80055a4:	20000238 	.word	0x20000238

080055a8 <stdio_exit_handler>:
 80055a8:	4a02      	ldr	r2, [pc, #8]	@ (80055b4 <stdio_exit_handler+0xc>)
 80055aa:	4903      	ldr	r1, [pc, #12]	@ (80055b8 <stdio_exit_handler+0x10>)
 80055ac:	4803      	ldr	r0, [pc, #12]	@ (80055bc <stdio_exit_handler+0x14>)
 80055ae:	f000 b869 	b.w	8005684 <_fwalk_sglue>
 80055b2:	bf00      	nop
 80055b4:	2000000c 	.word	0x2000000c
 80055b8:	080062dd 	.word	0x080062dd
 80055bc:	2000001c 	.word	0x2000001c

080055c0 <cleanup_stdio>:
 80055c0:	6841      	ldr	r1, [r0, #4]
 80055c2:	4b0c      	ldr	r3, [pc, #48]	@ (80055f4 <cleanup_stdio+0x34>)
 80055c4:	4299      	cmp	r1, r3
 80055c6:	b510      	push	{r4, lr}
 80055c8:	4604      	mov	r4, r0
 80055ca:	d001      	beq.n	80055d0 <cleanup_stdio+0x10>
 80055cc:	f000 fe86 	bl	80062dc <_fflush_r>
 80055d0:	68a1      	ldr	r1, [r4, #8]
 80055d2:	4b09      	ldr	r3, [pc, #36]	@ (80055f8 <cleanup_stdio+0x38>)
 80055d4:	4299      	cmp	r1, r3
 80055d6:	d002      	beq.n	80055de <cleanup_stdio+0x1e>
 80055d8:	4620      	mov	r0, r4
 80055da:	f000 fe7f 	bl	80062dc <_fflush_r>
 80055de:	68e1      	ldr	r1, [r4, #12]
 80055e0:	4b06      	ldr	r3, [pc, #24]	@ (80055fc <cleanup_stdio+0x3c>)
 80055e2:	4299      	cmp	r1, r3
 80055e4:	d004      	beq.n	80055f0 <cleanup_stdio+0x30>
 80055e6:	4620      	mov	r0, r4
 80055e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ec:	f000 be76 	b.w	80062dc <_fflush_r>
 80055f0:	bd10      	pop	{r4, pc}
 80055f2:	bf00      	nop
 80055f4:	20000238 	.word	0x20000238
 80055f8:	200002a0 	.word	0x200002a0
 80055fc:	20000308 	.word	0x20000308

08005600 <global_stdio_init.part.0>:
 8005600:	b510      	push	{r4, lr}
 8005602:	4b0b      	ldr	r3, [pc, #44]	@ (8005630 <global_stdio_init.part.0+0x30>)
 8005604:	4c0b      	ldr	r4, [pc, #44]	@ (8005634 <global_stdio_init.part.0+0x34>)
 8005606:	4a0c      	ldr	r2, [pc, #48]	@ (8005638 <global_stdio_init.part.0+0x38>)
 8005608:	601a      	str	r2, [r3, #0]
 800560a:	4620      	mov	r0, r4
 800560c:	2200      	movs	r2, #0
 800560e:	2104      	movs	r1, #4
 8005610:	f7ff ff94 	bl	800553c <std>
 8005614:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005618:	2201      	movs	r2, #1
 800561a:	2109      	movs	r1, #9
 800561c:	f7ff ff8e 	bl	800553c <std>
 8005620:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005624:	2202      	movs	r2, #2
 8005626:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800562a:	2112      	movs	r1, #18
 800562c:	f7ff bf86 	b.w	800553c <std>
 8005630:	20000370 	.word	0x20000370
 8005634:	20000238 	.word	0x20000238
 8005638:	080055a9 	.word	0x080055a9

0800563c <__sfp_lock_acquire>:
 800563c:	4801      	ldr	r0, [pc, #4]	@ (8005644 <__sfp_lock_acquire+0x8>)
 800563e:	f000 ba00 	b.w	8005a42 <__retarget_lock_acquire_recursive>
 8005642:	bf00      	nop
 8005644:	20000379 	.word	0x20000379

08005648 <__sfp_lock_release>:
 8005648:	4801      	ldr	r0, [pc, #4]	@ (8005650 <__sfp_lock_release+0x8>)
 800564a:	f000 b9fb 	b.w	8005a44 <__retarget_lock_release_recursive>
 800564e:	bf00      	nop
 8005650:	20000379 	.word	0x20000379

08005654 <__sinit>:
 8005654:	b510      	push	{r4, lr}
 8005656:	4604      	mov	r4, r0
 8005658:	f7ff fff0 	bl	800563c <__sfp_lock_acquire>
 800565c:	6a23      	ldr	r3, [r4, #32]
 800565e:	b11b      	cbz	r3, 8005668 <__sinit+0x14>
 8005660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005664:	f7ff bff0 	b.w	8005648 <__sfp_lock_release>
 8005668:	4b04      	ldr	r3, [pc, #16]	@ (800567c <__sinit+0x28>)
 800566a:	6223      	str	r3, [r4, #32]
 800566c:	4b04      	ldr	r3, [pc, #16]	@ (8005680 <__sinit+0x2c>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d1f5      	bne.n	8005660 <__sinit+0xc>
 8005674:	f7ff ffc4 	bl	8005600 <global_stdio_init.part.0>
 8005678:	e7f2      	b.n	8005660 <__sinit+0xc>
 800567a:	bf00      	nop
 800567c:	080055c1 	.word	0x080055c1
 8005680:	20000370 	.word	0x20000370

08005684 <_fwalk_sglue>:
 8005684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005688:	4607      	mov	r7, r0
 800568a:	4688      	mov	r8, r1
 800568c:	4614      	mov	r4, r2
 800568e:	2600      	movs	r6, #0
 8005690:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005694:	f1b9 0901 	subs.w	r9, r9, #1
 8005698:	d505      	bpl.n	80056a6 <_fwalk_sglue+0x22>
 800569a:	6824      	ldr	r4, [r4, #0]
 800569c:	2c00      	cmp	r4, #0
 800569e:	d1f7      	bne.n	8005690 <_fwalk_sglue+0xc>
 80056a0:	4630      	mov	r0, r6
 80056a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056a6:	89ab      	ldrh	r3, [r5, #12]
 80056a8:	2b01      	cmp	r3, #1
 80056aa:	d907      	bls.n	80056bc <_fwalk_sglue+0x38>
 80056ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056b0:	3301      	adds	r3, #1
 80056b2:	d003      	beq.n	80056bc <_fwalk_sglue+0x38>
 80056b4:	4629      	mov	r1, r5
 80056b6:	4638      	mov	r0, r7
 80056b8:	47c0      	blx	r8
 80056ba:	4306      	orrs	r6, r0
 80056bc:	3568      	adds	r5, #104	@ 0x68
 80056be:	e7e9      	b.n	8005694 <_fwalk_sglue+0x10>

080056c0 <iprintf>:
 80056c0:	b40f      	push	{r0, r1, r2, r3}
 80056c2:	b507      	push	{r0, r1, r2, lr}
 80056c4:	4906      	ldr	r1, [pc, #24]	@ (80056e0 <iprintf+0x20>)
 80056c6:	ab04      	add	r3, sp, #16
 80056c8:	6808      	ldr	r0, [r1, #0]
 80056ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80056ce:	6881      	ldr	r1, [r0, #8]
 80056d0:	9301      	str	r3, [sp, #4]
 80056d2:	f000 fadb 	bl	8005c8c <_vfiprintf_r>
 80056d6:	b003      	add	sp, #12
 80056d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80056dc:	b004      	add	sp, #16
 80056de:	4770      	bx	lr
 80056e0:	20000018 	.word	0x20000018

080056e4 <_puts_r>:
 80056e4:	6a03      	ldr	r3, [r0, #32]
 80056e6:	b570      	push	{r4, r5, r6, lr}
 80056e8:	6884      	ldr	r4, [r0, #8]
 80056ea:	4605      	mov	r5, r0
 80056ec:	460e      	mov	r6, r1
 80056ee:	b90b      	cbnz	r3, 80056f4 <_puts_r+0x10>
 80056f0:	f7ff ffb0 	bl	8005654 <__sinit>
 80056f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80056f6:	07db      	lsls	r3, r3, #31
 80056f8:	d405      	bmi.n	8005706 <_puts_r+0x22>
 80056fa:	89a3      	ldrh	r3, [r4, #12]
 80056fc:	0598      	lsls	r0, r3, #22
 80056fe:	d402      	bmi.n	8005706 <_puts_r+0x22>
 8005700:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005702:	f000 f99e 	bl	8005a42 <__retarget_lock_acquire_recursive>
 8005706:	89a3      	ldrh	r3, [r4, #12]
 8005708:	0719      	lsls	r1, r3, #28
 800570a:	d502      	bpl.n	8005712 <_puts_r+0x2e>
 800570c:	6923      	ldr	r3, [r4, #16]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d135      	bne.n	800577e <_puts_r+0x9a>
 8005712:	4621      	mov	r1, r4
 8005714:	4628      	mov	r0, r5
 8005716:	f000 f8c5 	bl	80058a4 <__swsetup_r>
 800571a:	b380      	cbz	r0, 800577e <_puts_r+0x9a>
 800571c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8005720:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005722:	07da      	lsls	r2, r3, #31
 8005724:	d405      	bmi.n	8005732 <_puts_r+0x4e>
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	059b      	lsls	r3, r3, #22
 800572a:	d402      	bmi.n	8005732 <_puts_r+0x4e>
 800572c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800572e:	f000 f989 	bl	8005a44 <__retarget_lock_release_recursive>
 8005732:	4628      	mov	r0, r5
 8005734:	bd70      	pop	{r4, r5, r6, pc}
 8005736:	2b00      	cmp	r3, #0
 8005738:	da04      	bge.n	8005744 <_puts_r+0x60>
 800573a:	69a2      	ldr	r2, [r4, #24]
 800573c:	429a      	cmp	r2, r3
 800573e:	dc17      	bgt.n	8005770 <_puts_r+0x8c>
 8005740:	290a      	cmp	r1, #10
 8005742:	d015      	beq.n	8005770 <_puts_r+0x8c>
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	1c5a      	adds	r2, r3, #1
 8005748:	6022      	str	r2, [r4, #0]
 800574a:	7019      	strb	r1, [r3, #0]
 800574c:	68a3      	ldr	r3, [r4, #8]
 800574e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005752:	3b01      	subs	r3, #1
 8005754:	60a3      	str	r3, [r4, #8]
 8005756:	2900      	cmp	r1, #0
 8005758:	d1ed      	bne.n	8005736 <_puts_r+0x52>
 800575a:	2b00      	cmp	r3, #0
 800575c:	da11      	bge.n	8005782 <_puts_r+0x9e>
 800575e:	4622      	mov	r2, r4
 8005760:	210a      	movs	r1, #10
 8005762:	4628      	mov	r0, r5
 8005764:	f000 f85f 	bl	8005826 <__swbuf_r>
 8005768:	3001      	adds	r0, #1
 800576a:	d0d7      	beq.n	800571c <_puts_r+0x38>
 800576c:	250a      	movs	r5, #10
 800576e:	e7d7      	b.n	8005720 <_puts_r+0x3c>
 8005770:	4622      	mov	r2, r4
 8005772:	4628      	mov	r0, r5
 8005774:	f000 f857 	bl	8005826 <__swbuf_r>
 8005778:	3001      	adds	r0, #1
 800577a:	d1e7      	bne.n	800574c <_puts_r+0x68>
 800577c:	e7ce      	b.n	800571c <_puts_r+0x38>
 800577e:	3e01      	subs	r6, #1
 8005780:	e7e4      	b.n	800574c <_puts_r+0x68>
 8005782:	6823      	ldr	r3, [r4, #0]
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	6022      	str	r2, [r4, #0]
 8005788:	220a      	movs	r2, #10
 800578a:	701a      	strb	r2, [r3, #0]
 800578c:	e7ee      	b.n	800576c <_puts_r+0x88>
	...

08005790 <puts>:
 8005790:	4b02      	ldr	r3, [pc, #8]	@ (800579c <puts+0xc>)
 8005792:	4601      	mov	r1, r0
 8005794:	6818      	ldr	r0, [r3, #0]
 8005796:	f7ff bfa5 	b.w	80056e4 <_puts_r>
 800579a:	bf00      	nop
 800579c:	20000018 	.word	0x20000018

080057a0 <__sread>:
 80057a0:	b510      	push	{r4, lr}
 80057a2:	460c      	mov	r4, r1
 80057a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057a8:	f000 f8fc 	bl	80059a4 <_read_r>
 80057ac:	2800      	cmp	r0, #0
 80057ae:	bfab      	itete	ge
 80057b0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80057b2:	89a3      	ldrhlt	r3, [r4, #12]
 80057b4:	181b      	addge	r3, r3, r0
 80057b6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80057ba:	bfac      	ite	ge
 80057bc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80057be:	81a3      	strhlt	r3, [r4, #12]
 80057c0:	bd10      	pop	{r4, pc}

080057c2 <__swrite>:
 80057c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057c6:	461f      	mov	r7, r3
 80057c8:	898b      	ldrh	r3, [r1, #12]
 80057ca:	05db      	lsls	r3, r3, #23
 80057cc:	4605      	mov	r5, r0
 80057ce:	460c      	mov	r4, r1
 80057d0:	4616      	mov	r6, r2
 80057d2:	d505      	bpl.n	80057e0 <__swrite+0x1e>
 80057d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057d8:	2302      	movs	r3, #2
 80057da:	2200      	movs	r2, #0
 80057dc:	f000 f8d0 	bl	8005980 <_lseek_r>
 80057e0:	89a3      	ldrh	r3, [r4, #12]
 80057e2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057e6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057ea:	81a3      	strh	r3, [r4, #12]
 80057ec:	4632      	mov	r2, r6
 80057ee:	463b      	mov	r3, r7
 80057f0:	4628      	mov	r0, r5
 80057f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057f6:	f000 b8e7 	b.w	80059c8 <_write_r>

080057fa <__sseek>:
 80057fa:	b510      	push	{r4, lr}
 80057fc:	460c      	mov	r4, r1
 80057fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005802:	f000 f8bd 	bl	8005980 <_lseek_r>
 8005806:	1c43      	adds	r3, r0, #1
 8005808:	89a3      	ldrh	r3, [r4, #12]
 800580a:	bf15      	itete	ne
 800580c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800580e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005812:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005816:	81a3      	strheq	r3, [r4, #12]
 8005818:	bf18      	it	ne
 800581a:	81a3      	strhne	r3, [r4, #12]
 800581c:	bd10      	pop	{r4, pc}

0800581e <__sclose>:
 800581e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005822:	f000 b89d 	b.w	8005960 <_close_r>

08005826 <__swbuf_r>:
 8005826:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005828:	460e      	mov	r6, r1
 800582a:	4614      	mov	r4, r2
 800582c:	4605      	mov	r5, r0
 800582e:	b118      	cbz	r0, 8005838 <__swbuf_r+0x12>
 8005830:	6a03      	ldr	r3, [r0, #32]
 8005832:	b90b      	cbnz	r3, 8005838 <__swbuf_r+0x12>
 8005834:	f7ff ff0e 	bl	8005654 <__sinit>
 8005838:	69a3      	ldr	r3, [r4, #24]
 800583a:	60a3      	str	r3, [r4, #8]
 800583c:	89a3      	ldrh	r3, [r4, #12]
 800583e:	071a      	lsls	r2, r3, #28
 8005840:	d501      	bpl.n	8005846 <__swbuf_r+0x20>
 8005842:	6923      	ldr	r3, [r4, #16]
 8005844:	b943      	cbnz	r3, 8005858 <__swbuf_r+0x32>
 8005846:	4621      	mov	r1, r4
 8005848:	4628      	mov	r0, r5
 800584a:	f000 f82b 	bl	80058a4 <__swsetup_r>
 800584e:	b118      	cbz	r0, 8005858 <__swbuf_r+0x32>
 8005850:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005854:	4638      	mov	r0, r7
 8005856:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005858:	6823      	ldr	r3, [r4, #0]
 800585a:	6922      	ldr	r2, [r4, #16]
 800585c:	1a98      	subs	r0, r3, r2
 800585e:	6963      	ldr	r3, [r4, #20]
 8005860:	b2f6      	uxtb	r6, r6
 8005862:	4283      	cmp	r3, r0
 8005864:	4637      	mov	r7, r6
 8005866:	dc05      	bgt.n	8005874 <__swbuf_r+0x4e>
 8005868:	4621      	mov	r1, r4
 800586a:	4628      	mov	r0, r5
 800586c:	f000 fd36 	bl	80062dc <_fflush_r>
 8005870:	2800      	cmp	r0, #0
 8005872:	d1ed      	bne.n	8005850 <__swbuf_r+0x2a>
 8005874:	68a3      	ldr	r3, [r4, #8]
 8005876:	3b01      	subs	r3, #1
 8005878:	60a3      	str	r3, [r4, #8]
 800587a:	6823      	ldr	r3, [r4, #0]
 800587c:	1c5a      	adds	r2, r3, #1
 800587e:	6022      	str	r2, [r4, #0]
 8005880:	701e      	strb	r6, [r3, #0]
 8005882:	6962      	ldr	r2, [r4, #20]
 8005884:	1c43      	adds	r3, r0, #1
 8005886:	429a      	cmp	r2, r3
 8005888:	d004      	beq.n	8005894 <__swbuf_r+0x6e>
 800588a:	89a3      	ldrh	r3, [r4, #12]
 800588c:	07db      	lsls	r3, r3, #31
 800588e:	d5e1      	bpl.n	8005854 <__swbuf_r+0x2e>
 8005890:	2e0a      	cmp	r6, #10
 8005892:	d1df      	bne.n	8005854 <__swbuf_r+0x2e>
 8005894:	4621      	mov	r1, r4
 8005896:	4628      	mov	r0, r5
 8005898:	f000 fd20 	bl	80062dc <_fflush_r>
 800589c:	2800      	cmp	r0, #0
 800589e:	d0d9      	beq.n	8005854 <__swbuf_r+0x2e>
 80058a0:	e7d6      	b.n	8005850 <__swbuf_r+0x2a>
	...

080058a4 <__swsetup_r>:
 80058a4:	b538      	push	{r3, r4, r5, lr}
 80058a6:	4b29      	ldr	r3, [pc, #164]	@ (800594c <__swsetup_r+0xa8>)
 80058a8:	4605      	mov	r5, r0
 80058aa:	6818      	ldr	r0, [r3, #0]
 80058ac:	460c      	mov	r4, r1
 80058ae:	b118      	cbz	r0, 80058b8 <__swsetup_r+0x14>
 80058b0:	6a03      	ldr	r3, [r0, #32]
 80058b2:	b90b      	cbnz	r3, 80058b8 <__swsetup_r+0x14>
 80058b4:	f7ff fece 	bl	8005654 <__sinit>
 80058b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80058bc:	0719      	lsls	r1, r3, #28
 80058be:	d422      	bmi.n	8005906 <__swsetup_r+0x62>
 80058c0:	06da      	lsls	r2, r3, #27
 80058c2:	d407      	bmi.n	80058d4 <__swsetup_r+0x30>
 80058c4:	2209      	movs	r2, #9
 80058c6:	602a      	str	r2, [r5, #0]
 80058c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80058cc:	81a3      	strh	r3, [r4, #12]
 80058ce:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058d2:	e033      	b.n	800593c <__swsetup_r+0x98>
 80058d4:	0758      	lsls	r0, r3, #29
 80058d6:	d512      	bpl.n	80058fe <__swsetup_r+0x5a>
 80058d8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80058da:	b141      	cbz	r1, 80058ee <__swsetup_r+0x4a>
 80058dc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80058e0:	4299      	cmp	r1, r3
 80058e2:	d002      	beq.n	80058ea <__swsetup_r+0x46>
 80058e4:	4628      	mov	r0, r5
 80058e6:	f000 f8af 	bl	8005a48 <_free_r>
 80058ea:	2300      	movs	r3, #0
 80058ec:	6363      	str	r3, [r4, #52]	@ 0x34
 80058ee:	89a3      	ldrh	r3, [r4, #12]
 80058f0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80058f4:	81a3      	strh	r3, [r4, #12]
 80058f6:	2300      	movs	r3, #0
 80058f8:	6063      	str	r3, [r4, #4]
 80058fa:	6923      	ldr	r3, [r4, #16]
 80058fc:	6023      	str	r3, [r4, #0]
 80058fe:	89a3      	ldrh	r3, [r4, #12]
 8005900:	f043 0308 	orr.w	r3, r3, #8
 8005904:	81a3      	strh	r3, [r4, #12]
 8005906:	6923      	ldr	r3, [r4, #16]
 8005908:	b94b      	cbnz	r3, 800591e <__swsetup_r+0x7a>
 800590a:	89a3      	ldrh	r3, [r4, #12]
 800590c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005910:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005914:	d003      	beq.n	800591e <__swsetup_r+0x7a>
 8005916:	4621      	mov	r1, r4
 8005918:	4628      	mov	r0, r5
 800591a:	f000 fd2d 	bl	8006378 <__smakebuf_r>
 800591e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005922:	f013 0201 	ands.w	r2, r3, #1
 8005926:	d00a      	beq.n	800593e <__swsetup_r+0x9a>
 8005928:	2200      	movs	r2, #0
 800592a:	60a2      	str	r2, [r4, #8]
 800592c:	6962      	ldr	r2, [r4, #20]
 800592e:	4252      	negs	r2, r2
 8005930:	61a2      	str	r2, [r4, #24]
 8005932:	6922      	ldr	r2, [r4, #16]
 8005934:	b942      	cbnz	r2, 8005948 <__swsetup_r+0xa4>
 8005936:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800593a:	d1c5      	bne.n	80058c8 <__swsetup_r+0x24>
 800593c:	bd38      	pop	{r3, r4, r5, pc}
 800593e:	0799      	lsls	r1, r3, #30
 8005940:	bf58      	it	pl
 8005942:	6962      	ldrpl	r2, [r4, #20]
 8005944:	60a2      	str	r2, [r4, #8]
 8005946:	e7f4      	b.n	8005932 <__swsetup_r+0x8e>
 8005948:	2000      	movs	r0, #0
 800594a:	e7f7      	b.n	800593c <__swsetup_r+0x98>
 800594c:	20000018 	.word	0x20000018

08005950 <memset>:
 8005950:	4402      	add	r2, r0
 8005952:	4603      	mov	r3, r0
 8005954:	4293      	cmp	r3, r2
 8005956:	d100      	bne.n	800595a <memset+0xa>
 8005958:	4770      	bx	lr
 800595a:	f803 1b01 	strb.w	r1, [r3], #1
 800595e:	e7f9      	b.n	8005954 <memset+0x4>

08005960 <_close_r>:
 8005960:	b538      	push	{r3, r4, r5, lr}
 8005962:	4d06      	ldr	r5, [pc, #24]	@ (800597c <_close_r+0x1c>)
 8005964:	2300      	movs	r3, #0
 8005966:	4604      	mov	r4, r0
 8005968:	4608      	mov	r0, r1
 800596a:	602b      	str	r3, [r5, #0]
 800596c:	f7fb f913 	bl	8000b96 <_close>
 8005970:	1c43      	adds	r3, r0, #1
 8005972:	d102      	bne.n	800597a <_close_r+0x1a>
 8005974:	682b      	ldr	r3, [r5, #0]
 8005976:	b103      	cbz	r3, 800597a <_close_r+0x1a>
 8005978:	6023      	str	r3, [r4, #0]
 800597a:	bd38      	pop	{r3, r4, r5, pc}
 800597c:	20000374 	.word	0x20000374

08005980 <_lseek_r>:
 8005980:	b538      	push	{r3, r4, r5, lr}
 8005982:	4d07      	ldr	r5, [pc, #28]	@ (80059a0 <_lseek_r+0x20>)
 8005984:	4604      	mov	r4, r0
 8005986:	4608      	mov	r0, r1
 8005988:	4611      	mov	r1, r2
 800598a:	2200      	movs	r2, #0
 800598c:	602a      	str	r2, [r5, #0]
 800598e:	461a      	mov	r2, r3
 8005990:	f7fb f928 	bl	8000be4 <_lseek>
 8005994:	1c43      	adds	r3, r0, #1
 8005996:	d102      	bne.n	800599e <_lseek_r+0x1e>
 8005998:	682b      	ldr	r3, [r5, #0]
 800599a:	b103      	cbz	r3, 800599e <_lseek_r+0x1e>
 800599c:	6023      	str	r3, [r4, #0]
 800599e:	bd38      	pop	{r3, r4, r5, pc}
 80059a0:	20000374 	.word	0x20000374

080059a4 <_read_r>:
 80059a4:	b538      	push	{r3, r4, r5, lr}
 80059a6:	4d07      	ldr	r5, [pc, #28]	@ (80059c4 <_read_r+0x20>)
 80059a8:	4604      	mov	r4, r0
 80059aa:	4608      	mov	r0, r1
 80059ac:	4611      	mov	r1, r2
 80059ae:	2200      	movs	r2, #0
 80059b0:	602a      	str	r2, [r5, #0]
 80059b2:	461a      	mov	r2, r3
 80059b4:	f7fb f8b6 	bl	8000b24 <_read>
 80059b8:	1c43      	adds	r3, r0, #1
 80059ba:	d102      	bne.n	80059c2 <_read_r+0x1e>
 80059bc:	682b      	ldr	r3, [r5, #0]
 80059be:	b103      	cbz	r3, 80059c2 <_read_r+0x1e>
 80059c0:	6023      	str	r3, [r4, #0]
 80059c2:	bd38      	pop	{r3, r4, r5, pc}
 80059c4:	20000374 	.word	0x20000374

080059c8 <_write_r>:
 80059c8:	b538      	push	{r3, r4, r5, lr}
 80059ca:	4d07      	ldr	r5, [pc, #28]	@ (80059e8 <_write_r+0x20>)
 80059cc:	4604      	mov	r4, r0
 80059ce:	4608      	mov	r0, r1
 80059d0:	4611      	mov	r1, r2
 80059d2:	2200      	movs	r2, #0
 80059d4:	602a      	str	r2, [r5, #0]
 80059d6:	461a      	mov	r2, r3
 80059d8:	f7fb f8c1 	bl	8000b5e <_write>
 80059dc:	1c43      	adds	r3, r0, #1
 80059de:	d102      	bne.n	80059e6 <_write_r+0x1e>
 80059e0:	682b      	ldr	r3, [r5, #0]
 80059e2:	b103      	cbz	r3, 80059e6 <_write_r+0x1e>
 80059e4:	6023      	str	r3, [r4, #0]
 80059e6:	bd38      	pop	{r3, r4, r5, pc}
 80059e8:	20000374 	.word	0x20000374

080059ec <__errno>:
 80059ec:	4b01      	ldr	r3, [pc, #4]	@ (80059f4 <__errno+0x8>)
 80059ee:	6818      	ldr	r0, [r3, #0]
 80059f0:	4770      	bx	lr
 80059f2:	bf00      	nop
 80059f4:	20000018 	.word	0x20000018

080059f8 <__libc_init_array>:
 80059f8:	b570      	push	{r4, r5, r6, lr}
 80059fa:	4d0d      	ldr	r5, [pc, #52]	@ (8005a30 <__libc_init_array+0x38>)
 80059fc:	4c0d      	ldr	r4, [pc, #52]	@ (8005a34 <__libc_init_array+0x3c>)
 80059fe:	1b64      	subs	r4, r4, r5
 8005a00:	10a4      	asrs	r4, r4, #2
 8005a02:	2600      	movs	r6, #0
 8005a04:	42a6      	cmp	r6, r4
 8005a06:	d109      	bne.n	8005a1c <__libc_init_array+0x24>
 8005a08:	4d0b      	ldr	r5, [pc, #44]	@ (8005a38 <__libc_init_array+0x40>)
 8005a0a:	4c0c      	ldr	r4, [pc, #48]	@ (8005a3c <__libc_init_array+0x44>)
 8005a0c:	f000 fd22 	bl	8006454 <_init>
 8005a10:	1b64      	subs	r4, r4, r5
 8005a12:	10a4      	asrs	r4, r4, #2
 8005a14:	2600      	movs	r6, #0
 8005a16:	42a6      	cmp	r6, r4
 8005a18:	d105      	bne.n	8005a26 <__libc_init_array+0x2e>
 8005a1a:	bd70      	pop	{r4, r5, r6, pc}
 8005a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a20:	4798      	blx	r3
 8005a22:	3601      	adds	r6, #1
 8005a24:	e7ee      	b.n	8005a04 <__libc_init_array+0xc>
 8005a26:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a2a:	4798      	blx	r3
 8005a2c:	3601      	adds	r6, #1
 8005a2e:	e7f2      	b.n	8005a16 <__libc_init_array+0x1e>
 8005a30:	0800652c 	.word	0x0800652c
 8005a34:	0800652c 	.word	0x0800652c
 8005a38:	0800652c 	.word	0x0800652c
 8005a3c:	08006530 	.word	0x08006530

08005a40 <__retarget_lock_init_recursive>:
 8005a40:	4770      	bx	lr

08005a42 <__retarget_lock_acquire_recursive>:
 8005a42:	4770      	bx	lr

08005a44 <__retarget_lock_release_recursive>:
 8005a44:	4770      	bx	lr
	...

08005a48 <_free_r>:
 8005a48:	b538      	push	{r3, r4, r5, lr}
 8005a4a:	4605      	mov	r5, r0
 8005a4c:	2900      	cmp	r1, #0
 8005a4e:	d041      	beq.n	8005ad4 <_free_r+0x8c>
 8005a50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a54:	1f0c      	subs	r4, r1, #4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	bfb8      	it	lt
 8005a5a:	18e4      	addlt	r4, r4, r3
 8005a5c:	f000 f8e0 	bl	8005c20 <__malloc_lock>
 8005a60:	4a1d      	ldr	r2, [pc, #116]	@ (8005ad8 <_free_r+0x90>)
 8005a62:	6813      	ldr	r3, [r2, #0]
 8005a64:	b933      	cbnz	r3, 8005a74 <_free_r+0x2c>
 8005a66:	6063      	str	r3, [r4, #4]
 8005a68:	6014      	str	r4, [r2, #0]
 8005a6a:	4628      	mov	r0, r5
 8005a6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a70:	f000 b8dc 	b.w	8005c2c <__malloc_unlock>
 8005a74:	42a3      	cmp	r3, r4
 8005a76:	d908      	bls.n	8005a8a <_free_r+0x42>
 8005a78:	6820      	ldr	r0, [r4, #0]
 8005a7a:	1821      	adds	r1, r4, r0
 8005a7c:	428b      	cmp	r3, r1
 8005a7e:	bf01      	itttt	eq
 8005a80:	6819      	ldreq	r1, [r3, #0]
 8005a82:	685b      	ldreq	r3, [r3, #4]
 8005a84:	1809      	addeq	r1, r1, r0
 8005a86:	6021      	streq	r1, [r4, #0]
 8005a88:	e7ed      	b.n	8005a66 <_free_r+0x1e>
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	b10b      	cbz	r3, 8005a94 <_free_r+0x4c>
 8005a90:	42a3      	cmp	r3, r4
 8005a92:	d9fa      	bls.n	8005a8a <_free_r+0x42>
 8005a94:	6811      	ldr	r1, [r2, #0]
 8005a96:	1850      	adds	r0, r2, r1
 8005a98:	42a0      	cmp	r0, r4
 8005a9a:	d10b      	bne.n	8005ab4 <_free_r+0x6c>
 8005a9c:	6820      	ldr	r0, [r4, #0]
 8005a9e:	4401      	add	r1, r0
 8005aa0:	1850      	adds	r0, r2, r1
 8005aa2:	4283      	cmp	r3, r0
 8005aa4:	6011      	str	r1, [r2, #0]
 8005aa6:	d1e0      	bne.n	8005a6a <_free_r+0x22>
 8005aa8:	6818      	ldr	r0, [r3, #0]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	6053      	str	r3, [r2, #4]
 8005aae:	4408      	add	r0, r1
 8005ab0:	6010      	str	r0, [r2, #0]
 8005ab2:	e7da      	b.n	8005a6a <_free_r+0x22>
 8005ab4:	d902      	bls.n	8005abc <_free_r+0x74>
 8005ab6:	230c      	movs	r3, #12
 8005ab8:	602b      	str	r3, [r5, #0]
 8005aba:	e7d6      	b.n	8005a6a <_free_r+0x22>
 8005abc:	6820      	ldr	r0, [r4, #0]
 8005abe:	1821      	adds	r1, r4, r0
 8005ac0:	428b      	cmp	r3, r1
 8005ac2:	bf04      	itt	eq
 8005ac4:	6819      	ldreq	r1, [r3, #0]
 8005ac6:	685b      	ldreq	r3, [r3, #4]
 8005ac8:	6063      	str	r3, [r4, #4]
 8005aca:	bf04      	itt	eq
 8005acc:	1809      	addeq	r1, r1, r0
 8005ace:	6021      	streq	r1, [r4, #0]
 8005ad0:	6054      	str	r4, [r2, #4]
 8005ad2:	e7ca      	b.n	8005a6a <_free_r+0x22>
 8005ad4:	bd38      	pop	{r3, r4, r5, pc}
 8005ad6:	bf00      	nop
 8005ad8:	20000380 	.word	0x20000380

08005adc <sbrk_aligned>:
 8005adc:	b570      	push	{r4, r5, r6, lr}
 8005ade:	4e0f      	ldr	r6, [pc, #60]	@ (8005b1c <sbrk_aligned+0x40>)
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	6831      	ldr	r1, [r6, #0]
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	b911      	cbnz	r1, 8005aee <sbrk_aligned+0x12>
 8005ae8:	f000 fca4 	bl	8006434 <_sbrk_r>
 8005aec:	6030      	str	r0, [r6, #0]
 8005aee:	4621      	mov	r1, r4
 8005af0:	4628      	mov	r0, r5
 8005af2:	f000 fc9f 	bl	8006434 <_sbrk_r>
 8005af6:	1c43      	adds	r3, r0, #1
 8005af8:	d103      	bne.n	8005b02 <sbrk_aligned+0x26>
 8005afa:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8005afe:	4620      	mov	r0, r4
 8005b00:	bd70      	pop	{r4, r5, r6, pc}
 8005b02:	1cc4      	adds	r4, r0, #3
 8005b04:	f024 0403 	bic.w	r4, r4, #3
 8005b08:	42a0      	cmp	r0, r4
 8005b0a:	d0f8      	beq.n	8005afe <sbrk_aligned+0x22>
 8005b0c:	1a21      	subs	r1, r4, r0
 8005b0e:	4628      	mov	r0, r5
 8005b10:	f000 fc90 	bl	8006434 <_sbrk_r>
 8005b14:	3001      	adds	r0, #1
 8005b16:	d1f2      	bne.n	8005afe <sbrk_aligned+0x22>
 8005b18:	e7ef      	b.n	8005afa <sbrk_aligned+0x1e>
 8005b1a:	bf00      	nop
 8005b1c:	2000037c 	.word	0x2000037c

08005b20 <_malloc_r>:
 8005b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b24:	1ccd      	adds	r5, r1, #3
 8005b26:	f025 0503 	bic.w	r5, r5, #3
 8005b2a:	3508      	adds	r5, #8
 8005b2c:	2d0c      	cmp	r5, #12
 8005b2e:	bf38      	it	cc
 8005b30:	250c      	movcc	r5, #12
 8005b32:	2d00      	cmp	r5, #0
 8005b34:	4606      	mov	r6, r0
 8005b36:	db01      	blt.n	8005b3c <_malloc_r+0x1c>
 8005b38:	42a9      	cmp	r1, r5
 8005b3a:	d904      	bls.n	8005b46 <_malloc_r+0x26>
 8005b3c:	230c      	movs	r3, #12
 8005b3e:	6033      	str	r3, [r6, #0]
 8005b40:	2000      	movs	r0, #0
 8005b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c1c <_malloc_r+0xfc>
 8005b4a:	f000 f869 	bl	8005c20 <__malloc_lock>
 8005b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8005b52:	461c      	mov	r4, r3
 8005b54:	bb44      	cbnz	r4, 8005ba8 <_malloc_r+0x88>
 8005b56:	4629      	mov	r1, r5
 8005b58:	4630      	mov	r0, r6
 8005b5a:	f7ff ffbf 	bl	8005adc <sbrk_aligned>
 8005b5e:	1c43      	adds	r3, r0, #1
 8005b60:	4604      	mov	r4, r0
 8005b62:	d158      	bne.n	8005c16 <_malloc_r+0xf6>
 8005b64:	f8d8 4000 	ldr.w	r4, [r8]
 8005b68:	4627      	mov	r7, r4
 8005b6a:	2f00      	cmp	r7, #0
 8005b6c:	d143      	bne.n	8005bf6 <_malloc_r+0xd6>
 8005b6e:	2c00      	cmp	r4, #0
 8005b70:	d04b      	beq.n	8005c0a <_malloc_r+0xea>
 8005b72:	6823      	ldr	r3, [r4, #0]
 8005b74:	4639      	mov	r1, r7
 8005b76:	4630      	mov	r0, r6
 8005b78:	eb04 0903 	add.w	r9, r4, r3
 8005b7c:	f000 fc5a 	bl	8006434 <_sbrk_r>
 8005b80:	4581      	cmp	r9, r0
 8005b82:	d142      	bne.n	8005c0a <_malloc_r+0xea>
 8005b84:	6821      	ldr	r1, [r4, #0]
 8005b86:	1a6d      	subs	r5, r5, r1
 8005b88:	4629      	mov	r1, r5
 8005b8a:	4630      	mov	r0, r6
 8005b8c:	f7ff ffa6 	bl	8005adc <sbrk_aligned>
 8005b90:	3001      	adds	r0, #1
 8005b92:	d03a      	beq.n	8005c0a <_malloc_r+0xea>
 8005b94:	6823      	ldr	r3, [r4, #0]
 8005b96:	442b      	add	r3, r5
 8005b98:	6023      	str	r3, [r4, #0]
 8005b9a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b9e:	685a      	ldr	r2, [r3, #4]
 8005ba0:	bb62      	cbnz	r2, 8005bfc <_malloc_r+0xdc>
 8005ba2:	f8c8 7000 	str.w	r7, [r8]
 8005ba6:	e00f      	b.n	8005bc8 <_malloc_r+0xa8>
 8005ba8:	6822      	ldr	r2, [r4, #0]
 8005baa:	1b52      	subs	r2, r2, r5
 8005bac:	d420      	bmi.n	8005bf0 <_malloc_r+0xd0>
 8005bae:	2a0b      	cmp	r2, #11
 8005bb0:	d917      	bls.n	8005be2 <_malloc_r+0xc2>
 8005bb2:	1961      	adds	r1, r4, r5
 8005bb4:	42a3      	cmp	r3, r4
 8005bb6:	6025      	str	r5, [r4, #0]
 8005bb8:	bf18      	it	ne
 8005bba:	6059      	strne	r1, [r3, #4]
 8005bbc:	6863      	ldr	r3, [r4, #4]
 8005bbe:	bf08      	it	eq
 8005bc0:	f8c8 1000 	streq.w	r1, [r8]
 8005bc4:	5162      	str	r2, [r4, r5]
 8005bc6:	604b      	str	r3, [r1, #4]
 8005bc8:	4630      	mov	r0, r6
 8005bca:	f000 f82f 	bl	8005c2c <__malloc_unlock>
 8005bce:	f104 000b 	add.w	r0, r4, #11
 8005bd2:	1d23      	adds	r3, r4, #4
 8005bd4:	f020 0007 	bic.w	r0, r0, #7
 8005bd8:	1ac2      	subs	r2, r0, r3
 8005bda:	bf1c      	itt	ne
 8005bdc:	1a1b      	subne	r3, r3, r0
 8005bde:	50a3      	strne	r3, [r4, r2]
 8005be0:	e7af      	b.n	8005b42 <_malloc_r+0x22>
 8005be2:	6862      	ldr	r2, [r4, #4]
 8005be4:	42a3      	cmp	r3, r4
 8005be6:	bf0c      	ite	eq
 8005be8:	f8c8 2000 	streq.w	r2, [r8]
 8005bec:	605a      	strne	r2, [r3, #4]
 8005bee:	e7eb      	b.n	8005bc8 <_malloc_r+0xa8>
 8005bf0:	4623      	mov	r3, r4
 8005bf2:	6864      	ldr	r4, [r4, #4]
 8005bf4:	e7ae      	b.n	8005b54 <_malloc_r+0x34>
 8005bf6:	463c      	mov	r4, r7
 8005bf8:	687f      	ldr	r7, [r7, #4]
 8005bfa:	e7b6      	b.n	8005b6a <_malloc_r+0x4a>
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	42a3      	cmp	r3, r4
 8005c02:	d1fb      	bne.n	8005bfc <_malloc_r+0xdc>
 8005c04:	2300      	movs	r3, #0
 8005c06:	6053      	str	r3, [r2, #4]
 8005c08:	e7de      	b.n	8005bc8 <_malloc_r+0xa8>
 8005c0a:	230c      	movs	r3, #12
 8005c0c:	6033      	str	r3, [r6, #0]
 8005c0e:	4630      	mov	r0, r6
 8005c10:	f000 f80c 	bl	8005c2c <__malloc_unlock>
 8005c14:	e794      	b.n	8005b40 <_malloc_r+0x20>
 8005c16:	6005      	str	r5, [r0, #0]
 8005c18:	e7d6      	b.n	8005bc8 <_malloc_r+0xa8>
 8005c1a:	bf00      	nop
 8005c1c:	20000380 	.word	0x20000380

08005c20 <__malloc_lock>:
 8005c20:	4801      	ldr	r0, [pc, #4]	@ (8005c28 <__malloc_lock+0x8>)
 8005c22:	f7ff bf0e 	b.w	8005a42 <__retarget_lock_acquire_recursive>
 8005c26:	bf00      	nop
 8005c28:	20000378 	.word	0x20000378

08005c2c <__malloc_unlock>:
 8005c2c:	4801      	ldr	r0, [pc, #4]	@ (8005c34 <__malloc_unlock+0x8>)
 8005c2e:	f7ff bf09 	b.w	8005a44 <__retarget_lock_release_recursive>
 8005c32:	bf00      	nop
 8005c34:	20000378 	.word	0x20000378

08005c38 <__sfputc_r>:
 8005c38:	6893      	ldr	r3, [r2, #8]
 8005c3a:	3b01      	subs	r3, #1
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	b410      	push	{r4}
 8005c40:	6093      	str	r3, [r2, #8]
 8005c42:	da08      	bge.n	8005c56 <__sfputc_r+0x1e>
 8005c44:	6994      	ldr	r4, [r2, #24]
 8005c46:	42a3      	cmp	r3, r4
 8005c48:	db01      	blt.n	8005c4e <__sfputc_r+0x16>
 8005c4a:	290a      	cmp	r1, #10
 8005c4c:	d103      	bne.n	8005c56 <__sfputc_r+0x1e>
 8005c4e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c52:	f7ff bde8 	b.w	8005826 <__swbuf_r>
 8005c56:	6813      	ldr	r3, [r2, #0]
 8005c58:	1c58      	adds	r0, r3, #1
 8005c5a:	6010      	str	r0, [r2, #0]
 8005c5c:	7019      	strb	r1, [r3, #0]
 8005c5e:	4608      	mov	r0, r1
 8005c60:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c64:	4770      	bx	lr

08005c66 <__sfputs_r>:
 8005c66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c68:	4606      	mov	r6, r0
 8005c6a:	460f      	mov	r7, r1
 8005c6c:	4614      	mov	r4, r2
 8005c6e:	18d5      	adds	r5, r2, r3
 8005c70:	42ac      	cmp	r4, r5
 8005c72:	d101      	bne.n	8005c78 <__sfputs_r+0x12>
 8005c74:	2000      	movs	r0, #0
 8005c76:	e007      	b.n	8005c88 <__sfputs_r+0x22>
 8005c78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c7c:	463a      	mov	r2, r7
 8005c7e:	4630      	mov	r0, r6
 8005c80:	f7ff ffda 	bl	8005c38 <__sfputc_r>
 8005c84:	1c43      	adds	r3, r0, #1
 8005c86:	d1f3      	bne.n	8005c70 <__sfputs_r+0xa>
 8005c88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c8c <_vfiprintf_r>:
 8005c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c90:	460d      	mov	r5, r1
 8005c92:	b09d      	sub	sp, #116	@ 0x74
 8005c94:	4614      	mov	r4, r2
 8005c96:	4698      	mov	r8, r3
 8005c98:	4606      	mov	r6, r0
 8005c9a:	b118      	cbz	r0, 8005ca4 <_vfiprintf_r+0x18>
 8005c9c:	6a03      	ldr	r3, [r0, #32]
 8005c9e:	b90b      	cbnz	r3, 8005ca4 <_vfiprintf_r+0x18>
 8005ca0:	f7ff fcd8 	bl	8005654 <__sinit>
 8005ca4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ca6:	07d9      	lsls	r1, r3, #31
 8005ca8:	d405      	bmi.n	8005cb6 <_vfiprintf_r+0x2a>
 8005caa:	89ab      	ldrh	r3, [r5, #12]
 8005cac:	059a      	lsls	r2, r3, #22
 8005cae:	d402      	bmi.n	8005cb6 <_vfiprintf_r+0x2a>
 8005cb0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005cb2:	f7ff fec6 	bl	8005a42 <__retarget_lock_acquire_recursive>
 8005cb6:	89ab      	ldrh	r3, [r5, #12]
 8005cb8:	071b      	lsls	r3, r3, #28
 8005cba:	d501      	bpl.n	8005cc0 <_vfiprintf_r+0x34>
 8005cbc:	692b      	ldr	r3, [r5, #16]
 8005cbe:	b99b      	cbnz	r3, 8005ce8 <_vfiprintf_r+0x5c>
 8005cc0:	4629      	mov	r1, r5
 8005cc2:	4630      	mov	r0, r6
 8005cc4:	f7ff fdee 	bl	80058a4 <__swsetup_r>
 8005cc8:	b170      	cbz	r0, 8005ce8 <_vfiprintf_r+0x5c>
 8005cca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ccc:	07dc      	lsls	r4, r3, #31
 8005cce:	d504      	bpl.n	8005cda <_vfiprintf_r+0x4e>
 8005cd0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005cd4:	b01d      	add	sp, #116	@ 0x74
 8005cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cda:	89ab      	ldrh	r3, [r5, #12]
 8005cdc:	0598      	lsls	r0, r3, #22
 8005cde:	d4f7      	bmi.n	8005cd0 <_vfiprintf_r+0x44>
 8005ce0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ce2:	f7ff feaf 	bl	8005a44 <__retarget_lock_release_recursive>
 8005ce6:	e7f3      	b.n	8005cd0 <_vfiprintf_r+0x44>
 8005ce8:	2300      	movs	r3, #0
 8005cea:	9309      	str	r3, [sp, #36]	@ 0x24
 8005cec:	2320      	movs	r3, #32
 8005cee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005cf2:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cf6:	2330      	movs	r3, #48	@ 0x30
 8005cf8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005ea8 <_vfiprintf_r+0x21c>
 8005cfc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d00:	f04f 0901 	mov.w	r9, #1
 8005d04:	4623      	mov	r3, r4
 8005d06:	469a      	mov	sl, r3
 8005d08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d0c:	b10a      	cbz	r2, 8005d12 <_vfiprintf_r+0x86>
 8005d0e:	2a25      	cmp	r2, #37	@ 0x25
 8005d10:	d1f9      	bne.n	8005d06 <_vfiprintf_r+0x7a>
 8005d12:	ebba 0b04 	subs.w	fp, sl, r4
 8005d16:	d00b      	beq.n	8005d30 <_vfiprintf_r+0xa4>
 8005d18:	465b      	mov	r3, fp
 8005d1a:	4622      	mov	r2, r4
 8005d1c:	4629      	mov	r1, r5
 8005d1e:	4630      	mov	r0, r6
 8005d20:	f7ff ffa1 	bl	8005c66 <__sfputs_r>
 8005d24:	3001      	adds	r0, #1
 8005d26:	f000 80a7 	beq.w	8005e78 <_vfiprintf_r+0x1ec>
 8005d2a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d2c:	445a      	add	r2, fp
 8005d2e:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d30:	f89a 3000 	ldrb.w	r3, [sl]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	f000 809f 	beq.w	8005e78 <_vfiprintf_r+0x1ec>
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005d40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d44:	f10a 0a01 	add.w	sl, sl, #1
 8005d48:	9304      	str	r3, [sp, #16]
 8005d4a:	9307      	str	r3, [sp, #28]
 8005d4c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005d50:	931a      	str	r3, [sp, #104]	@ 0x68
 8005d52:	4654      	mov	r4, sl
 8005d54:	2205      	movs	r2, #5
 8005d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d5a:	4853      	ldr	r0, [pc, #332]	@ (8005ea8 <_vfiprintf_r+0x21c>)
 8005d5c:	f7fa fa60 	bl	8000220 <memchr>
 8005d60:	9a04      	ldr	r2, [sp, #16]
 8005d62:	b9d8      	cbnz	r0, 8005d9c <_vfiprintf_r+0x110>
 8005d64:	06d1      	lsls	r1, r2, #27
 8005d66:	bf44      	itt	mi
 8005d68:	2320      	movmi	r3, #32
 8005d6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d6e:	0713      	lsls	r3, r2, #28
 8005d70:	bf44      	itt	mi
 8005d72:	232b      	movmi	r3, #43	@ 0x2b
 8005d74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005d78:	f89a 3000 	ldrb.w	r3, [sl]
 8005d7c:	2b2a      	cmp	r3, #42	@ 0x2a
 8005d7e:	d015      	beq.n	8005dac <_vfiprintf_r+0x120>
 8005d80:	9a07      	ldr	r2, [sp, #28]
 8005d82:	4654      	mov	r4, sl
 8005d84:	2000      	movs	r0, #0
 8005d86:	f04f 0c0a 	mov.w	ip, #10
 8005d8a:	4621      	mov	r1, r4
 8005d8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d90:	3b30      	subs	r3, #48	@ 0x30
 8005d92:	2b09      	cmp	r3, #9
 8005d94:	d94b      	bls.n	8005e2e <_vfiprintf_r+0x1a2>
 8005d96:	b1b0      	cbz	r0, 8005dc6 <_vfiprintf_r+0x13a>
 8005d98:	9207      	str	r2, [sp, #28]
 8005d9a:	e014      	b.n	8005dc6 <_vfiprintf_r+0x13a>
 8005d9c:	eba0 0308 	sub.w	r3, r0, r8
 8005da0:	fa09 f303 	lsl.w	r3, r9, r3
 8005da4:	4313      	orrs	r3, r2
 8005da6:	9304      	str	r3, [sp, #16]
 8005da8:	46a2      	mov	sl, r4
 8005daa:	e7d2      	b.n	8005d52 <_vfiprintf_r+0xc6>
 8005dac:	9b03      	ldr	r3, [sp, #12]
 8005dae:	1d19      	adds	r1, r3, #4
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	9103      	str	r1, [sp, #12]
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	bfbb      	ittet	lt
 8005db8:	425b      	neglt	r3, r3
 8005dba:	f042 0202 	orrlt.w	r2, r2, #2
 8005dbe:	9307      	strge	r3, [sp, #28]
 8005dc0:	9307      	strlt	r3, [sp, #28]
 8005dc2:	bfb8      	it	lt
 8005dc4:	9204      	strlt	r2, [sp, #16]
 8005dc6:	7823      	ldrb	r3, [r4, #0]
 8005dc8:	2b2e      	cmp	r3, #46	@ 0x2e
 8005dca:	d10a      	bne.n	8005de2 <_vfiprintf_r+0x156>
 8005dcc:	7863      	ldrb	r3, [r4, #1]
 8005dce:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dd0:	d132      	bne.n	8005e38 <_vfiprintf_r+0x1ac>
 8005dd2:	9b03      	ldr	r3, [sp, #12]
 8005dd4:	1d1a      	adds	r2, r3, #4
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	9203      	str	r2, [sp, #12]
 8005dda:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005dde:	3402      	adds	r4, #2
 8005de0:	9305      	str	r3, [sp, #20]
 8005de2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005eb8 <_vfiprintf_r+0x22c>
 8005de6:	7821      	ldrb	r1, [r4, #0]
 8005de8:	2203      	movs	r2, #3
 8005dea:	4650      	mov	r0, sl
 8005dec:	f7fa fa18 	bl	8000220 <memchr>
 8005df0:	b138      	cbz	r0, 8005e02 <_vfiprintf_r+0x176>
 8005df2:	9b04      	ldr	r3, [sp, #16]
 8005df4:	eba0 000a 	sub.w	r0, r0, sl
 8005df8:	2240      	movs	r2, #64	@ 0x40
 8005dfa:	4082      	lsls	r2, r0
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	3401      	adds	r4, #1
 8005e00:	9304      	str	r3, [sp, #16]
 8005e02:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e06:	4829      	ldr	r0, [pc, #164]	@ (8005eac <_vfiprintf_r+0x220>)
 8005e08:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e0c:	2206      	movs	r2, #6
 8005e0e:	f7fa fa07 	bl	8000220 <memchr>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d03f      	beq.n	8005e96 <_vfiprintf_r+0x20a>
 8005e16:	4b26      	ldr	r3, [pc, #152]	@ (8005eb0 <_vfiprintf_r+0x224>)
 8005e18:	bb1b      	cbnz	r3, 8005e62 <_vfiprintf_r+0x1d6>
 8005e1a:	9b03      	ldr	r3, [sp, #12]
 8005e1c:	3307      	adds	r3, #7
 8005e1e:	f023 0307 	bic.w	r3, r3, #7
 8005e22:	3308      	adds	r3, #8
 8005e24:	9303      	str	r3, [sp, #12]
 8005e26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e28:	443b      	add	r3, r7
 8005e2a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e2c:	e76a      	b.n	8005d04 <_vfiprintf_r+0x78>
 8005e2e:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e32:	460c      	mov	r4, r1
 8005e34:	2001      	movs	r0, #1
 8005e36:	e7a8      	b.n	8005d8a <_vfiprintf_r+0xfe>
 8005e38:	2300      	movs	r3, #0
 8005e3a:	3401      	adds	r4, #1
 8005e3c:	9305      	str	r3, [sp, #20]
 8005e3e:	4619      	mov	r1, r3
 8005e40:	f04f 0c0a 	mov.w	ip, #10
 8005e44:	4620      	mov	r0, r4
 8005e46:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e4a:	3a30      	subs	r2, #48	@ 0x30
 8005e4c:	2a09      	cmp	r2, #9
 8005e4e:	d903      	bls.n	8005e58 <_vfiprintf_r+0x1cc>
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d0c6      	beq.n	8005de2 <_vfiprintf_r+0x156>
 8005e54:	9105      	str	r1, [sp, #20]
 8005e56:	e7c4      	b.n	8005de2 <_vfiprintf_r+0x156>
 8005e58:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	2301      	movs	r3, #1
 8005e60:	e7f0      	b.n	8005e44 <_vfiprintf_r+0x1b8>
 8005e62:	ab03      	add	r3, sp, #12
 8005e64:	9300      	str	r3, [sp, #0]
 8005e66:	462a      	mov	r2, r5
 8005e68:	4b12      	ldr	r3, [pc, #72]	@ (8005eb4 <_vfiprintf_r+0x228>)
 8005e6a:	a904      	add	r1, sp, #16
 8005e6c:	4630      	mov	r0, r6
 8005e6e:	f3af 8000 	nop.w
 8005e72:	4607      	mov	r7, r0
 8005e74:	1c78      	adds	r0, r7, #1
 8005e76:	d1d6      	bne.n	8005e26 <_vfiprintf_r+0x19a>
 8005e78:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005e7a:	07d9      	lsls	r1, r3, #31
 8005e7c:	d405      	bmi.n	8005e8a <_vfiprintf_r+0x1fe>
 8005e7e:	89ab      	ldrh	r3, [r5, #12]
 8005e80:	059a      	lsls	r2, r3, #22
 8005e82:	d402      	bmi.n	8005e8a <_vfiprintf_r+0x1fe>
 8005e84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005e86:	f7ff fddd 	bl	8005a44 <__retarget_lock_release_recursive>
 8005e8a:	89ab      	ldrh	r3, [r5, #12]
 8005e8c:	065b      	lsls	r3, r3, #25
 8005e8e:	f53f af1f 	bmi.w	8005cd0 <_vfiprintf_r+0x44>
 8005e92:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005e94:	e71e      	b.n	8005cd4 <_vfiprintf_r+0x48>
 8005e96:	ab03      	add	r3, sp, #12
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	462a      	mov	r2, r5
 8005e9c:	4b05      	ldr	r3, [pc, #20]	@ (8005eb4 <_vfiprintf_r+0x228>)
 8005e9e:	a904      	add	r1, sp, #16
 8005ea0:	4630      	mov	r0, r6
 8005ea2:	f000 f879 	bl	8005f98 <_printf_i>
 8005ea6:	e7e4      	b.n	8005e72 <_vfiprintf_r+0x1e6>
 8005ea8:	080064f0 	.word	0x080064f0
 8005eac:	080064fa 	.word	0x080064fa
 8005eb0:	00000000 	.word	0x00000000
 8005eb4:	08005c67 	.word	0x08005c67
 8005eb8:	080064f6 	.word	0x080064f6

08005ebc <_printf_common>:
 8005ebc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ec0:	4616      	mov	r6, r2
 8005ec2:	4698      	mov	r8, r3
 8005ec4:	688a      	ldr	r2, [r1, #8]
 8005ec6:	690b      	ldr	r3, [r1, #16]
 8005ec8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	bfb8      	it	lt
 8005ed0:	4613      	movlt	r3, r2
 8005ed2:	6033      	str	r3, [r6, #0]
 8005ed4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ed8:	4607      	mov	r7, r0
 8005eda:	460c      	mov	r4, r1
 8005edc:	b10a      	cbz	r2, 8005ee2 <_printf_common+0x26>
 8005ede:	3301      	adds	r3, #1
 8005ee0:	6033      	str	r3, [r6, #0]
 8005ee2:	6823      	ldr	r3, [r4, #0]
 8005ee4:	0699      	lsls	r1, r3, #26
 8005ee6:	bf42      	ittt	mi
 8005ee8:	6833      	ldrmi	r3, [r6, #0]
 8005eea:	3302      	addmi	r3, #2
 8005eec:	6033      	strmi	r3, [r6, #0]
 8005eee:	6825      	ldr	r5, [r4, #0]
 8005ef0:	f015 0506 	ands.w	r5, r5, #6
 8005ef4:	d106      	bne.n	8005f04 <_printf_common+0x48>
 8005ef6:	f104 0a19 	add.w	sl, r4, #25
 8005efa:	68e3      	ldr	r3, [r4, #12]
 8005efc:	6832      	ldr	r2, [r6, #0]
 8005efe:	1a9b      	subs	r3, r3, r2
 8005f00:	42ab      	cmp	r3, r5
 8005f02:	dc26      	bgt.n	8005f52 <_printf_common+0x96>
 8005f04:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f08:	6822      	ldr	r2, [r4, #0]
 8005f0a:	3b00      	subs	r3, #0
 8005f0c:	bf18      	it	ne
 8005f0e:	2301      	movne	r3, #1
 8005f10:	0692      	lsls	r2, r2, #26
 8005f12:	d42b      	bmi.n	8005f6c <_printf_common+0xb0>
 8005f14:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f18:	4641      	mov	r1, r8
 8005f1a:	4638      	mov	r0, r7
 8005f1c:	47c8      	blx	r9
 8005f1e:	3001      	adds	r0, #1
 8005f20:	d01e      	beq.n	8005f60 <_printf_common+0xa4>
 8005f22:	6823      	ldr	r3, [r4, #0]
 8005f24:	6922      	ldr	r2, [r4, #16]
 8005f26:	f003 0306 	and.w	r3, r3, #6
 8005f2a:	2b04      	cmp	r3, #4
 8005f2c:	bf02      	ittt	eq
 8005f2e:	68e5      	ldreq	r5, [r4, #12]
 8005f30:	6833      	ldreq	r3, [r6, #0]
 8005f32:	1aed      	subeq	r5, r5, r3
 8005f34:	68a3      	ldr	r3, [r4, #8]
 8005f36:	bf0c      	ite	eq
 8005f38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f3c:	2500      	movne	r5, #0
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	bfc4      	itt	gt
 8005f42:	1a9b      	subgt	r3, r3, r2
 8005f44:	18ed      	addgt	r5, r5, r3
 8005f46:	2600      	movs	r6, #0
 8005f48:	341a      	adds	r4, #26
 8005f4a:	42b5      	cmp	r5, r6
 8005f4c:	d11a      	bne.n	8005f84 <_printf_common+0xc8>
 8005f4e:	2000      	movs	r0, #0
 8005f50:	e008      	b.n	8005f64 <_printf_common+0xa8>
 8005f52:	2301      	movs	r3, #1
 8005f54:	4652      	mov	r2, sl
 8005f56:	4641      	mov	r1, r8
 8005f58:	4638      	mov	r0, r7
 8005f5a:	47c8      	blx	r9
 8005f5c:	3001      	adds	r0, #1
 8005f5e:	d103      	bne.n	8005f68 <_printf_common+0xac>
 8005f60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f68:	3501      	adds	r5, #1
 8005f6a:	e7c6      	b.n	8005efa <_printf_common+0x3e>
 8005f6c:	18e1      	adds	r1, r4, r3
 8005f6e:	1c5a      	adds	r2, r3, #1
 8005f70:	2030      	movs	r0, #48	@ 0x30
 8005f72:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f76:	4422      	add	r2, r4
 8005f78:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f7c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f80:	3302      	adds	r3, #2
 8005f82:	e7c7      	b.n	8005f14 <_printf_common+0x58>
 8005f84:	2301      	movs	r3, #1
 8005f86:	4622      	mov	r2, r4
 8005f88:	4641      	mov	r1, r8
 8005f8a:	4638      	mov	r0, r7
 8005f8c:	47c8      	blx	r9
 8005f8e:	3001      	adds	r0, #1
 8005f90:	d0e6      	beq.n	8005f60 <_printf_common+0xa4>
 8005f92:	3601      	adds	r6, #1
 8005f94:	e7d9      	b.n	8005f4a <_printf_common+0x8e>
	...

08005f98 <_printf_i>:
 8005f98:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f9c:	7e0f      	ldrb	r7, [r1, #24]
 8005f9e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005fa0:	2f78      	cmp	r7, #120	@ 0x78
 8005fa2:	4691      	mov	r9, r2
 8005fa4:	4680      	mov	r8, r0
 8005fa6:	460c      	mov	r4, r1
 8005fa8:	469a      	mov	sl, r3
 8005faa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005fae:	d807      	bhi.n	8005fc0 <_printf_i+0x28>
 8005fb0:	2f62      	cmp	r7, #98	@ 0x62
 8005fb2:	d80a      	bhi.n	8005fca <_printf_i+0x32>
 8005fb4:	2f00      	cmp	r7, #0
 8005fb6:	f000 80d1 	beq.w	800615c <_printf_i+0x1c4>
 8005fba:	2f58      	cmp	r7, #88	@ 0x58
 8005fbc:	f000 80b8 	beq.w	8006130 <_printf_i+0x198>
 8005fc0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fc4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005fc8:	e03a      	b.n	8006040 <_printf_i+0xa8>
 8005fca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005fce:	2b15      	cmp	r3, #21
 8005fd0:	d8f6      	bhi.n	8005fc0 <_printf_i+0x28>
 8005fd2:	a101      	add	r1, pc, #4	@ (adr r1, 8005fd8 <_printf_i+0x40>)
 8005fd4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fd8:	08006031 	.word	0x08006031
 8005fdc:	08006045 	.word	0x08006045
 8005fe0:	08005fc1 	.word	0x08005fc1
 8005fe4:	08005fc1 	.word	0x08005fc1
 8005fe8:	08005fc1 	.word	0x08005fc1
 8005fec:	08005fc1 	.word	0x08005fc1
 8005ff0:	08006045 	.word	0x08006045
 8005ff4:	08005fc1 	.word	0x08005fc1
 8005ff8:	08005fc1 	.word	0x08005fc1
 8005ffc:	08005fc1 	.word	0x08005fc1
 8006000:	08005fc1 	.word	0x08005fc1
 8006004:	08006143 	.word	0x08006143
 8006008:	0800606f 	.word	0x0800606f
 800600c:	080060fd 	.word	0x080060fd
 8006010:	08005fc1 	.word	0x08005fc1
 8006014:	08005fc1 	.word	0x08005fc1
 8006018:	08006165 	.word	0x08006165
 800601c:	08005fc1 	.word	0x08005fc1
 8006020:	0800606f 	.word	0x0800606f
 8006024:	08005fc1 	.word	0x08005fc1
 8006028:	08005fc1 	.word	0x08005fc1
 800602c:	08006105 	.word	0x08006105
 8006030:	6833      	ldr	r3, [r6, #0]
 8006032:	1d1a      	adds	r2, r3, #4
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	6032      	str	r2, [r6, #0]
 8006038:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800603c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006040:	2301      	movs	r3, #1
 8006042:	e09c      	b.n	800617e <_printf_i+0x1e6>
 8006044:	6833      	ldr	r3, [r6, #0]
 8006046:	6820      	ldr	r0, [r4, #0]
 8006048:	1d19      	adds	r1, r3, #4
 800604a:	6031      	str	r1, [r6, #0]
 800604c:	0606      	lsls	r6, r0, #24
 800604e:	d501      	bpl.n	8006054 <_printf_i+0xbc>
 8006050:	681d      	ldr	r5, [r3, #0]
 8006052:	e003      	b.n	800605c <_printf_i+0xc4>
 8006054:	0645      	lsls	r5, r0, #25
 8006056:	d5fb      	bpl.n	8006050 <_printf_i+0xb8>
 8006058:	f9b3 5000 	ldrsh.w	r5, [r3]
 800605c:	2d00      	cmp	r5, #0
 800605e:	da03      	bge.n	8006068 <_printf_i+0xd0>
 8006060:	232d      	movs	r3, #45	@ 0x2d
 8006062:	426d      	negs	r5, r5
 8006064:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006068:	4858      	ldr	r0, [pc, #352]	@ (80061cc <_printf_i+0x234>)
 800606a:	230a      	movs	r3, #10
 800606c:	e011      	b.n	8006092 <_printf_i+0xfa>
 800606e:	6821      	ldr	r1, [r4, #0]
 8006070:	6833      	ldr	r3, [r6, #0]
 8006072:	0608      	lsls	r0, r1, #24
 8006074:	f853 5b04 	ldr.w	r5, [r3], #4
 8006078:	d402      	bmi.n	8006080 <_printf_i+0xe8>
 800607a:	0649      	lsls	r1, r1, #25
 800607c:	bf48      	it	mi
 800607e:	b2ad      	uxthmi	r5, r5
 8006080:	2f6f      	cmp	r7, #111	@ 0x6f
 8006082:	4852      	ldr	r0, [pc, #328]	@ (80061cc <_printf_i+0x234>)
 8006084:	6033      	str	r3, [r6, #0]
 8006086:	bf14      	ite	ne
 8006088:	230a      	movne	r3, #10
 800608a:	2308      	moveq	r3, #8
 800608c:	2100      	movs	r1, #0
 800608e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006092:	6866      	ldr	r6, [r4, #4]
 8006094:	60a6      	str	r6, [r4, #8]
 8006096:	2e00      	cmp	r6, #0
 8006098:	db05      	blt.n	80060a6 <_printf_i+0x10e>
 800609a:	6821      	ldr	r1, [r4, #0]
 800609c:	432e      	orrs	r6, r5
 800609e:	f021 0104 	bic.w	r1, r1, #4
 80060a2:	6021      	str	r1, [r4, #0]
 80060a4:	d04b      	beq.n	800613e <_printf_i+0x1a6>
 80060a6:	4616      	mov	r6, r2
 80060a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80060ac:	fb03 5711 	mls	r7, r3, r1, r5
 80060b0:	5dc7      	ldrb	r7, [r0, r7]
 80060b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060b6:	462f      	mov	r7, r5
 80060b8:	42bb      	cmp	r3, r7
 80060ba:	460d      	mov	r5, r1
 80060bc:	d9f4      	bls.n	80060a8 <_printf_i+0x110>
 80060be:	2b08      	cmp	r3, #8
 80060c0:	d10b      	bne.n	80060da <_printf_i+0x142>
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	07df      	lsls	r7, r3, #31
 80060c6:	d508      	bpl.n	80060da <_printf_i+0x142>
 80060c8:	6923      	ldr	r3, [r4, #16]
 80060ca:	6861      	ldr	r1, [r4, #4]
 80060cc:	4299      	cmp	r1, r3
 80060ce:	bfde      	ittt	le
 80060d0:	2330      	movle	r3, #48	@ 0x30
 80060d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060d6:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80060da:	1b92      	subs	r2, r2, r6
 80060dc:	6122      	str	r2, [r4, #16]
 80060de:	f8cd a000 	str.w	sl, [sp]
 80060e2:	464b      	mov	r3, r9
 80060e4:	aa03      	add	r2, sp, #12
 80060e6:	4621      	mov	r1, r4
 80060e8:	4640      	mov	r0, r8
 80060ea:	f7ff fee7 	bl	8005ebc <_printf_common>
 80060ee:	3001      	adds	r0, #1
 80060f0:	d14a      	bne.n	8006188 <_printf_i+0x1f0>
 80060f2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80060f6:	b004      	add	sp, #16
 80060f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	f043 0320 	orr.w	r3, r3, #32
 8006102:	6023      	str	r3, [r4, #0]
 8006104:	4832      	ldr	r0, [pc, #200]	@ (80061d0 <_printf_i+0x238>)
 8006106:	2778      	movs	r7, #120	@ 0x78
 8006108:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800610c:	6823      	ldr	r3, [r4, #0]
 800610e:	6831      	ldr	r1, [r6, #0]
 8006110:	061f      	lsls	r7, r3, #24
 8006112:	f851 5b04 	ldr.w	r5, [r1], #4
 8006116:	d402      	bmi.n	800611e <_printf_i+0x186>
 8006118:	065f      	lsls	r7, r3, #25
 800611a:	bf48      	it	mi
 800611c:	b2ad      	uxthmi	r5, r5
 800611e:	6031      	str	r1, [r6, #0]
 8006120:	07d9      	lsls	r1, r3, #31
 8006122:	bf44      	itt	mi
 8006124:	f043 0320 	orrmi.w	r3, r3, #32
 8006128:	6023      	strmi	r3, [r4, #0]
 800612a:	b11d      	cbz	r5, 8006134 <_printf_i+0x19c>
 800612c:	2310      	movs	r3, #16
 800612e:	e7ad      	b.n	800608c <_printf_i+0xf4>
 8006130:	4826      	ldr	r0, [pc, #152]	@ (80061cc <_printf_i+0x234>)
 8006132:	e7e9      	b.n	8006108 <_printf_i+0x170>
 8006134:	6823      	ldr	r3, [r4, #0]
 8006136:	f023 0320 	bic.w	r3, r3, #32
 800613a:	6023      	str	r3, [r4, #0]
 800613c:	e7f6      	b.n	800612c <_printf_i+0x194>
 800613e:	4616      	mov	r6, r2
 8006140:	e7bd      	b.n	80060be <_printf_i+0x126>
 8006142:	6833      	ldr	r3, [r6, #0]
 8006144:	6825      	ldr	r5, [r4, #0]
 8006146:	6961      	ldr	r1, [r4, #20]
 8006148:	1d18      	adds	r0, r3, #4
 800614a:	6030      	str	r0, [r6, #0]
 800614c:	062e      	lsls	r6, r5, #24
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	d501      	bpl.n	8006156 <_printf_i+0x1be>
 8006152:	6019      	str	r1, [r3, #0]
 8006154:	e002      	b.n	800615c <_printf_i+0x1c4>
 8006156:	0668      	lsls	r0, r5, #25
 8006158:	d5fb      	bpl.n	8006152 <_printf_i+0x1ba>
 800615a:	8019      	strh	r1, [r3, #0]
 800615c:	2300      	movs	r3, #0
 800615e:	6123      	str	r3, [r4, #16]
 8006160:	4616      	mov	r6, r2
 8006162:	e7bc      	b.n	80060de <_printf_i+0x146>
 8006164:	6833      	ldr	r3, [r6, #0]
 8006166:	1d1a      	adds	r2, r3, #4
 8006168:	6032      	str	r2, [r6, #0]
 800616a:	681e      	ldr	r6, [r3, #0]
 800616c:	6862      	ldr	r2, [r4, #4]
 800616e:	2100      	movs	r1, #0
 8006170:	4630      	mov	r0, r6
 8006172:	f7fa f855 	bl	8000220 <memchr>
 8006176:	b108      	cbz	r0, 800617c <_printf_i+0x1e4>
 8006178:	1b80      	subs	r0, r0, r6
 800617a:	6060      	str	r0, [r4, #4]
 800617c:	6863      	ldr	r3, [r4, #4]
 800617e:	6123      	str	r3, [r4, #16]
 8006180:	2300      	movs	r3, #0
 8006182:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006186:	e7aa      	b.n	80060de <_printf_i+0x146>
 8006188:	6923      	ldr	r3, [r4, #16]
 800618a:	4632      	mov	r2, r6
 800618c:	4649      	mov	r1, r9
 800618e:	4640      	mov	r0, r8
 8006190:	47d0      	blx	sl
 8006192:	3001      	adds	r0, #1
 8006194:	d0ad      	beq.n	80060f2 <_printf_i+0x15a>
 8006196:	6823      	ldr	r3, [r4, #0]
 8006198:	079b      	lsls	r3, r3, #30
 800619a:	d413      	bmi.n	80061c4 <_printf_i+0x22c>
 800619c:	68e0      	ldr	r0, [r4, #12]
 800619e:	9b03      	ldr	r3, [sp, #12]
 80061a0:	4298      	cmp	r0, r3
 80061a2:	bfb8      	it	lt
 80061a4:	4618      	movlt	r0, r3
 80061a6:	e7a6      	b.n	80060f6 <_printf_i+0x15e>
 80061a8:	2301      	movs	r3, #1
 80061aa:	4632      	mov	r2, r6
 80061ac:	4649      	mov	r1, r9
 80061ae:	4640      	mov	r0, r8
 80061b0:	47d0      	blx	sl
 80061b2:	3001      	adds	r0, #1
 80061b4:	d09d      	beq.n	80060f2 <_printf_i+0x15a>
 80061b6:	3501      	adds	r5, #1
 80061b8:	68e3      	ldr	r3, [r4, #12]
 80061ba:	9903      	ldr	r1, [sp, #12]
 80061bc:	1a5b      	subs	r3, r3, r1
 80061be:	42ab      	cmp	r3, r5
 80061c0:	dcf2      	bgt.n	80061a8 <_printf_i+0x210>
 80061c2:	e7eb      	b.n	800619c <_printf_i+0x204>
 80061c4:	2500      	movs	r5, #0
 80061c6:	f104 0619 	add.w	r6, r4, #25
 80061ca:	e7f5      	b.n	80061b8 <_printf_i+0x220>
 80061cc:	08006501 	.word	0x08006501
 80061d0:	08006512 	.word	0x08006512

080061d4 <__sflush_r>:
 80061d4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80061dc:	0716      	lsls	r6, r2, #28
 80061de:	4605      	mov	r5, r0
 80061e0:	460c      	mov	r4, r1
 80061e2:	d454      	bmi.n	800628e <__sflush_r+0xba>
 80061e4:	684b      	ldr	r3, [r1, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	dc02      	bgt.n	80061f0 <__sflush_r+0x1c>
 80061ea:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	dd48      	ble.n	8006282 <__sflush_r+0xae>
 80061f0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80061f2:	2e00      	cmp	r6, #0
 80061f4:	d045      	beq.n	8006282 <__sflush_r+0xae>
 80061f6:	2300      	movs	r3, #0
 80061f8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80061fc:	682f      	ldr	r7, [r5, #0]
 80061fe:	6a21      	ldr	r1, [r4, #32]
 8006200:	602b      	str	r3, [r5, #0]
 8006202:	d030      	beq.n	8006266 <__sflush_r+0x92>
 8006204:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006206:	89a3      	ldrh	r3, [r4, #12]
 8006208:	0759      	lsls	r1, r3, #29
 800620a:	d505      	bpl.n	8006218 <__sflush_r+0x44>
 800620c:	6863      	ldr	r3, [r4, #4]
 800620e:	1ad2      	subs	r2, r2, r3
 8006210:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006212:	b10b      	cbz	r3, 8006218 <__sflush_r+0x44>
 8006214:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006216:	1ad2      	subs	r2, r2, r3
 8006218:	2300      	movs	r3, #0
 800621a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800621c:	6a21      	ldr	r1, [r4, #32]
 800621e:	4628      	mov	r0, r5
 8006220:	47b0      	blx	r6
 8006222:	1c43      	adds	r3, r0, #1
 8006224:	89a3      	ldrh	r3, [r4, #12]
 8006226:	d106      	bne.n	8006236 <__sflush_r+0x62>
 8006228:	6829      	ldr	r1, [r5, #0]
 800622a:	291d      	cmp	r1, #29
 800622c:	d82b      	bhi.n	8006286 <__sflush_r+0xb2>
 800622e:	4a2a      	ldr	r2, [pc, #168]	@ (80062d8 <__sflush_r+0x104>)
 8006230:	40ca      	lsrs	r2, r1
 8006232:	07d6      	lsls	r6, r2, #31
 8006234:	d527      	bpl.n	8006286 <__sflush_r+0xb2>
 8006236:	2200      	movs	r2, #0
 8006238:	6062      	str	r2, [r4, #4]
 800623a:	04d9      	lsls	r1, r3, #19
 800623c:	6922      	ldr	r2, [r4, #16]
 800623e:	6022      	str	r2, [r4, #0]
 8006240:	d504      	bpl.n	800624c <__sflush_r+0x78>
 8006242:	1c42      	adds	r2, r0, #1
 8006244:	d101      	bne.n	800624a <__sflush_r+0x76>
 8006246:	682b      	ldr	r3, [r5, #0]
 8006248:	b903      	cbnz	r3, 800624c <__sflush_r+0x78>
 800624a:	6560      	str	r0, [r4, #84]	@ 0x54
 800624c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800624e:	602f      	str	r7, [r5, #0]
 8006250:	b1b9      	cbz	r1, 8006282 <__sflush_r+0xae>
 8006252:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006256:	4299      	cmp	r1, r3
 8006258:	d002      	beq.n	8006260 <__sflush_r+0x8c>
 800625a:	4628      	mov	r0, r5
 800625c:	f7ff fbf4 	bl	8005a48 <_free_r>
 8006260:	2300      	movs	r3, #0
 8006262:	6363      	str	r3, [r4, #52]	@ 0x34
 8006264:	e00d      	b.n	8006282 <__sflush_r+0xae>
 8006266:	2301      	movs	r3, #1
 8006268:	4628      	mov	r0, r5
 800626a:	47b0      	blx	r6
 800626c:	4602      	mov	r2, r0
 800626e:	1c50      	adds	r0, r2, #1
 8006270:	d1c9      	bne.n	8006206 <__sflush_r+0x32>
 8006272:	682b      	ldr	r3, [r5, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d0c6      	beq.n	8006206 <__sflush_r+0x32>
 8006278:	2b1d      	cmp	r3, #29
 800627a:	d001      	beq.n	8006280 <__sflush_r+0xac>
 800627c:	2b16      	cmp	r3, #22
 800627e:	d11e      	bne.n	80062be <__sflush_r+0xea>
 8006280:	602f      	str	r7, [r5, #0]
 8006282:	2000      	movs	r0, #0
 8006284:	e022      	b.n	80062cc <__sflush_r+0xf8>
 8006286:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800628a:	b21b      	sxth	r3, r3
 800628c:	e01b      	b.n	80062c6 <__sflush_r+0xf2>
 800628e:	690f      	ldr	r7, [r1, #16]
 8006290:	2f00      	cmp	r7, #0
 8006292:	d0f6      	beq.n	8006282 <__sflush_r+0xae>
 8006294:	0793      	lsls	r3, r2, #30
 8006296:	680e      	ldr	r6, [r1, #0]
 8006298:	bf08      	it	eq
 800629a:	694b      	ldreq	r3, [r1, #20]
 800629c:	600f      	str	r7, [r1, #0]
 800629e:	bf18      	it	ne
 80062a0:	2300      	movne	r3, #0
 80062a2:	eba6 0807 	sub.w	r8, r6, r7
 80062a6:	608b      	str	r3, [r1, #8]
 80062a8:	f1b8 0f00 	cmp.w	r8, #0
 80062ac:	dde9      	ble.n	8006282 <__sflush_r+0xae>
 80062ae:	6a21      	ldr	r1, [r4, #32]
 80062b0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80062b2:	4643      	mov	r3, r8
 80062b4:	463a      	mov	r2, r7
 80062b6:	4628      	mov	r0, r5
 80062b8:	47b0      	blx	r6
 80062ba:	2800      	cmp	r0, #0
 80062bc:	dc08      	bgt.n	80062d0 <__sflush_r+0xfc>
 80062be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062c2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062c6:	81a3      	strh	r3, [r4, #12]
 80062c8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062d0:	4407      	add	r7, r0
 80062d2:	eba8 0800 	sub.w	r8, r8, r0
 80062d6:	e7e7      	b.n	80062a8 <__sflush_r+0xd4>
 80062d8:	20400001 	.word	0x20400001

080062dc <_fflush_r>:
 80062dc:	b538      	push	{r3, r4, r5, lr}
 80062de:	690b      	ldr	r3, [r1, #16]
 80062e0:	4605      	mov	r5, r0
 80062e2:	460c      	mov	r4, r1
 80062e4:	b913      	cbnz	r3, 80062ec <_fflush_r+0x10>
 80062e6:	2500      	movs	r5, #0
 80062e8:	4628      	mov	r0, r5
 80062ea:	bd38      	pop	{r3, r4, r5, pc}
 80062ec:	b118      	cbz	r0, 80062f6 <_fflush_r+0x1a>
 80062ee:	6a03      	ldr	r3, [r0, #32]
 80062f0:	b90b      	cbnz	r3, 80062f6 <_fflush_r+0x1a>
 80062f2:	f7ff f9af 	bl	8005654 <__sinit>
 80062f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d0f3      	beq.n	80062e6 <_fflush_r+0xa>
 80062fe:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006300:	07d0      	lsls	r0, r2, #31
 8006302:	d404      	bmi.n	800630e <_fflush_r+0x32>
 8006304:	0599      	lsls	r1, r3, #22
 8006306:	d402      	bmi.n	800630e <_fflush_r+0x32>
 8006308:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800630a:	f7ff fb9a 	bl	8005a42 <__retarget_lock_acquire_recursive>
 800630e:	4628      	mov	r0, r5
 8006310:	4621      	mov	r1, r4
 8006312:	f7ff ff5f 	bl	80061d4 <__sflush_r>
 8006316:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006318:	07da      	lsls	r2, r3, #31
 800631a:	4605      	mov	r5, r0
 800631c:	d4e4      	bmi.n	80062e8 <_fflush_r+0xc>
 800631e:	89a3      	ldrh	r3, [r4, #12]
 8006320:	059b      	lsls	r3, r3, #22
 8006322:	d4e1      	bmi.n	80062e8 <_fflush_r+0xc>
 8006324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006326:	f7ff fb8d 	bl	8005a44 <__retarget_lock_release_recursive>
 800632a:	e7dd      	b.n	80062e8 <_fflush_r+0xc>

0800632c <__swhatbuf_r>:
 800632c:	b570      	push	{r4, r5, r6, lr}
 800632e:	460c      	mov	r4, r1
 8006330:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006334:	2900      	cmp	r1, #0
 8006336:	b096      	sub	sp, #88	@ 0x58
 8006338:	4615      	mov	r5, r2
 800633a:	461e      	mov	r6, r3
 800633c:	da0d      	bge.n	800635a <__swhatbuf_r+0x2e>
 800633e:	89a3      	ldrh	r3, [r4, #12]
 8006340:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8006344:	f04f 0100 	mov.w	r1, #0
 8006348:	bf14      	ite	ne
 800634a:	2340      	movne	r3, #64	@ 0x40
 800634c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8006350:	2000      	movs	r0, #0
 8006352:	6031      	str	r1, [r6, #0]
 8006354:	602b      	str	r3, [r5, #0]
 8006356:	b016      	add	sp, #88	@ 0x58
 8006358:	bd70      	pop	{r4, r5, r6, pc}
 800635a:	466a      	mov	r2, sp
 800635c:	f000 f848 	bl	80063f0 <_fstat_r>
 8006360:	2800      	cmp	r0, #0
 8006362:	dbec      	blt.n	800633e <__swhatbuf_r+0x12>
 8006364:	9901      	ldr	r1, [sp, #4]
 8006366:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800636a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800636e:	4259      	negs	r1, r3
 8006370:	4159      	adcs	r1, r3
 8006372:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006376:	e7eb      	b.n	8006350 <__swhatbuf_r+0x24>

08006378 <__smakebuf_r>:
 8006378:	898b      	ldrh	r3, [r1, #12]
 800637a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800637c:	079d      	lsls	r5, r3, #30
 800637e:	4606      	mov	r6, r0
 8006380:	460c      	mov	r4, r1
 8006382:	d507      	bpl.n	8006394 <__smakebuf_r+0x1c>
 8006384:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006388:	6023      	str	r3, [r4, #0]
 800638a:	6123      	str	r3, [r4, #16]
 800638c:	2301      	movs	r3, #1
 800638e:	6163      	str	r3, [r4, #20]
 8006390:	b003      	add	sp, #12
 8006392:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006394:	ab01      	add	r3, sp, #4
 8006396:	466a      	mov	r2, sp
 8006398:	f7ff ffc8 	bl	800632c <__swhatbuf_r>
 800639c:	9f00      	ldr	r7, [sp, #0]
 800639e:	4605      	mov	r5, r0
 80063a0:	4639      	mov	r1, r7
 80063a2:	4630      	mov	r0, r6
 80063a4:	f7ff fbbc 	bl	8005b20 <_malloc_r>
 80063a8:	b948      	cbnz	r0, 80063be <__smakebuf_r+0x46>
 80063aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063ae:	059a      	lsls	r2, r3, #22
 80063b0:	d4ee      	bmi.n	8006390 <__smakebuf_r+0x18>
 80063b2:	f023 0303 	bic.w	r3, r3, #3
 80063b6:	f043 0302 	orr.w	r3, r3, #2
 80063ba:	81a3      	strh	r3, [r4, #12]
 80063bc:	e7e2      	b.n	8006384 <__smakebuf_r+0xc>
 80063be:	89a3      	ldrh	r3, [r4, #12]
 80063c0:	6020      	str	r0, [r4, #0]
 80063c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80063c6:	81a3      	strh	r3, [r4, #12]
 80063c8:	9b01      	ldr	r3, [sp, #4]
 80063ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80063ce:	b15b      	cbz	r3, 80063e8 <__smakebuf_r+0x70>
 80063d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80063d4:	4630      	mov	r0, r6
 80063d6:	f000 f81d 	bl	8006414 <_isatty_r>
 80063da:	b128      	cbz	r0, 80063e8 <__smakebuf_r+0x70>
 80063dc:	89a3      	ldrh	r3, [r4, #12]
 80063de:	f023 0303 	bic.w	r3, r3, #3
 80063e2:	f043 0301 	orr.w	r3, r3, #1
 80063e6:	81a3      	strh	r3, [r4, #12]
 80063e8:	89a3      	ldrh	r3, [r4, #12]
 80063ea:	431d      	orrs	r5, r3
 80063ec:	81a5      	strh	r5, [r4, #12]
 80063ee:	e7cf      	b.n	8006390 <__smakebuf_r+0x18>

080063f0 <_fstat_r>:
 80063f0:	b538      	push	{r3, r4, r5, lr}
 80063f2:	4d07      	ldr	r5, [pc, #28]	@ (8006410 <_fstat_r+0x20>)
 80063f4:	2300      	movs	r3, #0
 80063f6:	4604      	mov	r4, r0
 80063f8:	4608      	mov	r0, r1
 80063fa:	4611      	mov	r1, r2
 80063fc:	602b      	str	r3, [r5, #0]
 80063fe:	f7fa fbd6 	bl	8000bae <_fstat>
 8006402:	1c43      	adds	r3, r0, #1
 8006404:	d102      	bne.n	800640c <_fstat_r+0x1c>
 8006406:	682b      	ldr	r3, [r5, #0]
 8006408:	b103      	cbz	r3, 800640c <_fstat_r+0x1c>
 800640a:	6023      	str	r3, [r4, #0]
 800640c:	bd38      	pop	{r3, r4, r5, pc}
 800640e:	bf00      	nop
 8006410:	20000374 	.word	0x20000374

08006414 <_isatty_r>:
 8006414:	b538      	push	{r3, r4, r5, lr}
 8006416:	4d06      	ldr	r5, [pc, #24]	@ (8006430 <_isatty_r+0x1c>)
 8006418:	2300      	movs	r3, #0
 800641a:	4604      	mov	r4, r0
 800641c:	4608      	mov	r0, r1
 800641e:	602b      	str	r3, [r5, #0]
 8006420:	f7fa fbd5 	bl	8000bce <_isatty>
 8006424:	1c43      	adds	r3, r0, #1
 8006426:	d102      	bne.n	800642e <_isatty_r+0x1a>
 8006428:	682b      	ldr	r3, [r5, #0]
 800642a:	b103      	cbz	r3, 800642e <_isatty_r+0x1a>
 800642c:	6023      	str	r3, [r4, #0]
 800642e:	bd38      	pop	{r3, r4, r5, pc}
 8006430:	20000374 	.word	0x20000374

08006434 <_sbrk_r>:
 8006434:	b538      	push	{r3, r4, r5, lr}
 8006436:	4d06      	ldr	r5, [pc, #24]	@ (8006450 <_sbrk_r+0x1c>)
 8006438:	2300      	movs	r3, #0
 800643a:	4604      	mov	r4, r0
 800643c:	4608      	mov	r0, r1
 800643e:	602b      	str	r3, [r5, #0]
 8006440:	f7fa fbde 	bl	8000c00 <_sbrk>
 8006444:	1c43      	adds	r3, r0, #1
 8006446:	d102      	bne.n	800644e <_sbrk_r+0x1a>
 8006448:	682b      	ldr	r3, [r5, #0]
 800644a:	b103      	cbz	r3, 800644e <_sbrk_r+0x1a>
 800644c:	6023      	str	r3, [r4, #0]
 800644e:	bd38      	pop	{r3, r4, r5, pc}
 8006450:	20000374 	.word	0x20000374

08006454 <_init>:
 8006454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006456:	bf00      	nop
 8006458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800645a:	bc08      	pop	{r3}
 800645c:	469e      	mov	lr, r3
 800645e:	4770      	bx	lr

08006460 <_fini>:
 8006460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006462:	bf00      	nop
 8006464:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006466:	bc08      	pop	{r3}
 8006468:	469e      	mov	lr, r3
 800646a:	4770      	bx	lr
