$date
	Mon Oct 26 14:03:30 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module programable_8_bit_microprocessor_tb $end
$var wire 24 ! MW [23:0] $end
$var wire 8 " MICROADDRESS [7:0] $end
$var wire 8 # DATA_OUT [7:0] $end
$var reg 8 $ DATA_IN_A [7:0] $end
$var reg 8 % DATA_IN_B [7:0] $end
$var reg 1 & GO_BAR $end
$var reg 1 ' JAM $end
$var reg 4 ( OPCODE [3:0] $end
$var reg 1 ) RESET $end
$var reg 1 * SYSTEM_CLK $end
$scope module CS $end
$var wire 24 + microword [23:0] $end
$var wire 8 , microaddress [7:0] $end
$var wire 13 - control_bits [23:11] $end
$var reg 3 . ALU_DEST [23:21] $end
$var reg 5 / ALU_FUNC [19:15] $end
$var reg 1 0 A_SOURCE $end
$var reg 4 1 BOP [12:9] $end
$var reg 1 2 B_SOURCE $end
$var reg 1 3 CIN $end
$var reg 1 4 COUNT $end
$var reg 4 5 MICRO_AD_HIGH [7:4] $end
$var reg 4 6 MICRO_AD_LOW [3:0] $end
$upscope $end
$scope module uut $end
$var wire 8 7 DATA_IN_A [7:0] $end
$var wire 8 8 DATA_IN_B [7:0] $end
$var wire 1 9 EIL_BAR $end
$var wire 1 & GO_BAR $end
$var wire 1 ' JAM $end
$var wire 24 : MW [23:0] $end
$var wire 4 ; OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 < STATUS_BITS [3:0] $end
$var wire 8 = MICROADDRESS [7:0] $end
$var wire 8 > DATA_OUT [7:0] $end
$var wire 11 ? CONTROL_BITS [23:13] $end
$scope module CONTROL_SECTION $end
$var wire 1 @ COND_OUT $end
$var wire 1 9 EIL_BAR $end
$var wire 1 & GO_BAR $end
$var wire 1 A HIGH $end
$var wire 8 B HIGH8 [7:0] $end
$var wire 1 ' JAM $end
$var wire 1 C LOW $end
$var wire 24 D MW [23:0] $end
$var wire 1 E NOTHING $end
$var wire 4 F OPCODE [3:0] $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 G STATUS_BITS [3:0] $end
$var wire 1 H MPC_LOAD_BAR $end
$var wire 4 I MICRO_AD_LOW [3:0] $end
$var wire 4 J MICRO_AD_HIGH [7:4] $end
$var wire 8 K MICROADDRESS [7:0] $end
$var wire 4 L COUNTER_IN_HIGH_SIG [7:4] $end
$var wire 1 M COUNT $end
$var wire 11 N CONTROL_BITS [23:13] $end
$var wire 8 O BUFFER_IN [7:0] $end
$var wire 4 P BOP [12:9] $end
$scope module COND_SELECT $end
$var wire 1 Q A $end
$var wire 1 R B $end
$var wire 1 S C $end
$var wire 1 T D0 $end
$var wire 1 C D1 $end
$var wire 1 U D2 $end
$var wire 1 V D3 $end
$var wire 1 & D4 $end
$var wire 1 W D5 $end
$var wire 1 C D6 $end
$var wire 1 C D7 $end
$var wire 1 X EN $end
$var wire 1 C EN_BAR $end
$var wire 1 @ W $end
$var wire 1 E Y $end
$scope module U1 $end
$var wire 1 Q a $end
$var wire 1 R b $end
$var wire 1 S c $end
$var wire 1 T d0 $end
$var wire 1 C d1 $end
$var wire 1 U d2 $end
$var wire 1 V d3 $end
$var wire 1 & d4 $end
$var wire 1 W d5 $end
$var wire 1 C d6 $end
$var wire 1 C d7 $end
$var wire 1 X en $end
$var wire 1 @ w $end
$var wire 1 E y $end
$upscope $end
$upscope $end
$scope module COUNTER_8 $end
$var wire 1 Y CARRY $end
$var wire 1 M COUNT $end
$var wire 4 Z COUNTER_IN_LOW [3:0] $end
$var wire 1 [ HIGH $end
$var wire 1 \ NOTHING $end
$var wire 1 ) RESET $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 H MPC_LOAD_BAR $end
$var wire 8 ] COUNTER_OUT [7:0] $end
$var wire 4 ^ COUNTER_IN_HIGH [7:4] $end
$scope module COUNTER1 $end
$var wire 1 _ A $end
$var wire 1 ` B $end
$var wire 1 a C $end
$var wire 1 * CLK $end
$var wire 1 ) CLR_BAR $end
$var wire 1 b D $end
$var wire 1 M ENP $end
$var wire 1 [ ENT $end
$var wire 1 c QA $end
$var wire 1 d QB $end
$var wire 1 e QC $end
$var wire 1 f QD $end
$var wire 1 Y RCO $end
$var wire 1 g SYSTEM_CLK $end
$var wire 1 H LD_BAR $end
$scope module U1 $end
$var wire 1 _ a $end
$var wire 1 ` b $end
$var wire 1 a c $end
$var wire 1 g clk $end
$var wire 1 ) clr $end
$var wire 1 b d $end
$var wire 1 M enp $end
$var wire 1 [ ent $end
$var wire 1 c qa $end
$var wire 1 d qb $end
$var wire 1 e qc $end
$var wire 1 f qd $end
$var wire 1 Y rco $end
$var wire 1 H ld $end
$upscope $end
$upscope $end
$scope module COUNTER2 $end
$var wire 1 h A $end
$var wire 1 i B $end
$var wire 1 j C $end
$var wire 1 * CLK $end
$var wire 1 ) CLR_BAR $end
$var wire 1 k D $end
$var wire 1 M ENP $end
$var wire 1 Y ENT $end
$var wire 1 l QA $end
$var wire 1 m QB $end
$var wire 1 n QC $end
$var wire 1 o QD $end
$var wire 1 \ RCO $end
$var wire 1 p SYSTEM_CLK $end
$var wire 1 H LD_BAR $end
$scope module U1 $end
$var wire 1 h a $end
$var wire 1 i b $end
$var wire 1 j c $end
$var wire 1 p clk $end
$var wire 1 ) clr $end
$var wire 1 k d $end
$var wire 1 M enp $end
$var wire 1 Y ent $end
$var wire 1 l qa $end
$var wire 1 m qb $end
$var wire 1 n qc $end
$var wire 1 o qd $end
$var wire 1 \ rco $end
$var wire 1 H ld $end
$upscope $end
$upscope $end
$upscope $end
$scope module MUX8 $end
$var wire 8 q A8 [7:0] $end
$var wire 8 r B8 [7:0] $end
$var wire 1 s EN $end
$var wire 1 C EN_BAR $end
$var wire 1 ' S $end
$var wire 8 t Y8 [7:0] $end
$scope module MUX0 $end
$var wire 4 u a [3:0] $end
$var wire 4 v b [3:0] $end
$var wire 1 s en $end
$var wire 1 ' s $end
$var reg 4 w y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 x a [3:0] $end
$var wire 4 y b [3:0] $end
$var wire 1 s en $end
$var wire 1 ' s $end
$var reg 4 z y [3:0] $end
$upscope $end
$upscope $end
$scope module OPCODEDEC0 $end
$var wire 1 9 EIL_BAR $end
$var wire 1 { LOW $end
$var wire 4 | MW_AD_HIGH [7:4] $end
$var wire 4 } MW_BOP [12:9] $end
$var wire 4 ~ OPCODE [3:0] $end
$var wire 1 !" W1 $end
$var wire 4 "" TO_COUNTER [7:4] $end
$scope module U1 $end
$var wire 4 #" A4 [3:0] $end
$var wire 4 $" B4 [3:0] $end
$var wire 1 %" EN $end
$var wire 1 { EN_BAR $end
$var wire 4 &" Y4 [3:0] $end
$var wire 1 !" S $end
$scope module MUX0 $end
$var wire 4 '" a [3:0] $end
$var wire 4 (" b [3:0] $end
$var wire 1 %" en $end
$var wire 1 !" s $end
$var reg 4 )" y [3:0] $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 *" a $end
$var wire 1 +" b $end
$var wire 1 ," c $end
$var wire 1 -" d $end
$var wire 1 !" y $end
$upscope $end
$upscope $end
$scope module XOR_2 $end
$var wire 1 ." a $end
$var wire 1 @ b $end
$var wire 1 H y $end
$upscope $end
$upscope $end
$scope module PROCESSOR_SECTION $end
$var wire 11 /" CONTROL_BITS [23:13] $end
$var wire 8 0" DATA_IN_A [7:0] $end
$var wire 8 1" DATA_IN_B [7:0] $end
$var wire 8 2" DATA_OUT [7:0] $end
$var wire 1 9 EIL_BAR $end
$var wire 1 3" LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 4 4" STATUS_BITS [3:0] $end
$var wire 8 5" IN_ZP [7:0] $end
$var wire 8 6" DATA_OUT_TB [7:0] $end
$var wire 8 7" DATA_OUT_TA [7:0] $end
$var wire 8 8" DATA_OUT_B [7:0] $end
$var wire 8 9" DATA_OUT_A [7:0] $end
$var wire 1 :" CIN $end
$var wire 1 ;" B_SOURCE $end
$var wire 1 <" A_SOURCE $end
$var wire 8 =" ALU_OUT [7:0] $end
$var wire 8 >" ALU_IN_B [7:0] $end
$var wire 8 ?" ALU_IN_A [7:0] $end
$var wire 5 @" ALU_FUNC [19:15] $end
$var wire 3 A" ALU_DEST [23:21] $end
$scope module ALU1 $end
$var wire 5 B" ALU_FUNC [19:15] $end
$var wire 1 C" C4 $end
$var wire 1 :" CIN $end
$var wire 1 D" Z $end
$var wire 8 E" OUT8 [7:0] $end
$var wire 1 F" NOTHING4 $end
$var wire 1 G" NOTHING3 $end
$var wire 1 H" NOTHING2 $end
$var wire 1 I" NOTHING1 $end
$var wire 8 J" IN_B [7:0] $end
$var wire 8 K" IN_A [7:0] $end
$var wire 1 L" CARRY $end
$var wire 1 M" C8 $end
$var wire 1 N" AEQB2 $end
$var wire 1 O" AEQB1 $end
$scope module AND1 $end
$var wire 1 D" y $end
$var wire 1 N" b $end
$var wire 1 O" a $end
$upscope $end
$scope module U1 $end
$var wire 1 P" A0_BAR $end
$var wire 1 Q" A1_BAR $end
$var wire 1 R" A2_BAR $end
$var wire 1 S" A3_BAR $end
$var wire 1 T" B0_BAR $end
$var wire 1 U" B1_BAR $end
$var wire 1 V" B2_BAR $end
$var wire 1 W" B3_BAR $end
$var wire 1 :" CI $end
$var wire 1 X" M $end
$var wire 1 Y" S0 $end
$var wire 1 Z" S0_SIG $end
$var wire 1 [" S1 $end
$var wire 1 \" S1_SIG $end
$var wire 1 ]" S2 $end
$var wire 1 ^" S2_SIG $end
$var wire 1 _" S3 $end
$var wire 1 `" S3_SIG $end
$var wire 1 I" P_BAR $end
$var wire 1 H" G_BAR $end
$var wire 1 a" F3_SIG $end
$var wire 1 b" F3_BAR $end
$var wire 1 c" F2_SIG $end
$var wire 1 d" F2_BAR $end
$var wire 1 e" F1_SIG $end
$var wire 1 f" F1_BAR $end
$var wire 1 g" F0_SIG $end
$var wire 1 h" F0_BAR $end
$var wire 1 L" CO $end
$var wire 1 i" B3_SIG $end
$var wire 1 j" B2_SIG $end
$var wire 1 k" B1_SIG $end
$var wire 1 l" B0_SIG $end
$var wire 1 O" AEQB $end
$var wire 1 m" A3_SIG $end
$var wire 1 n" A2_SIG $end
$var wire 1 o" A1_SIG $end
$var wire 1 p" A0_SIG $end
$scope module INV1 $end
$var wire 1 S" a $end
$var wire 1 m" y $end
$upscope $end
$scope module INV10 $end
$var wire 1 d" y $end
$var wire 1 c" a $end
$upscope $end
$scope module INV11 $end
$var wire 1 f" y $end
$var wire 1 e" a $end
$upscope $end
$scope module INV12 $end
$var wire 1 h" y $end
$var wire 1 g" a $end
$upscope $end
$scope module INV2 $end
$var wire 1 R" a $end
$var wire 1 n" y $end
$upscope $end
$scope module INV3 $end
$var wire 1 Q" a $end
$var wire 1 o" y $end
$upscope $end
$scope module INV4 $end
$var wire 1 P" a $end
$var wire 1 p" y $end
$upscope $end
$scope module INV5 $end
$var wire 1 W" a $end
$var wire 1 i" y $end
$upscope $end
$scope module INV6 $end
$var wire 1 V" a $end
$var wire 1 j" y $end
$upscope $end
$scope module INV7 $end
$var wire 1 U" a $end
$var wire 1 k" y $end
$upscope $end
$scope module INV8 $end
$var wire 1 T" a $end
$var wire 1 l" y $end
$upscope $end
$scope module INV9 $end
$var wire 1 b" y $end
$var wire 1 a" a $end
$upscope $end
$scope module U1 $end
$var wire 1 p" a0 $end
$var wire 1 o" a1 $end
$var wire 1 n" a2 $end
$var wire 1 m" a3 $end
$var wire 1 l" b0 $end
$var wire 1 k" b1 $end
$var wire 1 j" b2 $end
$var wire 1 i" b3 $end
$var wire 1 :" ci_bar $end
$var wire 1 X" m $end
$var wire 1 Z" s0 $end
$var wire 1 \" s1 $end
$var wire 1 ^" s2 $end
$var wire 1 `" s3 $end
$var wire 1 H" y $end
$var wire 1 I" x $end
$var wire 1 q" m_bar $end
$var wire 1 r" input3_out2 $end
$var wire 1 s" input3_out1 $end
$var wire 1 t" input2_out2 $end
$var wire 1 u" input2_out1 $end
$var wire 1 v" input1_out2 $end
$var wire 1 w" input1_out1 $end
$var wire 1 x" input0_out2 $end
$var wire 1 y" input0_out1 $end
$var wire 1 a" f3 $end
$var wire 1 c" f2 $end
$var wire 1 e" f1 $end
$var wire 1 g" f0 $end
$var wire 1 L" co_bar $end
$var wire 1 O" aeqb $end
$scope module AEQB $end
$var wire 1 O" aeqb $end
$var wire 1 a" f3 $end
$var wire 1 c" f2 $end
$var wire 1 e" f1 $end
$var wire 1 g" f0 $end
$upscope $end
$scope module GPC $end
$var wire 1 :" ci_bar $end
$var wire 1 L" co_bar $end
$var wire 1 I" x $end
$var wire 1 H" y $end
$var wire 1 r" input3_out2 $end
$var wire 1 s" input3_out1 $end
$var wire 1 t" input2_out2 $end
$var wire 1 u" input2_out1 $end
$var wire 1 v" input1_out2 $end
$var wire 1 w" input1_out1 $end
$var wire 1 x" input0_out2 $end
$var wire 1 y" input0_out1 $end
$upscope $end
$scope module INPUT0 $end
$var wire 1 p" a $end
$var wire 1 l" b $end
$var wire 1 y" out1 $end
$var wire 1 x" out2 $end
$var wire 1 Z" s0 $end
$var wire 1 \" s1 $end
$var wire 1 ^" s2 $end
$var wire 1 `" s3 $end
$upscope $end
$scope module INPUT1 $end
$var wire 1 o" a $end
$var wire 1 k" b $end
$var wire 1 w" out1 $end
$var wire 1 v" out2 $end
$var wire 1 Z" s0 $end
$var wire 1 \" s1 $end
$var wire 1 ^" s2 $end
$var wire 1 `" s3 $end
$upscope $end
$scope module INPUT2 $end
$var wire 1 n" a $end
$var wire 1 j" b $end
$var wire 1 u" out1 $end
$var wire 1 t" out2 $end
$var wire 1 Z" s0 $end
$var wire 1 \" s1 $end
$var wire 1 ^" s2 $end
$var wire 1 `" s3 $end
$upscope $end
$scope module INPUT3 $end
$var wire 1 m" a $end
$var wire 1 i" b $end
$var wire 1 s" out1 $end
$var wire 1 r" out2 $end
$var wire 1 Z" s0 $end
$var wire 1 \" s1 $end
$var wire 1 ^" s2 $end
$var wire 1 `" s3 $end
$upscope $end
$scope module M_BAR $end
$var wire 1 X" a $end
$var wire 1 q" y $end
$upscope $end
$scope module OUT_F0 $end
$var wire 1 :" ci_bar $end
$var wire 1 g" f0 $end
$var wire 1 y" input0_out1 $end
$var wire 1 x" input0_out2 $end
$var wire 1 q" m_bar $end
$upscope $end
$scope module OUT_F1 $end
$var wire 1 :" ci_bar $end
$var wire 1 e" f1 $end
$var wire 1 y" input0_out1 $end
$var wire 1 x" input0_out2 $end
$var wire 1 w" input1_out1 $end
$var wire 1 v" input1_out2 $end
$var wire 1 q" m_bar $end
$upscope $end
$scope module OUT_F2 $end
$var wire 1 :" ci_bar $end
$var wire 1 c" f2 $end
$var wire 1 y" input0_out1 $end
$var wire 1 x" input0_out2 $end
$var wire 1 w" input1_out1 $end
$var wire 1 v" input1_out2 $end
$var wire 1 u" input2_out1 $end
$var wire 1 t" input2_out2 $end
$var wire 1 q" m_bar $end
$upscope $end
$scope module OUT_F3 $end
$var wire 1 :" ci_bar $end
$var wire 1 a" f3 $end
$var wire 1 y" input0_out1 $end
$var wire 1 x" input0_out2 $end
$var wire 1 w" input1_out1 $end
$var wire 1 v" input1_out2 $end
$var wire 1 u" input2_out1 $end
$var wire 1 t" input2_out2 $end
$var wire 1 s" input3_out1 $end
$var wire 1 r" input3_out2 $end
$var wire 1 q" m_bar $end
$upscope $end
$upscope $end
$upscope $end
$scope module U2 $end
$var wire 1 z" A0_BAR $end
$var wire 1 {" A1_BAR $end
$var wire 1 |" A2_BAR $end
$var wire 1 }" A3_BAR $end
$var wire 1 ~" B0_BAR $end
$var wire 1 !# B1_BAR $end
$var wire 1 "# B2_BAR $end
$var wire 1 ## B3_BAR $end
$var wire 1 L" CI $end
$var wire 1 $# M $end
$var wire 1 %# S0 $end
$var wire 1 &# S0_SIG $end
$var wire 1 '# S1 $end
$var wire 1 (# S1_SIG $end
$var wire 1 )# S2 $end
$var wire 1 *# S2_SIG $end
$var wire 1 +# S3 $end
$var wire 1 ,# S3_SIG $end
$var wire 1 G" P_BAR $end
$var wire 1 F" G_BAR $end
$var wire 1 -# F3_SIG $end
$var wire 1 .# F3_BAR $end
$var wire 1 /# F2_SIG $end
$var wire 1 0# F2_BAR $end
$var wire 1 1# F1_SIG $end
$var wire 1 2# F1_BAR $end
$var wire 1 3# F0_SIG $end
$var wire 1 4# F0_BAR $end
$var wire 1 M" CO $end
$var wire 1 5# B3_SIG $end
$var wire 1 6# B2_SIG $end
$var wire 1 7# B1_SIG $end
$var wire 1 8# B0_SIG $end
$var wire 1 N" AEQB $end
$var wire 1 9# A3_SIG $end
$var wire 1 :# A2_SIG $end
$var wire 1 ;# A1_SIG $end
$var wire 1 <# A0_SIG $end
$scope module INV1 $end
$var wire 1 }" a $end
$var wire 1 9# y $end
$upscope $end
$scope module INV10 $end
$var wire 1 0# y $end
$var wire 1 /# a $end
$upscope $end
$scope module INV11 $end
$var wire 1 2# y $end
$var wire 1 1# a $end
$upscope $end
$scope module INV12 $end
$var wire 1 4# y $end
$var wire 1 3# a $end
$upscope $end
$scope module INV2 $end
$var wire 1 |" a $end
$var wire 1 :# y $end
$upscope $end
$scope module INV3 $end
$var wire 1 {" a $end
$var wire 1 ;# y $end
$upscope $end
$scope module INV4 $end
$var wire 1 z" a $end
$var wire 1 <# y $end
$upscope $end
$scope module INV5 $end
$var wire 1 ## a $end
$var wire 1 5# y $end
$upscope $end
$scope module INV6 $end
$var wire 1 "# a $end
$var wire 1 6# y $end
$upscope $end
$scope module INV7 $end
$var wire 1 !# a $end
$var wire 1 7# y $end
$upscope $end
$scope module INV8 $end
$var wire 1 ~" a $end
$var wire 1 8# y $end
$upscope $end
$scope module INV9 $end
$var wire 1 .# y $end
$var wire 1 -# a $end
$upscope $end
$scope module U1 $end
$var wire 1 <# a0 $end
$var wire 1 ;# a1 $end
$var wire 1 :# a2 $end
$var wire 1 9# a3 $end
$var wire 1 8# b0 $end
$var wire 1 7# b1 $end
$var wire 1 6# b2 $end
$var wire 1 5# b3 $end
$var wire 1 L" ci_bar $end
$var wire 1 $# m $end
$var wire 1 &# s0 $end
$var wire 1 (# s1 $end
$var wire 1 *# s2 $end
$var wire 1 ,# s3 $end
$var wire 1 F" y $end
$var wire 1 G" x $end
$var wire 1 =# m_bar $end
$var wire 1 ># input3_out2 $end
$var wire 1 ?# input3_out1 $end
$var wire 1 @# input2_out2 $end
$var wire 1 A# input2_out1 $end
$var wire 1 B# input1_out2 $end
$var wire 1 C# input1_out1 $end
$var wire 1 D# input0_out2 $end
$var wire 1 E# input0_out1 $end
$var wire 1 -# f3 $end
$var wire 1 /# f2 $end
$var wire 1 1# f1 $end
$var wire 1 3# f0 $end
$var wire 1 M" co_bar $end
$var wire 1 N" aeqb $end
$scope module AEQB $end
$var wire 1 N" aeqb $end
$var wire 1 -# f3 $end
$var wire 1 /# f2 $end
$var wire 1 1# f1 $end
$var wire 1 3# f0 $end
$upscope $end
$scope module GPC $end
$var wire 1 L" ci_bar $end
$var wire 1 M" co_bar $end
$var wire 1 G" x $end
$var wire 1 F" y $end
$var wire 1 ># input3_out2 $end
$var wire 1 ?# input3_out1 $end
$var wire 1 @# input2_out2 $end
$var wire 1 A# input2_out1 $end
$var wire 1 B# input1_out2 $end
$var wire 1 C# input1_out1 $end
$var wire 1 D# input0_out2 $end
$var wire 1 E# input0_out1 $end
$upscope $end
$scope module INPUT0 $end
$var wire 1 <# a $end
$var wire 1 8# b $end
$var wire 1 E# out1 $end
$var wire 1 D# out2 $end
$var wire 1 &# s0 $end
$var wire 1 (# s1 $end
$var wire 1 *# s2 $end
$var wire 1 ,# s3 $end
$upscope $end
$scope module INPUT1 $end
$var wire 1 ;# a $end
$var wire 1 7# b $end
$var wire 1 C# out1 $end
$var wire 1 B# out2 $end
$var wire 1 &# s0 $end
$var wire 1 (# s1 $end
$var wire 1 *# s2 $end
$var wire 1 ,# s3 $end
$upscope $end
$scope module INPUT2 $end
$var wire 1 :# a $end
$var wire 1 6# b $end
$var wire 1 A# out1 $end
$var wire 1 @# out2 $end
$var wire 1 &# s0 $end
$var wire 1 (# s1 $end
$var wire 1 *# s2 $end
$var wire 1 ,# s3 $end
$upscope $end
$scope module INPUT3 $end
$var wire 1 9# a $end
$var wire 1 5# b $end
$var wire 1 ?# out1 $end
$var wire 1 ># out2 $end
$var wire 1 &# s0 $end
$var wire 1 (# s1 $end
$var wire 1 *# s2 $end
$var wire 1 ,# s3 $end
$upscope $end
$scope module M_BAR $end
$var wire 1 $# a $end
$var wire 1 =# y $end
$upscope $end
$scope module OUT_F0 $end
$var wire 1 L" ci_bar $end
$var wire 1 3# f0 $end
$var wire 1 E# input0_out1 $end
$var wire 1 D# input0_out2 $end
$var wire 1 =# m_bar $end
$upscope $end
$scope module OUT_F1 $end
$var wire 1 L" ci_bar $end
$var wire 1 1# f1 $end
$var wire 1 E# input0_out1 $end
$var wire 1 D# input0_out2 $end
$var wire 1 C# input1_out1 $end
$var wire 1 B# input1_out2 $end
$var wire 1 =# m_bar $end
$upscope $end
$scope module OUT_F2 $end
$var wire 1 L" ci_bar $end
$var wire 1 /# f2 $end
$var wire 1 E# input0_out1 $end
$var wire 1 D# input0_out2 $end
$var wire 1 C# input1_out1 $end
$var wire 1 B# input1_out2 $end
$var wire 1 A# input2_out1 $end
$var wire 1 @# input2_out2 $end
$var wire 1 =# m_bar $end
$upscope $end
$scope module OUT_F3 $end
$var wire 1 L" ci_bar $end
$var wire 1 -# f3 $end
$var wire 1 E# input0_out1 $end
$var wire 1 D# input0_out2 $end
$var wire 1 C# input1_out1 $end
$var wire 1 B# input1_out2 $end
$var wire 1 A# input2_out1 $end
$var wire 1 @# input2_out2 $end
$var wire 1 ?# input3_out1 $end
$var wire 1 ># input3_out2 $end
$var wire 1 =# m_bar $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module F_REGISTER $end
$var wire 8 F# DATA_IN [7:0] $end
$var wire 1 G# ENABLE_CLK $end
$var wire 1 H# LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 I# W1 $end
$var wire 8 J# DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 K# D [7:0] $end
$var wire 1 L# EN $end
$var wire 1 H# EN_BAR $end
$var wire 8 M# Q [7:0] $end
$var wire 1 I# CLK $end
$scope module U1 $end
$var wire 1 N# d0 $end
$var wire 1 O# d1 $end
$var wire 1 P# d2 $end
$var wire 1 Q# d3 $end
$var wire 1 R# d4 $end
$var wire 1 S# d5 $end
$var wire 1 T# d6 $end
$var wire 1 U# d7 $end
$var wire 1 H# en $end
$var wire 1 V# q0 $end
$var wire 1 W# q1 $end
$var wire 1 X# q2 $end
$var wire 1 Y# q3 $end
$var wire 1 Z# q4 $end
$var wire 1 [# q5 $end
$var wire 1 \# q6 $end
$var wire 1 ]# q7 $end
$var wire 1 I# clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 G# b $end
$var wire 1 I# y $end
$upscope $end
$upscope $end
$scope module MUX_A $end
$var wire 1 ^# EN $end
$var wire 1 3" EN_BAR $end
$var wire 1 <" S $end
$var wire 8 _# Y8 [7:0] $end
$var wire 8 `# B8 [7:0] $end
$var wire 8 a# A8 [7:0] $end
$scope module MUX0 $end
$var wire 4 b# a [3:0] $end
$var wire 4 c# b [3:0] $end
$var wire 1 ^# en $end
$var wire 1 <" s $end
$var reg 4 d# y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 e# a [3:0] $end
$var wire 4 f# b [3:0] $end
$var wire 1 ^# en $end
$var wire 1 <" s $end
$var reg 4 g# y [3:0] $end
$upscope $end
$upscope $end
$scope module MUX_B $end
$var wire 1 h# EN $end
$var wire 1 3" EN_BAR $end
$var wire 1 ;" S $end
$var wire 8 i# Y8 [7:0] $end
$var wire 8 j# B8 [7:0] $end
$var wire 8 k# A8 [7:0] $end
$scope module MUX0 $end
$var wire 4 l# a [3:0] $end
$var wire 4 m# b [3:0] $end
$var wire 1 h# en $end
$var wire 1 ;" s $end
$var reg 4 n# y [3:0] $end
$upscope $end
$scope module MUX1 $end
$var wire 4 o# a [3:0] $end
$var wire 4 p# b [3:0] $end
$var wire 1 h# en $end
$var wire 1 ;" s $end
$var reg 4 q# y [3:0] $end
$upscope $end
$upscope $end
$scope module REGISTERA $end
$var wire 8 r# DATA_IN [7:0] $end
$var wire 1 9 ENABLE_CLK $end
$var wire 1 s# LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 t# W1 $end
$var wire 8 u# DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 v# D [7:0] $end
$var wire 1 w# EN $end
$var wire 1 s# EN_BAR $end
$var wire 8 x# Q [7:0] $end
$var wire 1 t# CLK $end
$scope module U1 $end
$var wire 1 y# d0 $end
$var wire 1 z# d1 $end
$var wire 1 {# d2 $end
$var wire 1 |# d3 $end
$var wire 1 }# d4 $end
$var wire 1 ~# d5 $end
$var wire 1 !$ d6 $end
$var wire 1 "$ d7 $end
$var wire 1 s# en $end
$var wire 1 #$ q0 $end
$var wire 1 $$ q1 $end
$var wire 1 %$ q2 $end
$var wire 1 &$ q3 $end
$var wire 1 '$ q4 $end
$var wire 1 ($ q5 $end
$var wire 1 )$ q6 $end
$var wire 1 *$ q7 $end
$var wire 1 t# clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 9 b $end
$var wire 1 t# y $end
$upscope $end
$upscope $end
$scope module REGISTERB $end
$var wire 8 +$ DATA_IN [7:0] $end
$var wire 1 9 ENABLE_CLK $end
$var wire 1 ,$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 -$ W1 $end
$var wire 8 .$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 /$ D [7:0] $end
$var wire 1 0$ EN $end
$var wire 1 ,$ EN_BAR $end
$var wire 8 1$ Q [7:0] $end
$var wire 1 -$ CLK $end
$scope module U1 $end
$var wire 1 2$ d0 $end
$var wire 1 3$ d1 $end
$var wire 1 4$ d2 $end
$var wire 1 5$ d3 $end
$var wire 1 6$ d4 $end
$var wire 1 7$ d5 $end
$var wire 1 8$ d6 $end
$var wire 1 9$ d7 $end
$var wire 1 ,$ en $end
$var wire 1 :$ q0 $end
$var wire 1 ;$ q1 $end
$var wire 1 <$ q2 $end
$var wire 1 =$ q3 $end
$var wire 1 >$ q4 $end
$var wire 1 ?$ q5 $end
$var wire 1 @$ q6 $end
$var wire 1 A$ q7 $end
$var wire 1 -$ clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 9 b $end
$var wire 1 -$ y $end
$upscope $end
$upscope $end
$scope module TEMP_REGISTER_A $end
$var wire 8 B$ DATA_IN [7:0] $end
$var wire 1 C$ ENABLE_CLK $end
$var wire 1 D$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 E$ W1 $end
$var wire 8 F$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 G$ D [7:0] $end
$var wire 1 H$ EN $end
$var wire 1 D$ EN_BAR $end
$var wire 8 I$ Q [7:0] $end
$var wire 1 E$ CLK $end
$scope module U1 $end
$var wire 1 J$ d0 $end
$var wire 1 K$ d1 $end
$var wire 1 L$ d2 $end
$var wire 1 M$ d3 $end
$var wire 1 N$ d4 $end
$var wire 1 O$ d5 $end
$var wire 1 P$ d6 $end
$var wire 1 Q$ d7 $end
$var wire 1 D$ en $end
$var wire 1 R$ q0 $end
$var wire 1 S$ q1 $end
$var wire 1 T$ q2 $end
$var wire 1 U$ q3 $end
$var wire 1 V$ q4 $end
$var wire 1 W$ q5 $end
$var wire 1 X$ q6 $end
$var wire 1 Y$ q7 $end
$var wire 1 E$ clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 C$ b $end
$var wire 1 E$ y $end
$upscope $end
$upscope $end
$scope module TEMP_REGISTER_B $end
$var wire 8 Z$ DATA_IN [7:0] $end
$var wire 1 [$ ENABLE_CLK $end
$var wire 1 \$ LOW $end
$var wire 1 * SYSTEM_CLK $end
$var wire 1 ]$ W1 $end
$var wire 8 ^$ DATA_OUT [7:0] $end
$scope module DFFS $end
$var wire 8 _$ D [7:0] $end
$var wire 1 `$ EN $end
$var wire 1 \$ EN_BAR $end
$var wire 8 a$ Q [7:0] $end
$var wire 1 ]$ CLK $end
$scope module U1 $end
$var wire 1 b$ d0 $end
$var wire 1 c$ d1 $end
$var wire 1 d$ d2 $end
$var wire 1 e$ d3 $end
$var wire 1 f$ d4 $end
$var wire 1 g$ d5 $end
$var wire 1 h$ d6 $end
$var wire 1 i$ d7 $end
$var wire 1 \$ en $end
$var wire 1 j$ q0 $end
$var wire 1 k$ q1 $end
$var wire 1 l$ q2 $end
$var wire 1 m$ q3 $end
$var wire 1 n$ q4 $end
$var wire 1 o$ q5 $end
$var wire 1 p$ q6 $end
$var wire 1 q$ q7 $end
$var wire 1 ]$ clk $end
$upscope $end
$upscope $end
$scope module OR1 $end
$var wire 1 * a $end
$var wire 1 [$ b $end
$var wire 1 ]$ y $end
$upscope $end
$upscope $end
$scope module ZP_BIT1 $end
$var wire 8 r$ F8 [7:0] $end
$var wire 1 s$ ZP_BAR $end
$var wire 5 t$ W [4:0] $end
$scope module U1 $end
$var wire 1 u$ a $end
$var wire 1 v$ b $end
$var wire 1 w$ y $end
$upscope $end
$scope module U2 $end
$var wire 1 x$ a $end
$var wire 1 y$ b $end
$var wire 1 z$ y $end
$upscope $end
$scope module U3 $end
$var wire 1 {$ a $end
$var wire 1 |$ b $end
$var wire 1 }$ y $end
$upscope $end
$scope module U4 $end
$var wire 1 ~$ a $end
$var wire 1 !% b $end
$var wire 1 "% y $end
$upscope $end
$scope module U5 $end
$var wire 1 #% a $end
$var wire 1 $% b $end
$var wire 1 %% c $end
$var wire 1 &% d $end
$var wire 1 s$ y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&%
0%%
0$%
0#%
0"%
1!%
1~$
0}$
1|$
1{$
0z$
1y$
1x$
0w$
1v$
1u$
bz0000 t$
1s$
b11111111 r$
1q$
1p$
1o$
1n$
1m$
1l$
1k$
1j$
xi$
xh$
xg$
xf$
xe$
xd$
xc$
xb$
b11111111 a$
1`$
bx _$
b11111111 ^$
1]$
0\$
1[$
bx Z$
1Y$
1X$
1W$
1V$
1U$
1T$
1S$
1R$
xQ$
xP$
xO$
xN$
xM$
xL$
xK$
xJ$
b11111111 I$
1H$
bx G$
b11111111 F$
1E$
0D$
1C$
bx B$
1A$
1@$
1?$
1>$
1=$
1<$
1;$
1:$
09$
08$
07$
06$
05$
04$
03$
02$
b11111111 1$
10$
b0 /$
b11111111 .$
x-$
0,$
b0 +$
1*$
1)$
1($
1'$
1&$
1%$
1$$
1#$
0"$
0!$
0~#
0}#
0|#
0{#
0z#
0y#
b11111111 x#
1w#
b0 v#
b11111111 u#
xt#
0s#
b0 r#
b1111 q#
b1111 p#
b1111 o#
b1111 n#
b1111 m#
b1111 l#
b11111111 k#
b11111111 j#
b11111111 i#
1h#
b1111 g#
b1111 f#
b1111 e#
b1111 d#
b1111 c#
b1111 b#
b11111111 a#
b11111111 `#
b11111111 _#
1^#
1]#
1\#
1[#
1Z#
1Y#
1X#
1W#
1V#
xU#
xT#
xS#
xR#
xQ#
xP#
xO#
xN#
b11111111 M#
1L#
bx K#
b11111111 J#
1I#
0H#
1G#
bx F#
1E#
xD#
1C#
xB#
1A#
x@#
1?#
x>#
0=#
0<#
0;#
0:#
09#
08#
07#
06#
05#
x4#
x3#
x2#
x1#
x0#
x/#
x.#
x-#
z,#
1+#
z*#
1)#
z(#
1'#
z&#
1%#
1$#
1##
1"#
1!#
1~"
1}"
1|"
1{"
1z"
1y"
xx"
1w"
xv"
1u"
xt"
1s"
xr"
0q"
0p"
0o"
0n"
0m"
0l"
0k"
0j"
0i"
xh"
xg"
xf"
xe"
xd"
xc"
xb"
xa"
z`"
1_"
z^"
1]"
z\"
1["
zZ"
1Y"
1X"
1W"
1V"
1U"
1T"
1S"
1R"
1Q"
1P"
xO"
xN"
1M"
1L"
b11111111 K"
b11111111 J"
0I"
xH"
0G"
xF"
bx E"
xD"
1C"
b11111 B"
b111 A"
b11111 @"
b11111111 ?"
b11111111 >"
bx ="
1<"
1;"
1:"
b11111111 9"
b11111111 8"
b11111111 7"
b11111111 6"
b11111111 5"
b1x11 4"
03"
b11111111 2"
b0 1"
b0 0"
b11111111111 /"
1."
1-"
1,"
1+"
1*"
b1111 )"
b1111 ("
b0 '"
b1111 &"
1%"
b1111 $"
b0 #"
b1111 ""
0!"
b0 ~
b1111 }
b1111 |
0{
b1111 z
b1111 y
b1111 x
b1111 w
b1111 v
b1111 u
b11111111 t
1s
b11111111 r
b11111111 q
zp
1o
1n
1m
1l
xk
xj
xi
xh
zg
1f
1e
1d
1c
0b
1a
1`
1_
b1111 ^
b11111111 ]
1\
1[
b111 Z
1Y
1X
1W
1V
1U
xT
1S
1R
1Q
b1111 P
b11111111 O
b11111111111 N
1M
b1111 L
b11111111 K
b1111 J
b111 I
0H
b1x11 G
b0 F
1E
b111111111111111111110111 D
0C
b11111111 B
1A
1@
b11111111111 ?
b11111111 >
b11111111 =
b1x11 <
b0 ;
b111111111111111111110111 :
z9
b0 8
b0 7
b111 6
b1111 5
14
13
12
b1111 1
10
b11111 /
b111 .
b11111111111 -
b11111111 ,
b111111111111111111110111 +
0*
0)
b0 (
0'
0&
b0 %
b0 $
b11111111 #
b11111111 "
b111111111111111111110111 !
$end
#10
1t#
1-$
1*
#15
1)
#20
xt#
x-$
0*
#30
1t#
1-$
1*
#35
0)
#40
xt#
x-$
0*
#50
1t#
1-$
1*
#60
xt#
x-$
0*
#70
1t#
1-$
1*
#75
12$
13$
1{#
1&
b11 %
b11 8
b11 1"
b11 +$
b11 /$
b100 $
b100 7
b100 0"
b100 r#
b100 v#
b1 (
b1 ;
b1 F
b1 ~
b1 #"
b1 '"
#80
xt#
x-$
0*
#90
1t#
1-$
1*
#95
0&
#100
xt#
x-$
0*
#110
1t#
1-$
1*
#120
xt#
x-$
0*
#130
1t#
1-$
1*
#140
xt#
x-$
0*
#150
1t#
1-$
1*
#160
xt#
x-$
0*
#170
1t#
1-$
1*
#180
xt#
x-$
0*
#190
1t#
1-$
1*
#195
02$
1y#
1z#
1&
b10 %
b10 8
b10 1"
b10 +$
b10 /$
b111 $
b111 7
b111 0"
b111 r#
b111 v#
b10 (
b10 ;
b10 F
b10 ~
b10 #"
b10 '"
#200
xt#
x-$
0*
#210
1t#
1-$
1*
#215
0&
#220
xt#
x-$
0*
#230
1t#
1-$
1*
#240
xt#
x-$
0*
#250
1t#
1-$
1*
#260
xt#
x-$
0*
#270
1t#
1-$
1*
#280
xt#
x-$
0*
#290
1t#
1-$
1*
#300
xt#
x-$
0*
#310
1t#
1-$
1*
#320
xt#
x-$
0*
#330
1t#
1-$
1*
#335
