<!doctype html>
<html lang="en" dir="ltr" class="docs-wrapper docs-doc-page docs-version-current plugin-docs plugin-id-default docs-doc-id-cache/High_level_Transaction_Flows">
<head>
<meta charset="UTF-8">
<meta name="generator" content="Docusaurus v2.4.1">
<title data-rh="true">&lt;a name=&quot;_toc1967356741&quot;&gt;&lt;/a&gt;&lt;a name=&quot;_toc1779312326&quot;&gt;&lt;/a&gt;**6. High level Transaction Flows** | FPGA Multi-Agent FabrIc Architecture </title><meta data-rh="true" name="viewport" content="width=device-width,initial-scale=1"><meta data-rh="true" name="twitter:card" content="summary_large_image"><meta data-rh="true" property="og:url" content="https://noamsabb.github.io /fpga_mafia_doc/docs/cache/High_level_Transaction_Flows"><meta data-rh="true" name="docusaurus_locale" content="en"><meta data-rh="true" name="docsearch:language" content="en"><meta data-rh="true" name="docusaurus_version" content="current"><meta data-rh="true" name="docusaurus_tag" content="docs-default-current"><meta data-rh="true" name="docsearch:version" content="current"><meta data-rh="true" name="docsearch:docusaurus_tag" content="docs-default-current"><meta data-rh="true" property="og:title" content="&lt;a name=&quot;_toc1967356741&quot;&gt;&lt;/a&gt;&lt;a name=&quot;_toc1779312326&quot;&gt;&lt;/a&gt;**6. High level Transaction Flows** | FPGA Multi-Agent FabrIc Architecture "><meta data-rh="true" name="description" content="In this chapter will describe the high-level transaction Flow."><meta data-rh="true" property="og:description" content="In this chapter will describe the high-level transaction Flow."><link data-rh="true" rel="icon" href="/fpga_mafia_doc/img/favicon.ico"><link data-rh="true" rel="canonical" href="https://noamsabb.github.io /fpga_mafia_doc/docs/cache/High_level_Transaction_Flows"><link data-rh="true" rel="alternate" href="https://noamsabb.github.io /fpga_mafia_doc/docs/cache/High_level_Transaction_Flows" hreflang="en"><link data-rh="true" rel="alternate" href="https://noamsabb.github.io /fpga_mafia_doc/docs/cache/High_level_Transaction_Flows" hreflang="x-default"><link rel="alternate" type="application/rss+xml" href="/fpga_mafia_doc/blog/rss.xml" title="FPGA Multi-Agent FabrIc Architecture  RSS Feed">
<link rel="alternate" type="application/atom+xml" href="/fpga_mafia_doc/blog/atom.xml" title="FPGA Multi-Agent FabrIc Architecture  Atom Feed"><link rel="stylesheet" href="/fpga_mafia_doc/assets/css/styles.d34731ec.css">
<link rel="preload" href="/fpga_mafia_doc/assets/js/runtime~main.5e157adf.js" as="script">
<link rel="preload" href="/fpga_mafia_doc/assets/js/main.229969e3.js" as="script">
</head>
<body class="navigation-with-keyboard">
<script>!function(){function t(t){document.documentElement.setAttribute("data-theme",t)}var e=function(){var t=null;try{t=new URLSearchParams(window.location.search).get("docusaurus-theme")}catch(t){}return t}()||function(){var t=null;try{t=localStorage.getItem("theme")}catch(t){}return t}();t(null!==e?e:"light")}()</script><div id="__docusaurus">
<div role="region" aria-label="Skip to main content"><a class="skipToContent_fXgn" href="#__docusaurus_skipToContent_fallback">Skip to main content</a></div><nav aria-label="Main" class="navbar navbar--fixed-top"><div class="navbar__inner"><div class="navbar__items"><button aria-label="Toggle navigation bar" aria-expanded="false" class="navbar__toggle clean-btn" type="button"><svg width="30" height="30" viewBox="0 0 30 30" aria-hidden="true"><path stroke="currentColor" stroke-linecap="round" stroke-miterlimit="10" stroke-width="2" d="M4 7h22M4 15h22M4 23h22"></path></svg></button><a class="navbar__brand" href="/fpga_mafia_doc/"><div class="navbar__logo"><img src="/fpga_mafia_doc/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--light_HNdA"><img src="/fpga_mafia_doc/img/BIU.png" alt="BIU logo" class="themedImage_ToTc themedImage--dark_i4oU"></div><b class="navbar__title text--truncate">FPGA MAFIA</b></a><a aria-current="page" class="navbar__item navbar__link navbar__link--active" href="/fpga_mafia_doc/docs/cache/cache_intro">Cache</a></div><div class="navbar__items navbar__items--right"><a class="navbar__item navbar__link" href="/fpga_mafia_doc/docs/how_to/github_action">How To</a><a href="https://github.com/facebook/docusaurus" target="_blank" rel="noopener noreferrer" class="navbar__item navbar__link">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a><div class="toggle_vylO colorModeToggle_DEke"><button class="clean-btn toggleButton_gllP toggleButtonDisabled_aARS" type="button" disabled="" title="Switch between dark and light mode (currently light mode)" aria-label="Switch between dark and light mode (currently light mode)" aria-live="polite"><svg viewBox="0 0 24 24" width="24" height="24" class="lightToggleIcon_pyhR"><path fill="currentColor" d="M12,9c1.65,0,3,1.35,3,3s-1.35,3-3,3s-3-1.35-3-3S10.35,9,12,9 M12,7c-2.76,0-5,2.24-5,5s2.24,5,5,5s5-2.24,5-5 S14.76,7,12,7L12,7z M2,13l2,0c0.55,0,1-0.45,1-1s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S1.45,13,2,13z M20,13l2,0c0.55,0,1-0.45,1-1 s-0.45-1-1-1l-2,0c-0.55,0-1,0.45-1,1S19.45,13,20,13z M11,2v2c0,0.55,0.45,1,1,1s1-0.45,1-1V2c0-0.55-0.45-1-1-1S11,1.45,11,2z M11,20v2c0,0.55,0.45,1,1,1s1-0.45,1-1v-2c0-0.55-0.45-1-1-1C11.45,19,11,19.45,11,20z M5.99,4.58c-0.39-0.39-1.03-0.39-1.41,0 c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0s0.39-1.03,0-1.41L5.99,4.58z M18.36,16.95 c-0.39-0.39-1.03-0.39-1.41,0c-0.39,0.39-0.39,1.03,0,1.41l1.06,1.06c0.39,0.39,1.03,0.39,1.41,0c0.39-0.39,0.39-1.03,0-1.41 L18.36,16.95z M19.42,5.99c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06c-0.39,0.39-0.39,1.03,0,1.41 s1.03,0.39,1.41,0L19.42,5.99z M7.05,18.36c0.39-0.39,0.39-1.03,0-1.41c-0.39-0.39-1.03-0.39-1.41,0l-1.06,1.06 c-0.39,0.39-0.39,1.03,0,1.41s1.03,0.39,1.41,0L7.05,18.36z"></path></svg><svg viewBox="0 0 24 24" width="24" height="24" class="darkToggleIcon_wfgR"><path fill="currentColor" d="M9.37,5.51C9.19,6.15,9.1,6.82,9.1,7.5c0,4.08,3.32,7.4,7.4,7.4c0.68,0,1.35-0.09,1.99-0.27C17.45,17.19,14.93,19,12,19 c-3.86,0-7-3.14-7-7C5,9.07,6.81,6.55,9.37,5.51z M12,3c-4.97,0-9,4.03-9,9s4.03,9,9,9s9-4.03,9-9c0-0.46-0.04-0.92-0.1-1.36 c-0.98,1.37-2.58,2.26-4.4,2.26c-2.98,0-5.4-2.42-5.4-5.4c0-1.81,0.89-3.42,2.26-4.4C12.92,3.04,12.46,3,12,3L12,3z"></path></svg></button></div><div class="searchBox_ZlJk"></div></div></div><div role="presentation" class="navbar-sidebar__backdrop"></div></nav><div id="__docusaurus_skipToContent_fallback" class="main-wrapper mainWrapper_z2l0 docsWrapper_BCFX"><button aria-label="Scroll back to top" class="clean-btn theme-back-to-top-button backToTopButton_sjWU" type="button"></button><div class="docPage__5DB"><aside class="theme-doc-sidebar-container docSidebarContainer_b6E3"><div class="sidebarViewport_Xe31"><div class="sidebar_njMd"><nav aria-label="Docs sidebar" class="menu thin-scrollbar menu_SIkG"><ul class="theme-doc-sidebar-menu menu__list"><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/cache_intro">Intro</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/cache_overview">Overview</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/High_level_block_description">High level block description</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link menu__link--active" aria-current="page" href="/fpga_mafia_doc/docs/cache/High_level_Transaction_Flows">High level Transaction Flows</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/Merge_Buffer_Behavior">Merge Buffer Behavior</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/Verification">Verification</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/Assumption_Assertions">Assumption &amp; Assertions</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/Appendix">Appendix</a></li><li class="theme-doc-sidebar-item-link theme-doc-sidebar-item-link-level-1 menu__list-item"><a class="menu__link" href="/fpga_mafia_doc/docs/cache/ABD_notes">ABD Notes</a></li></ul></nav></div></div></aside><main class="docMainContainer_gTbr"><div class="container padding-top--md padding-bottom--lg"><div class="row"><div class="col docItemCol_VOVn"><div class="docItemContainer_Djhp"><article><nav class="theme-doc-breadcrumbs breadcrumbsContainer_Z_bl" aria-label="Breadcrumbs"><ul class="breadcrumbs" itemscope="" itemtype="https://schema.org/BreadcrumbList"><li class="breadcrumbs__item"><a aria-label="Home page" class="breadcrumbs__link" href="/fpga_mafia_doc/"><svg viewBox="0 0 24 24" class="breadcrumbHomeIcon_YNFT"><path d="M10 19v-5h4v5c0 .55.45 1 1 1h3c.55 0 1-.45 1-1v-7h1.7c.46 0 .68-.57.33-.87L12.67 3.6c-.38-.34-.96-.34-1.34 0l-8.36 7.53c-.34.3-.13.87.33.87H5v7c0 .55.45 1 1 1h3c.55 0 1-.45 1-1z" fill="currentColor"></path></svg></a></li><li itemscope="" itemprop="itemListElement" itemtype="https://schema.org/ListItem" class="breadcrumbs__item breadcrumbs__item--active"><span class="breadcrumbs__link" itemprop="name">High level Transaction Flows</span><meta itemprop="position" content="1"></li></ul></nav><div class="tocCollapsible_ETCw theme-doc-toc-mobile tocMobile_ITEo"><button type="button" class="clean-btn tocCollapsibleButton_TO0P">On this page</button></div><div class="theme-doc-markdown markdown"><h1><a name="_toc1967356741"></a><a name="_toc1779312326"></a><strong>6. High level Transaction Flows</strong></h1><p>In this chapter will describe the high-level transaction Flow.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="61-evicting-cache-line"><a name="_toc52774757"></a><a name="_toc968886961"></a><strong>6.1 Evicting Cache-Line</strong><a href="#61-evicting-cache-line" class="hash-link" aria-label="Direct link to 61-evicting-cache-line" title="Direct link to 61-evicting-cache-line">​</a></h2><ul><li><strong>Silent Evict:</strong> When de-allocating a non-modified CL without notifying the FM.</li><li><strong>Clean Evict:</strong> When de-allocating a non-modified CL and Writing it Back to FM.</li><li><strong>*Note:</strong> In this Cache Architecture, we do not support “Clean evict<a name="_int_qcv0rjgk"></a>”.*</li><li><strong>Dirty Evict:</strong> When de-allocating a modified CL from the Cache, and writing it back to FM.</li></ul><h2 class="anchor anchorWithStickyNavbar_LWe7" id="62-core-write-hit"><a name="_toc222509515"></a><a name="_toc129901246"></a><strong>6.2 Core Write Hit</strong><a href="#62-core-write-hit" class="hash-link" aria-label="Direct link to 62-core-write-hit" title="Direct link to 62-core-write-hit">​</a></h2><p>core2cache<!-- -->_<!-- -->req writes that were accepted to the TQ, and hit the tag array will result in cache write by hitting an existing CL </p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="63-core-write-miss"><a name="_toc1298113976"></a><strong>6.3 CORE WRITE MISS</strong><a href="#63-core-write-miss" class="hash-link" aria-label="Direct link to 63-core-write-miss" title="Direct link to 63-core-write-miss">​</a></h2><p>core2cache<!-- -->_<!-- -->req writes that were accepted to the TQ, may miss the tag array, and will result in cache write by allocating a new way in the Cache.
If the allocated way (the “victim”) was modified, send a Dirty Evict Write Back (WB) to FM.
If the allocated way (the “victim”) was clean (non-modified), simply do a Silent Evict.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="64-core-read-hit"><a name="_toc409398135"></a><a name="_toc762484656"></a><strong>6.4 Core Read Hit</strong><a href="#64-core-read-hit" class="hash-link" aria-label="Direct link to 64-core-read-hit" title="Direct link to 64-core-read-hit">​</a></h2><p>core2cache<!-- -->_<!-- -->req read CL that <strong>hit</strong> the cache, will respond with data on the “cache2core<!-- -->_<!-- -->rsp” interface in deterministic 2 Cycle Latency. There is no need to “allocate” a new way in the cache, and no “victim” to send as WB to FM.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="65-core-read-miss"><a name="_toc1161000507"></a><a name="_toc1368926867"></a><a name="_ref101430185"></a><strong>6.5 Core Read Miss</strong><a href="#65-core-read-miss" class="hash-link" aria-label="Direct link to 65-core-read-miss" title="Direct link to 65-core-read-miss">​</a></h2><p>core2cache<!-- -->_<!-- -->req read CL that <strong>misses</strong> the cache will eventually respond with data on the “cache2core<!-- -->_<!-- -->rsp” interface. </p><ol><li>A stall will happen, stopping new requests from the core temporarily.</li><li>The miss will trigger a “cache2fm<!-- -->_<!-- -->rd<!-- -->_<!-- -->req<!-- -->_<!-- -->q3,” which will send the read request to the Far-Memory (FM) &amp; eventually respond with the fm2cache<!-- -->_<!-- -->rd<!-- -->_<!-- -->rsp – also known as “Fill”.
The response from FM has two destinations:</li></ol><ul><li>Cache: 	The fm2cache<!-- -->_<!-- -->rd<!-- -->_<!-- -->rsp will “fill” the allocated Cache Way</li><li>Core: 	The fm2cache<!-- -->_<!-- -->rd<!-- -->_<!-- -->rsp will be sent as a “cache2core<!-- -->_<!-- -->rsp” to serve the origin 		core2cache<!-- -->_<!-- -->req.</li></ul><h2 class="anchor anchorWithStickyNavbar_LWe7" id="66-stall"><a name="_toc1847471893"></a><a name="_toc86425335"></a><strong>6.6 Stall</strong><a href="#66-stall" class="hash-link" aria-label="Direct link to 66-stall" title="Direct link to 66-stall">​</a></h2><p>Stall is a situation where we do not allow new requests from the core temporarily, causing a delay in the execution of the program. Our cache will enter stall mode in two scenarios
The first will be when our TQ is full, it will set the “stall” signal to the core, stopping new requests from being sent.
The second is in the case of a Read Miss. This will result in a stall, as the processing of the request is temporarily stopped while the data is retrieved from main memory.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="67-re-issue-buffer"><strong>6.7 Re-Issue buffer</strong><a href="#67-re-issue-buffer" class="hash-link" aria-label="Direct link to 67-re-issue-buffer" title="Direct link to 67-re-issue-buffer">​</a></h2><p>We saw that in the case of “Read Miss<a name="_int_ajpkpurn"></a>”, the Stall will be set, and this will temporarily stop the processing of request. </p><p>This means, we support a single “outstanding” core read miss request</p><p>In case of Back2Back request, In the q2 cycle we set the Stall due to the Read miss, but Q1 already was sent from core-&gt;cache.
This Q1 request must be rejected by TQ &amp; Pipe.
Yet, we do not want to lose That rejected request.
We Will save them and take care of them after the stall is unset. (Note: during the stall we are not expecting any new request from Core.)
For that purpose, we will use the “re-issue buffer<a name="_int_rk6wy9uj"></a>”. It will store the last request that arrived during the stall.
Once the Read fill response arrives and sent to Core, we will check if the Re-issue buffer is empty. If it is, we have nothing more to do. If it is not empty, it will mean we have a request that is waiting to be handled and we will re-issue it to our TQ &amp; pipe from this specific buffer.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="68-fsm-errors"><a name="_toc2088317011"></a><a name="_toc1574458668"></a><strong>6.8 FSM Errors</strong><a href="#68-fsm-errors" class="hash-link" aria-label="Direct link to 68-fsm-errors" title="Direct link to 68-fsm-errors">​</a></h2><p>Entering the “error state” in the transaction queue (TQ) State Machine is an “<strong>uncorrectable</strong> <strong>error”</strong> that can cause data corruption &amp; coherent inconsistency.
This state is for debugging and security to ensure the Cache is not abused.
Entering the “error state” is un-recoverable and will cause a “Blue-Screen of Death<a name="_int_bbuhwfs8"></a>”.</p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="69-mru"><a name="_toc1429789757"></a><strong>6.9 MRU</strong><a href="#69-mru" class="hash-link" aria-label="Direct link to 69-mru" title="Direct link to 69-mru">​</a></h2><p>In this project we will use the Pseudo Most Recently Used (P-MRU) replacement policy to determine which entry to remove when our cache is full and a new entry needs to be added. In this policy, the newest entry is placed at the head of the cache and whenever it is full, the item at the end of the cache is the one that will be replaced. It will provide an efficient way of managing our cache memory ensuring that the most frequently used data is readily available in the cache.
To be more specific we are using Bit-PLRU, it will store one status bits per way. Every access to a way in our set will set its MRU-bits to 1 indicating the way was recently used. Whenever the last 0 bit of a set’s status bits is set to 1, all other bits are reset to 0. </p><h2 class="anchor anchorWithStickyNavbar_LWe7" id="610-fill"><a name="_toc73125539"></a><strong>6.10 FILL</strong><a href="#610-fill" class="hash-link" aria-label="Direct link to 610-fill" title="Direct link to 610-fill">​</a></h2><p>In case of miss, the cache will send a fill request to the Far Memory to bring the corresponding Cache-Line to the cache.
“<a name="_int_7l1xpihz"></a>fill<!-- -->_<!-- -->modified” bit will inform us that the actual fill is happening because of a write miss and that the specific CL will be updated with the new word
“fill<!-- -->_<!-- -->rd” bit will inform us that the fill is happening because of a read miss and that we need to return the value to the core after we bring it in the cache. It will also be set in case of read after write to the same CL. As we have already explained in this case the read miss will not send a new fill request so this bit will inform the <a name="_int_yzf1nbyu"></a>tq to also send the read response after the fill (of the write request) arrive.</p></div><footer class="theme-doc-footer docusaurus-mt-lg"><div class="theme-doc-footer-edit-meta-row row"><div class="col"><a href="https://github.com/noamsabb/fpga_mafia_doc/tree/main/docs/cache/High_level_Transaction_Flows.md" target="_blank" rel="noreferrer noopener" class="theme-edit-this-page"><svg fill="currentColor" height="20" width="20" viewBox="0 0 40 40" class="iconEdit_Z9Sw" aria-hidden="true"><g><path d="m34.5 11.7l-3 3.1-6.3-6.3 3.1-3q0.5-0.5 1.2-0.5t1.1 0.5l3.9 3.9q0.5 0.4 0.5 1.1t-0.5 1.2z m-29.5 17.1l18.4-18.5 6.3 6.3-18.4 18.4h-6.3v-6.2z"></path></g></svg>Edit this page</a></div><div class="col lastUpdated_vwxv"></div></div></footer></article><nav class="pagination-nav docusaurus-mt-lg" aria-label="Docs pages"><a class="pagination-nav__link pagination-nav__link--prev" href="/fpga_mafia_doc/docs/cache/High_level_block_description"><div class="pagination-nav__sublabel">Previous</div><div class="pagination-nav__label">5. High Level Block Description</div></a><a class="pagination-nav__link pagination-nav__link--next" href="/fpga_mafia_doc/docs/cache/Merge_Buffer_Behavior"><div class="pagination-nav__sublabel">Next</div><div class="pagination-nav__label">&lt;a name=&quot;_toc1444127171&quot;&gt;&lt;/a&gt;**7. Merge Buffer Behavior**</div></a></nav></div></div><div class="col col--3"><div class="tableOfContents_bqdL thin-scrollbar theme-doc-toc-desktop"><ul class="table-of-contents table-of-contents__left-border"><li><a href="#61-evicting-cache-line" class="table-of-contents__link toc-highlight"><a name="_toc52774757"></a><a name="_toc968886961"></a><strong>6.1 Evicting Cache-Line</strong></a></li><li><a href="#62-core-write-hit" class="table-of-contents__link toc-highlight"><a name="_toc222509515"></a><a name="_toc129901246"></a><strong>6.2 Core Write Hit</strong></a></li><li><a href="#63-core-write-miss" class="table-of-contents__link toc-highlight"><a name="_toc1298113976"></a><strong>6.3 CORE WRITE MISS</strong></a></li><li><a href="#64-core-read-hit" class="table-of-contents__link toc-highlight"><a name="_toc409398135"></a><a name="_toc762484656"></a><strong>6.4 Core Read Hit</strong></a></li><li><a href="#65-core-read-miss" class="table-of-contents__link toc-highlight"><a name="_toc1161000507"></a><a name="_toc1368926867"></a><a name="_ref101430185"></a><strong>6.5 Core Read Miss</strong></a></li><li><a href="#66-stall" class="table-of-contents__link toc-highlight"><a name="_toc1847471893"></a><a name="_toc86425335"></a><strong>6.6 Stall</strong></a></li><li><a href="#67-re-issue-buffer" class="table-of-contents__link toc-highlight"><strong>6.7 Re-Issue buffer</strong></a></li><li><a href="#68-fsm-errors" class="table-of-contents__link toc-highlight"><a name="_toc2088317011"></a><a name="_toc1574458668"></a><strong>6.8 FSM Errors</strong></a></li><li><a href="#69-mru" class="table-of-contents__link toc-highlight"><a name="_toc1429789757"></a><strong>6.9 MRU</strong></a></li><li><a href="#610-fill" class="table-of-contents__link toc-highlight"><a name="_toc73125539"></a><strong>6.10 FILL</strong></a></li></ul></div></div></div></div></main></div></div><footer class="footer footer--dark"><div class="container container-fluid"><div class="row footer__links"><div class="col footer__col"><div class="footer__title">Docs</div><ul class="footer__items clean-list"><li class="footer__item"><a class="footer__link-item" href="/fpga_mafia_doc/docs/intro">Tuto</a></li></ul></div><div class="col footer__col"><div class="footer__title">More</div><ul class="footer__items clean-list"><li class="footer__item"><a href="https://github.com/amichai-bd/fpga_mafia" target="_blank" rel="noopener noreferrer" class="footer__link-item">GitHub<svg width="13.5" height="13.5" aria-hidden="true" viewBox="0 0 24 24" class="iconExternalLink_nPIU"><path fill="currentColor" d="M21 13v10h-21v-19h12v2h-10v15h17v-8h2zm3-12h-10.988l4.035 4-6.977 7.07 2.828 2.828 6.977-7.07 4.125 4.172v-11z"></path></svg></a></li></ul></div></div><div class="footer__bottom text--center"><div class="footer__copyright">Copyright © 2023 MAFIA Project</div></div></div></footer></div>
<script src="/fpga_mafia_doc/assets/js/runtime~main.5e157adf.js"></script>
<script src="/fpga_mafia_doc/assets/js/main.229969e3.js"></script>
</body>
</html>