{"vcs1":{"timestamp_begin":1684261299.402259081, "rt":1.28, "ut":0.39, "st":0.21}}
{"vcselab":{"timestamp_begin":1684261300.776357315, "rt":1.20, "ut":0.46, "st":0.16}}
{"link":{"timestamp_begin":1684261302.046871375, "rt":0.45, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684261298.754328350}
{"VCS_COMP_START_TIME": 1684261298.754328350}
{"VCS_COMP_END_TIME": 1684261304.019229662}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330312}}
{"stitch_vcselab": {"peak_mem": 211964}}
