{"vcs1":{"timestamp_begin":1711536353.764138615, "rt":0.91, "ut":0.52, "st":0.12}}
{"vcselab":{"timestamp_begin":1711536354.745183276, "rt":0.59, "ut":0.33, "st":0.10}}
{"link":{"timestamp_begin":1711536355.385819334, "rt":0.25, "ut":0.16, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1711536353.274367379}
{"VCS_COMP_START_TIME": 1711536353.274367379}
{"VCS_COMP_END_TIME": 1711536357.303691480}
{"VCS_USER_OPTIONS": "-full64 -sverilog -debug_pp tb.sv Bicubic.v +define+RTL -R -P /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/novas.tab /usr/cad/synopsys/verdi/cur/share/PLI/VCS/LINUX64/pli.a"}
{"vcs1": {"peak_mem": 330584}}
{"stitch_vcselab": {"peak_mem": 226172}}
