Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Jul 16 13:25:38 2020
| Host         : icserver02 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -file ./rpt/post_synth_timing_summary.rpt
| Design       : nanorv32_simpleahb
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[24]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[25]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[26]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[27]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[28]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[29]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[30]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/haddr_reg_reg[31]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/state_reg[0]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: U_APB_BRIDGE/bridge/state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_DECODER/regfile_portw_sel_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_DECODER/regfile_portw_sel_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_DECODER/regfile_portw_sel_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/irq_bypass_inst_reg_r_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_FLOW_CTRL/urom_addr_r_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[0][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[0].iq_reg[1][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[2][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[1].iq_reg[3][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[4][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[6][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[3].iq_reg[7][9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/rd_pt_r_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: U_WB2AHB/flag_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/R33_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/R36_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/R38_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiBus/skb_valid_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux/R26_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux/R47_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_1/R26_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_1/R47_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_2/R26_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_ahbmatrix/xbar/HastiSlaveMux_2/R47_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_tcm0/U_AHB_TO_SSRAM/HREADYOUT_reg/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_tcm1/U_AHB_TO_SSRAM/HREADYOUT_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 71 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.141     -430.965                    864                 8008       -4.762     -194.225                     43                 8008        3.000        0.000                       0                  2883  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
TCK                   {0.000 25.000}     50.000          20.000          
clk_in                {0.000 5.000}      10.000          100.000         
  clk_50m_arty_mmcm   {0.000 12.500}     25.000          40.000          
  clkfbout_arty_mmcm  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
TCK                        16.688        0.000                      0                  975        0.139        0.000                      0                  975       24.500        0.000                       0                   536  
clk_in                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_50m_arty_mmcm        -1.141     -430.965                    864                 4988        0.076        0.000                      0                 4988       12.000        0.000                       0                  2343  
  clkfbout_arty_mmcm                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_50m_arty_mmcm  TCK                     26.053        0.000                      0                   43       -4.762     -194.225                     43                   43  
TCK                clk_50m_arty_mmcm       15.858        0.000                      0                  142        1.931        0.000                      0                  142  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  TCK                TCK                     42.676        0.000                      0                  477        0.346        0.000                      0                  477  
**async_default**  TCK                clk_50m_arty_mmcm       12.455        0.000                      0                   75        2.123        0.000                      0                   75  
**async_default**  clk_50m_arty_mmcm  clk_50m_arty_mmcm        9.431        0.000                      0                 1412       13.085        0.000                      0                 1412  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack       16.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.688ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_TAP_TOP/tdo_pad_o_reg/D
                            (falling edge-triggered cell FDRE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (TCK fall@25.000ns - TCK rise@0.000ns)
  Data Path Delay:        8.164ns  (logic 1.743ns (21.350%)  route 6.421ns (78.650%))
  Logic Levels:           9  (LUT5=3 LUT6=6)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 27.727 - 25.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_cpu_or1k/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 r  U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg[4]/Q
                         net (fo=4, unplaced)         0.989     4.432    U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_reg[4]
                         LUT6 (Prop_lut6_I0_O)        0.295     4.727 r  U_ADBG_TOP/i_dbg_cpu_or1k/or1k_biu_i_i_3/O
                         net (fo=9, unplaced)         1.152     5.879    U_ADBG_TOP/i_dbg_cpu_or1k/bit_count_max
                         LUT5 (Prop_lut5_I0_O)        0.124     6.003 f  U_ADBG_TOP/i_dbg_cpu_or1k/FSM_onehot_module_state[9]_i_2/O
                         net (fo=9, unplaced)         0.460     6.463    U_ADBG_TOP/i_dbg_cpu_or1k/FSM_onehot_module_state[9]_i_2_n_1
                         LUT6 (Prop_lut6_I3_O)        0.124     6.587 f  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_17/O
                         net (fo=1, unplaced)         1.111     7.698    U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_17_n_1
                         LUT6 (Prop_lut6_I2_O)        0.124     7.822 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_8/O
                         net (fo=2, unplaced)         0.460     8.282    U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_8_n_1
                         LUT5 (Prop_lut5_I1_O)        0.124     8.406 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0_i_3/O
                         net (fo=1, unplaced)         0.449     8.855    U_ADBG_TOP/i_dbg_cpu_or1k/tdo_output_sel[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     8.979 r  U_ADBG_TOP/i_dbg_cpu_or1k/module_tdo_o_INST_0/O
                         net (fo=1, unplaced)         0.902     9.881    U_ADBG_TOP/tdo_cpu0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.005 r  U_ADBG_TOP/tdo_o_INST_0/O
                         net (fo=1, unplaced)         0.449    10.454    U_TAP_TOP/debug_tdo_i
                         LUT5 (Prop_lut5_I0_O)        0.124    10.578 r  U_TAP_TOP/tdo_pad_o_i_2/O
                         net (fo=1, unplaced)         0.449    11.027    U_TAP_TOP/tdo_pad_o_i_2_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124    11.151 r  U_TAP_TOP/tdo_pad_o_i_1/O
                         net (fo=1, unplaced)         0.000    11.151    U_TAP_TOP/tdo_pad_o_i_1_n_1
                         FDRE                                         r  U_TAP_TOP/tdo_pad_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK fall edge)       25.000    25.000 f  
    D15                                               0.000    25.000 f  TCK (INOUT)
                         net (fo=0)                   0.000    25.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.437    26.437 f  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    27.197    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.091    27.288 f  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.439    27.727    U_TAP_TOP/tck_pad_i
                         FDRE                                         r  U_TAP_TOP/tdo_pad_o_reg/C  (IS_INVERTED)
                         clock pessimism              0.116    27.842    
                         clock uncertainty           -0.035    27.807    
                         FDRE (Setup_fdre_C_D)        0.032    27.839    U_TAP_TOP/tdo_pad_o_reg
  -------------------------------------------------------------------
                         required time                         27.839    
                         arrival time                         -11.151    
  -------------------------------------------------------------------
                         slack                                 16.688    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/C
                            (rising edge-triggered cell FDPE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/D
                            (rising edge-triggered cell FDPE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.239ns (63.779%)  route 0.136ns (36.221%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.114     0.752    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKB
                         FDPE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.893 f  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/Q
                         net (fo=2, unplaced)         0.136     1.029    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle
                         LUT1 (Prop_lut1_I0_O)        0.098     1.127 r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_i_1/O
                         net (fo=1, unplaced)         0.000     1.127    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_i_1_n_1
                         FDPE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.818    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.029     0.847 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.259     1.106    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKB
                         FDPE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg/C
                         clock pessimism             -0.209     0.897    
                         FDPE (Hold_fdpe_C_D)         0.091     0.988    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/ack_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { TCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         50.000      47.845               U_TOP_IO/U_TCK_BUF/I
Low Pulse Width   Fast    FDPE/C   n/a            0.500         25.000      24.500               U_ADBG_TOP/i_dbg_cpu_2/FSM_onehot_module_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         25.000      24.500               U_TAP_TOP/latched_jtag_ir_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_arty_mmcm
  To Clock:  clk_50m_arty_mmcm

Setup :          864  Failing Endpoints,  Worst Slack       -1.141ns,  Total Violation     -430.965ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.141ns  (required time - arrival time)
  Source:                 U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50m_arty_mmcm rise@25.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        25.940ns  (logic 12.928ns (49.837%)  route 13.012ns (50.163%))
  Logic Levels:           37  (CARRY4=15 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=12 MUXF7=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 22.769 - 25.000 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.584    -1.555    U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/clk
                         FDCE                                         r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -1.099 r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][7]/Q
                         net (fo=2, unplaced)         0.976    -0.123    U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/genblk1[2].iq_reg[5][7]
                         LUT6 (Prop_lut6_I0_O)        0.295     0.172 r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[7]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.000     0.172    U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[7]_INST_0_i_2_n_1
                         MUXF7 (Prop_muxf7_I1_O)      0.245     0.417 r  U_NANORV32_PIL/U_CPU/U_PREFETCH_BUFFER/inst_from_buffer[7]_INST_0/O
                         net (fo=5, unplaced)         0.480     0.897    U_NANORV32_PIL/U_CPU/inst_from_buffer[7]
                         LUT3 (Prop_lut3_I2_O)        0.292     1.189 r  U_NANORV32_PIL/U_CPU/U_DECODER_i_25/O
                         net (fo=11, unplaced)        1.157     2.346    U_NANORV32_PIL/U_CPU/U_DECODER/instruction_r[7]
                         LUT6 (Prop_lut6_I1_O)        0.124     2.470 f  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_9/O
                         net (fo=1, unplaced)         0.419     2.889    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_9_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     3.013 f  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_5/O
                         net (fo=1, unplaced)         0.902     3.915    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_5_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     4.039 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_4/O
                         net (fo=1, unplaced)         0.449     4.488    U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0_i_4_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124     4.612 r  U_NANORV32_PIL/U_CPU/U_DECODER/alu_portb_sel[0]_INST_0/O
                         net (fo=42, unplaced)        0.980     5.592    U_NANORV32_PIL/U_CPU/alu_portb_sel[0]
                         LUT6 (Prop_lut6_I0_O)        0.124     5.716 r  U_NANORV32_PIL/U_CPU/U_ALU_i_66/O
                         net (fo=1, unplaced)         0.964     6.680    U_NANORV32_PIL/U_CPU/U_ALU_i_66_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     6.804 r  U_NANORV32_PIL/U_CPU/U_ALU_i_33/O
                         net (fo=76, unplaced)        0.542     7.346    U_NANORV32_PIL/U_CPU/U_ALU/alu_portb[31]
                         LUT6 (Prop_lut6_I2_O)        0.124     7.470 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_48/O
                         net (fo=31, unplaced)        0.519     7.989    U_NANORV32_PIL/U_CPU/U_ALU/p_0_in1_out
                         LUT2 (Prop_lut2_I0_O)        0.118     8.107 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_42/O
                         net (fo=1, unplaced)         0.000     8.107    U_NANORV32_PIL/U_CPU/U_ALU/mul_b0[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.553     8.660 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_9/CO[3]
                         net (fo=1, unplaced)         0.009     8.669    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.783 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_8/CO[3]
                         net (fo=1, unplaced)         0.000     8.783    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_8_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.897 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     8.897    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_7_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     9.245 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp_i_6/O[1]
                         net (fo=2, unplaced)         0.800    10.045    U_NANORV32_PIL/U_CPU/U_ALU/p_0_in[13]
                         DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      4.030    14.075 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1/PCOUT[47]
                         net (fo=1, unplaced)         0.055    14.130    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__1_n_107
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.648 r  U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2/P[0]
                         net (fo=2, unplaced)         0.800    16.447    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__2_n_106
                         LUT2 (Prop_lut2_I0_O)        0.124    16.571 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_39/O
                         net (fo=1, unplaced)         0.000    16.571    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_39_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.121 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_32/CO[3]
                         net (fo=1, unplaced)         0.009    17.130    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_32_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.244 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_32/CO[3]
                         net (fo=1, unplaced)         0.000    17.244    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_32_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.358 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_36/CO[3]
                         net (fo=1, unplaced)         0.000    17.358    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[27]_INST_0_i_36_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.472 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_41/CO[3]
                         net (fo=1, unplaced)         0.000    17.472    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[31]_INST_0_i_41_n_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348    17.820 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[2]_INST_0_i_18/O[1]
                         net (fo=1, unplaced)         0.717    18.537    U_NANORV32_PIL/U_CPU/U_ALU/mul_res_tmp__3[33]
                         LUT4 (Prop_lut4_I3_O)        0.306    18.843 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[2]_INST_0_i_14/O
                         net (fo=1, unplaced)         0.000    18.843    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[2]_INST_0_i_14_n_1
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.393 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[2]_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    19.393    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[2]_INST_0_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.507 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[7]_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    19.507    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[7]_INST_0_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.621 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[11]_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    19.621    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[11]_INST_0_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.735 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[15]_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    19.735    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[15]_INST_0_i_9_n_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.849 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_9/CO[3]
                         net (fo=1, unplaced)         0.000    19.849    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[19]_INST_0_i_9_n_1
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    20.105 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[23]_INST_0_i_9/O[2]
                         net (fo=3, unplaced)         0.470    20.575    U_NANORV32_PIL/U_CPU/U_ALU/data16[22]
                         LUT5 (Prop_lut5_I0_O)        0.301    20.876 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[22]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.449    21.325    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[22]_INST_0_i_7_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124    21.449 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[22]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.449    21.898    U_NANORV32_PIL/U_CPU/U_ALU/alu_res[22]_INST_0_i_2_n_1
                         LUT6 (Prop_lut6_I3_O)        0.124    22.022 r  U_NANORV32_PIL/U_CPU/U_ALU/alu_res[22]_INST_0/O
                         net (fo=1, unplaced)         0.449    22.471    U_NANORV32_PIL/U_CPU/alu_res[22]
                         LUT5 (Prop_lut5_I4_O)        0.124    22.595 r  U_NANORV32_PIL/U_CPU/U_REG_FILE_i_160/O
                         net (fo=1, unplaced)         0.449    23.044    U_NANORV32_PIL/U_CPU/U_REG_FILE_i_160_n_1
                         LUT6 (Prop_lut6_I5_O)        0.124    23.168 r  U_NANORV32_PIL/U_CPU/U_REG_FILE_i_97/O
                         net (fo=1, unplaced)         0.449    23.617    U_NANORV32_PIL/U_CPU/U_REG_FILE_i_97_n_1
                         LUT5 (Prop_lut5_I4_O)        0.124    23.741 r  U_NANORV32_PIL/U_CPU/U_REG_FILE_i_20/O
                         net (fo=32, unplaced)        0.520    24.261    U_NANORV32_PIL/U_CPU/U_REG_FILE/rd[22]
                         LUT6 (Prop_lut6_I0_O)        0.124    24.385 r  U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile[0][22]_i_1/O
                         net (fo=1, unplaced)         0.000    24.385    U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile[0][22]_i_1_n_1
                         FDCE                                         r  U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.480 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    22.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.439    22.769    U_NANORV32_PIL/U_CPU/U_REG_FILE/clk
                         FDCE                                         r  U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][22]/C
                         clock pessimism              0.531    23.300    
                         clock uncertainty           -0.085    23.215    
                         FDCE (Setup_fdce_C_D)        0.029    23.244    U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[0].regfile_reg[0][22]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                         -24.385    
  -------------------------------------------------------------------
                         slack                                 -1.141    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.235ns (72.075%)  route 0.091ns (27.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.371    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.405 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.068    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.026    -1.042 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.114    -0.928    U_NANORV32_PIL/U_CPU/U_ALU/u_div/clk
                         FDRE                                         r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141    -0.787 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[32]/Q
                         net (fo=4, unplaced)         0.091    -0.696    U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg_n_1_[32]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094    -0.602 r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[35]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    -0.602    U_NANORV32_PIL/U_CPU/U_ALU/u_div/in9[33]
                         FDRE                                         r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.259    -1.063    U_NANORV32_PIL/U_CPU/U_ALU/u_div/clk
                         FDRE                                         r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]/C
                         clock pessimism              0.280    -0.783    
                         FDRE (Hold_fdre_C_D)         0.105    -0.678    U_NANORV32_PIL/U_CPU/U_ALU/u_div/a_reg[33]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50m_arty_mmcm
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424               u_tcm0/U_RAM/RAM_reg_1_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360              U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         12.500      12.000               U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[5].regfile_reg[5][0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         12.500      12.000               U_NANORV32_PIL/U_CPU/U_REG_FILE/loop[5].regfile_reg[5][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_arty_mmcm
  To Clock:  clkfbout_arty_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_arty_mmcm
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845                U_CLK_GEN/U_MCM/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000               U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_50m_arty_mmcm
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack       26.053ns,  Total Violation        0.000ns
Hold  :           43  Failing Endpoints,  Worst Slack       -4.762ns,  Total Violation     -194.225ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.053ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            25.000ns  (TCK rise@50.000ns - clk_50m_arty_mmcm rise@25.000ns)
  Data Path Delay:        0.593ns  (logic 0.297ns (50.126%)  route 0.296ns (49.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.752ns = ( 50.752 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.063ns = ( 23.937 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445    25.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259    25.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    23.294 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    23.649    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    23.678 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.259    23.937    U_ADBG_TOP/i_dbg_wb/wb_biu_i/wb_clk_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.175    24.112 r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.296    24.407    U_ADBG_TOP/i_dbg_wb/data_from_biu[0]
                         LUT5 (Prop_lut5_I2_O)        0.122    24.529 r  U_ADBG_TOP/i_dbg_wb/data_out_shift_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000    24.529    U_ADBG_TOP/i_dbg_wb/data_out_shift_reg[0]_i_1_n_1
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       50.000    50.000 r  
    D15                                               0.000    50.000 r  TCK (INOUT)
                         net (fo=0)                   0.000    50.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275    50.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337    50.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026    50.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.114    50.752    U_ADBG_TOP/i_dbg_wb/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]/C
                         clock pessimism              0.000    50.752    
                         clock uncertainty           -0.183    50.569    
                         FDCE (Setup_fdce_C_D)        0.013    50.582    U_ADBG_TOP/i_dbg_wb/data_out_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.582    
                         arrival time                         -24.529    
  -------------------------------------------------------------------
                         slack                                 26.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.762ns  (arrival time - required time)
  Source:                 U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.367ns (52.825%)  route 0.328ns (47.175%))
  Logic Levels:           0  
  Clock Path Skew:        5.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    -2.231ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    -3.520 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    -2.761    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    -2.670 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.439    -2.231    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKA
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.367    -1.864 r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA_reg[0]/Q
                         net (fo=2, unplaced)         0.328    -1.536    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regA[0]
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/CLKB
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]/C
                         clock pessimism              0.000     2.987    
                         clock uncertainty            0.183     3.170    
                         FDCE (Hold_fdce_C_D)         0.056     3.226    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/bytesavail_syncreg/regB_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.226    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                 -4.762    





---------------------------------------------------------------------------------------------------
From Clock:  TCK
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       15.858ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.858ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50m_arty_mmcm rise@25.000ns - TCK rise@0.000ns)
  Data Path Delay:        3.770ns  (logic 1.169ns (31.008%)  route 2.601ns (68.992%))
  Logic Levels:           4  (LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -5.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 22.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_wb/wb_biu_i/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/wr_reg_reg/Q
                         net (fo=8, unplaced)         0.349     3.792    u_ahbmatrix/xbar/HastiBus/io_master_hwrite
                         LUT3 (Prop_lut3_I2_O)        0.289     4.081 r  u_ahbmatrix/xbar/HastiBus/io_slaves_2_hwrite_INST_0/O
                         net (fo=3, unplaced)         0.920     5.001    u_ahbmatrix/xbar/HastiSlaveMux_1/io_ins_0_hwrite
                         LUT4 (Prop_lut4_I0_O)        0.150     5.151 r  u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_hwrite_INST_0_i_1/O
                         net (fo=1, unplaced)         0.419     5.570    u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_hwrite_INST_0_i_1_n_1
                         LUT5 (Prop_lut5_I4_O)        0.124     5.694 r  u_ahbmatrix/xbar/HastiSlaveMux_1/io_out_hwrite_INST_0/O
                         net (fo=2, unplaced)         0.913     6.607    u_tcm0/U_AHB_TO_SSRAM/HWRITE
                         LUT3 (Prop_lut3_I2_O)        0.150     6.757 r  u_tcm0/U_AHB_TO_SSRAM/write_en_r_i_1/O
                         net (fo=1, unplaced)         0.000     6.757    u_tcm0/U_AHB_TO_SSRAM/write_valid
                         FDCE                                         r  u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.480 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    22.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.439    22.769    u_tcm0/U_AHB_TO_SSRAM/HCLK
                         FDCE                                         r  u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg/C
                         clock pessimism              0.000    22.769    
                         clock uncertainty           -0.183    22.586    
                         FDCE (Setup_fdce_C_D)        0.029    22.615    u_tcm0/U_AHB_TO_SSRAM/write_en_r_reg
  -------------------------------------------------------------------
                         required time                         22.615    
                         arrival time                          -6.757    
  -------------------------------------------------------------------
                         slack                                 15.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.931ns  (arrival time - required time)
  Source:                 U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_in_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_WB2AHB/hwdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_50m_arty_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.038%)  route 0.141ns (49.962%))
  Logic Levels:           0  
  Clock Path Skew:        -1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.114     0.752    U_ADBG_TOP/i_dbg_wb/wb_biu_i/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_in_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.141     0.893 r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_in_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.141     1.034    U_WB2AHB/data_i[0]
                         FDRE                                         r  U_WB2AHB/hwdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.259    -1.063    U_WB2AHB/clk_i
                         FDRE                                         r  U_WB2AHB/hwdata_reg[0]/C
                         clock pessimism              0.000    -1.063    
                         clock uncertainty            0.183    -0.880    
                         FDRE (Hold_fdre_C_D)        -0.017    -0.897    U_WB2AHB/hwdata_reg[0]
  -------------------------------------------------------------------
                         required time                          0.897    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  1.931    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TCK
  To Clock:  TCK

Setup :            0  Failing Endpoints,  Worst Slack       42.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.676ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/word_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]/CLR
                            (recovery check against rising-edge clock TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (TCK rise@50.000ns - TCK rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 1.371ns (20.356%)  route 5.364ns (79.644%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.727ns = ( 52.727 - 50.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_wb/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/word_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  U_ADBG_TOP/i_dbg_wb/word_count_reg[9]/Q
                         net (fo=4, unplaced)         0.765     4.208    U_ADBG_TOP/i_dbg_wb/word_count_reg[9]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.503 r  U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_5/O
                         net (fo=4, unplaced)         0.926     5.429    U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_5_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_3/O
                         net (fo=14, unplaced)        0.953     6.506    U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_3_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     6.630 f  U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[8]_i_1/O
                         net (fo=5, unplaced)         0.930     7.560    U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[8]_i_1_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     7.684 f  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_10/O
                         net (fo=3, unplaced)         0.437     8.121    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_10_n_1
                         LUT4 (Prop_lut4_I0_O)        0.124     8.245 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6/O
                         net (fo=5, unplaced)         0.477     8.722    U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6_n_1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.846 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_1/O
                         net (fo=103, unplaced)       0.876     9.722    U_ADBG_TOP/i_dbg_wb/wb_biu_i/rst_i
                         FDCE                                         f  U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)       50.000    50.000 r  
    D15                                               0.000    50.000 r  TCK (INOUT)
                         net (fo=0)                   0.000    50.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.437    51.437 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    52.197    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.091    52.288 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.439    52.727    U_ADBG_TOP/i_dbg_wb/wb_biu_i/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]/C
                         clock pessimism              0.116    52.842    
                         clock uncertainty           -0.035    52.807    
                         FDCE (Recov_fdce_C_CLR)     -0.409    52.398    U_ADBG_TOP/i_dbg_wb/wb_biu_i/addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         52.398    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 42.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 U_TAP_TOP/FSM_onehot_TAP_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_cpu_2/FSM_onehot_module_state_reg[10]/CLR
                            (removal check against rising-edge clock TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TCK rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.018%)  route 0.203ns (58.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.106ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    0.209ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.114     0.752    U_TAP_TOP/tck_pad_i
                         FDPE                                         r  U_TAP_TOP/FSM_onehot_TAP_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.893 f  U_TAP_TOP/FSM_onehot_TAP_state_reg[0]/Q
                         net (fo=464, unplaced)       0.203     1.096    U_ADBG_TOP/i_dbg_cpu_2/rst_i
                         FDCE                                         f  U_ADBG_TOP/i_dbg_cpu_2/FSM_onehot_module_state_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.463     0.463 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.818    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.029     0.847 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.259     1.106    U_ADBG_TOP/i_dbg_cpu_2/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_cpu_2/FSM_onehot_module_state_reg[10]/C
                         clock pessimism             -0.209     0.897    
                         FDCE (Remov_fdce_C_CLR)     -0.147     0.750    U_ADBG_TOP/i_dbg_cpu_2/FSM_onehot_module_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.750    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  0.346    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TCK
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       12.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.455ns  (required time - arrival time)
  Source:                 U_ADBG_TOP/i_dbg_wb/word_count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_50m_arty_mmcm rise@25.000ns - TCK rise@0.000ns)
  Data Path Delay:        6.735ns  (logic 1.371ns (20.356%)  route 5.364ns (79.644%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -5.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 22.769 - 25.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.307    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.096     2.403 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.584     2.987    U_ADBG_TOP/i_dbg_wb/tck_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/word_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456     3.443 f  U_ADBG_TOP/i_dbg_wb/word_count_reg[9]/Q
                         net (fo=4, unplaced)         0.765     4.208    U_ADBG_TOP/i_dbg_wb/word_count_reg[9]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.503 r  U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_5/O
                         net (fo=4, unplaced)         0.926     5.429    U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_5_n_1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.553 r  U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_3/O
                         net (fo=14, unplaced)        0.953     6.506    U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[9]_i_3_n_1
                         LUT6 (Prop_lut6_I0_O)        0.124     6.630 f  U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[8]_i_1/O
                         net (fo=5, unplaced)         0.930     7.560    U_ADBG_TOP/i_dbg_wb/FSM_onehot_module_state[8]_i_1_n_1
                         LUT6 (Prop_lut6_I4_O)        0.124     7.684 f  U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_10/O
                         net (fo=3, unplaced)         0.437     8.121    U_ADBG_TOP/i_dbg_wb/module_tdo_o_INST_0_i_10_n_1
                         LUT4 (Prop_lut4_I0_O)        0.124     8.245 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6/O
                         net (fo=5, unplaced)         0.477     8.722    U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_6_n_1
                         LUT2 (Prop_lut2_I1_O)        0.124     8.846 f  U_ADBG_TOP/i_dbg_wb/wb_biu_i_i_1/O
                         net (fo=103, unplaced)       0.876     9.722    U_ADBG_TOP/i_dbg_wb/wb_biu_i/rst_i
                         FDCE                                         f  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_in (IN)
                         net (fo=0)                   0.000    25.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    26.857    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378    21.480 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    22.239    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091    22.330 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.439    22.769    U_ADBG_TOP/i_dbg_wb/wb_biu_i/wb_clk_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]/C
                         clock pessimism              0.000    22.769    
                         clock uncertainty           -0.183    22.586    
                         FDCE (Recov_fdce_C_CLR)     -0.409    22.177    U_ADBG_TOP/i_dbg_wb/wb_biu_i/data_out_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         22.177    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                 12.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.123ns  (arrival time - required time)
  Source:                 U_TAP_TOP/FSM_onehot_TAP_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/FSM_onehot_rd_fsm_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50m_arty_mmcm rise@0.000ns - TCK rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.018%)  route 0.203ns (58.982%))
  Logic Levels:           0  
  Clock Path Skew:        -1.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    0.752ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TCK rise edge)        0.000     0.000 r  
    D15                                               0.000     0.000 r  TCK (INOUT)
                         net (fo=0)                   0.000     0.000    TCK
    D15                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  TCK_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.612    U_TOP_IO/pad_tap_tck_in
                         BUFG (Prop_bufg_I_O)         0.026     0.638 r  U_TOP_IO/U_TCK_BUF/O
                         net (fo=535, unplaced)       0.114     0.752    U_TAP_TOP/tck_pad_i
                         FDPE                                         r  U_TAP_TOP/FSM_onehot_TAP_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.141     0.893 f  U_TAP_TOP/FSM_onehot_TAP_state_reg[0]/Q
                         net (fo=464, unplaced)       0.203     1.096    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/rst_i
                         FDCE                                         f  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/FSM_onehot_rd_fsm_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.259    -1.063    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/wb_clk_i
                         FDCE                                         r  U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/FSM_onehot_rd_fsm_state_reg[1]/C
                         clock pessimism              0.000    -1.063    
                         clock uncertainty            0.183    -0.880    
                         FDCE (Remov_fdce_C_CLR)     -0.147    -1.027    U_ADBG_TOP/i_dbg_jsp/jsp_biu_i/FSM_onehot_rd_fsm_state_reg[1]
  -------------------------------------------------------------------
                         required time                          1.027    
                         arrival time                           1.096    
  -------------------------------------------------------------------
                         slack                                  2.123    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50m_arty_mmcm
  To Clock:  clk_50m_arty_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        9.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.431ns  (required time - arrival time)
  Source:                 U_CPUCTRL/cpuctrl_out_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_RESET_GEN/rst_async_n_m_reg/CLR
                            (recovery check against rising-edge clock clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_50m_arty_mmcm fall@12.500ns - clk_50m_arty_mmcm rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 0.875ns (35.964%)  route 1.558ns (64.036%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.231ns = ( 10.269 - 12.500 ) 
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.073    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.035 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.235    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.096    -2.139 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.584    -1.555    U_CPUCTRL/clk_apb
                         FDCE                                         r  U_CPUCTRL/cpuctrl_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.456    -1.099 f  U_CPUCTRL/cpuctrl_out_r_reg[0]/Q
                         net (fo=2, unplaced)         0.322    -0.777    U_CPUCTRL_n_50
                         LUT2 (Prop_lut2_I1_O)        0.295    -0.482 r  U_RESET_GEN_i_1/O
                         net (fo=1, unplaced)         0.449    -0.033    U_RESET_GEN/rst_async_n
                         LUT1 (Prop_lut1_I0_O)        0.124     0.091 f  U_RESET_GEN/rst_async_n_r_i_1/O
                         net (fo=2, unplaced)         0.787     0.878    U_RESET_GEN/rst_async_n_r_i_1_n_1
                         FDCE                                         f  U_RESET_GEN/rst_async_n_m_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_in (IN)
                         net (fo=0)                   0.000    12.500    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    14.357    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     8.980 f  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     9.739    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.091     9.830 f  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.439    10.269    U_RESET_GEN/clk
                         FDCE                                         r  U_RESET_GEN/rst_async_n_m_reg/C  (IS_INVERTED)
                         clock pessimism              0.531    10.800    
                         clock uncertainty           -0.085    10.715    
                         FDCE (Recov_fdce_C_CLR)     -0.406    10.309    U_RESET_GEN/rst_async_n_m_reg
  -------------------------------------------------------------------
                         required time                         10.309    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  9.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.085ns  (arrival time - required time)
  Source:                 U_RESET_GEN/rst_async_n_r_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            U_NANORV32_PIL/U_CPU/U_ALU/u_div/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_50m_arty_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.500ns  (clk_50m_arty_mmcm rise@0.000ns - clk_50m_arty_mmcm fall@12.500ns)
  Data Path Delay:        0.720ns  (logic 0.244ns (33.874%)  route 0.476ns (66.126%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.928ns = ( 11.572 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50m_arty_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_in (IN)
                         net (fo=0)                   0.000    12.500    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.257    12.757 f  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114    12.871    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    11.095 f  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    11.432    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.026    11.458 f  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.114    11.572    U_RESET_GEN/clk
                         FDCE                                         r  U_RESET_GEN/rst_async_n_r_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.146    11.718 r  U_RESET_GEN/rst_async_n_r_reg/Q
                         net (fo=6, unplaced)         0.145    11.862    U_NANORV32_PIL/U_CPU/U_ALU/u_div/rst_n
                         LUT1 (Prop_lut1_I0_O)        0.098    11.960 f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/FSM_sequential_state[1]_i_2/O
                         net (fo=2, unplaced)         0.332    12.292    U_NANORV32_PIL/U_CPU/U_ALU/u_div/FSM_sequential_state[1]_i_2_n_1
                         FDCE                                         f  U_NANORV32_PIL/U_CPU/U_ALU/u_div/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50m_arty_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    U_CLK_GEN/U_MCM/inst/clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  U_CLK_GEN/U_MCM/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.704    U_CLK_GEN/U_MCM/inst/clk_in_arty_mmcm
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.706 r  U_CLK_GEN/U_MCM/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.351    U_CLK_GEN/U_MCM/inst/clk_50m_arty_mmcm
                         BUFG (Prop_bufg_I_O)         0.029    -1.322 r  U_CLK_GEN/U_MCM/inst/clkout1_buf/O
                         net (fo=2341, unplaced)      0.259    -1.063    U_NANORV32_PIL/U_CPU/U_ALU/u_div/clk
                         FDCE                                         r  U_NANORV32_PIL/U_CPU/U_ALU/u_div/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.280    -0.783    
                         clock uncertainty            0.085    -0.699    
                         FDCE (Remov_fdce_C_CLR)     -0.094    -0.793    U_NANORV32_PIL/U_CPU/U_ALU/u_div/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.793    
                         arrival time                          12.292    
  -------------------------------------------------------------------
                         slack                                 13.085    





