$date
	Sun Aug 14 12:02:32 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module half_adder_test $end
$var wire 1 ! s $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 ! s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#2
1!
1$
#4
0$
1#
#6
0!
1"
1$
#10
