// Seed: 1702518645
module module_0 (
    input wand id_0
    , id_2
);
  assign id_2 = 1;
  wand id_3 = id_2 == (id_3);
  assign id_3 = 1;
endmodule
module module_1 (
    input  supply1 id_0,
    output supply0 id_1,
    input  logic   id_2,
    input  supply1 id_3
    , id_6,
    output logic   id_4
);
  integer id_7 (
      .id_0(1),
      .id_1(1 - 1'b0),
      .id_2(id_6.id_2),
      .id_3(1),
      .id_4(1),
      .id_5(id_0 > id_3),
      .id_6(id_6),
      .id_7(1)
  );
  always if (1) id_4 <= id_6;
  always @(posedge $display or posedge id_0) begin
    id_6 <= 1;
  end
  assign id_6 = 1'b0;
  module_0(
      id_3
  );
endmodule
