{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1583341811261 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1583341811269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 18:10:11 2020 " "Processing started: Wed Mar 04 18:10:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1583341811269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583341811269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projet_VHDL -c Projet_VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583341811270 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1583341812876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1583341812877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "septseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file septseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 septseg-rtl " "Found design unit 1: septseg-rtl" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583341823463 ""} { "Info" "ISGN_ENTITY_NAME" "1 septseg " "Found entity 1: septseg" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1583341823463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1583341823463 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "septseg " "Elaborating entity \"septseg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1583341823544 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0\[6\] " "bidirectional pin \"HEX0\[6\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0\[5\] " "bidirectional pin \"HEX0\[5\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0\[4\] " "bidirectional pin \"HEX0\[4\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0\[3\] " "bidirectional pin \"HEX0\[3\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0\[2\] " "bidirectional pin \"HEX0\[2\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0\[1\] " "bidirectional pin \"HEX0\[1\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX0\[0\] " "bidirectional pin \"HEX0\[0\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 8 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1\[6\] " "bidirectional pin \"HEX1\[6\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1\[5\] " "bidirectional pin \"HEX1\[5\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1\[4\] " "bidirectional pin \"HEX1\[4\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1\[3\] " "bidirectional pin \"HEX1\[3\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1\[2\] " "bidirectional pin \"HEX1\[2\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1\[1\] " "bidirectional pin \"HEX1\[1\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX1\[0\] " "bidirectional pin \"HEX1\[0\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 9 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2\[6\] " "bidirectional pin \"HEX2\[6\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2\[5\] " "bidirectional pin \"HEX2\[5\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2\[4\] " "bidirectional pin \"HEX2\[4\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2\[3\] " "bidirectional pin \"HEX2\[3\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2\[2\] " "bidirectional pin \"HEX2\[2\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2\[1\] " "bidirectional pin \"HEX2\[1\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX2\[0\] " "bidirectional pin \"HEX2\[0\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3\[6\] " "bidirectional pin \"HEX3\[6\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3\[5\] " "bidirectional pin \"HEX3\[5\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3\[4\] " "bidirectional pin \"HEX3\[4\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3\[3\] " "bidirectional pin \"HEX3\[3\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3\[2\] " "bidirectional pin \"HEX3\[2\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3\[1\] " "bidirectional pin \"HEX3\[1\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX3\[0\] " "bidirectional pin \"HEX3\[0\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX4\[6\] " "bidirectional pin \"HEX4\[6\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX4\[5\] " "bidirectional pin \"HEX4\[5\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX4\[4\] " "bidirectional pin \"HEX4\[4\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX4\[3\] " "bidirectional pin \"HEX4\[3\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX4\[2\] " "bidirectional pin \"HEX4\[2\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX4\[1\] " "bidirectional pin \"HEX4\[1\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX4\[0\] " "bidirectional pin \"HEX4\[0\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 12 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX5\[6\] " "bidirectional pin \"HEX5\[6\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX5\[5\] " "bidirectional pin \"HEX5\[5\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX5\[4\] " "bidirectional pin \"HEX5\[4\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX5\[3\] " "bidirectional pin \"HEX5\[3\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX5\[2\] " "bidirectional pin \"HEX5\[2\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX5\[1\] " "bidirectional pin \"HEX5\[1\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "HEX5\[0\] " "bidirectional pin \"HEX5\[0\]\" has no driver" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1583341823933 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1583341823933 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1583341824097 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1583341824097 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "septseg.vhd" "" { Text "D:/intelFPGA_lite/18.1/Projet_VHDL/septseg.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1583341824145 "|septseg|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1583341824145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1583341824145 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1583341824145 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "42 " "Implemented 42 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1583341824145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1583341824145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1583341824161 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 18:10:24 2020 " "Processing ended: Wed Mar 04 18:10:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1583341824161 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1583341824161 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1583341824161 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1583341824161 ""}
