/*
 * Generated by dmlc, do not edit!
 *
 * Source files:
 *   /home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml
 *   /home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/internal.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/bitcount.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base-types.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/host-info.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/module-host-config.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/microwire.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/pywrap.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/types.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/mii.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/ieee_802_3.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/dbuffer.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/frags.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/swabber.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/help-macros.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/strbuf.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/alloc.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/ethernet.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/time.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/conf-object.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/vect.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/attr-value.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/version.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/sobject.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/memory.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/ram.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/memory-space.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/memory-transaction.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/map-demap.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/pci.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/transaction.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/map-target.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/direct-memory.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/processor/types.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/breakpoints.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-common.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/model-iface/transaction.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml12-compatibility.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-v31.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-v21.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/msi-capabilities.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcix-capabilities.dml
 *   /home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pci-capabilities.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/translator.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/cbdata.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/signal.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/device-api.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/obsolete/5.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/simulator/embed.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/obsolete/4_8.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/sim-exception.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/object-locks.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/notifier.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/hap-producer.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/global-notifier.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/event.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/configuration.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/log.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/clock.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/model-iface/cycle.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/local-time.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/bigtime.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/duration.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/int128.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/arith.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/base/callbacks.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/build-id.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/build-id-6.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/simulator/sim-get-class.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/simulator/python.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/util/hashtab.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/model-iface/register-view-read-only.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/model-iface/register-view.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/model-iface/int-register.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/model-iface/bank-instrumentation.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/model-iface/instrumentation-provider.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/devs/io-memory.dml
 *   /home/david/SIMICS/simics-6.0.185/linux64/bin/dml/api/6/1.4/simics/C.dml
 */

#ifndef SIMICS_6_API
#define SIMICS_6_API
#endif

#include "DEC21140A-dml.h"
#include "DEC21140A-dml-protos.c"
static void  _DML_PIFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_HRESET__signal__signal_lower(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_HRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_HRESET__signal__signal_raise(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_HRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_SRESET__signal__signal_lower(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_SRESET__signal__signal_lower(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_SRESET__signal__signal_raise(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_SRESET__signal__signal_raise(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_csr__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_csr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_csr__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_csr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_csr__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_csr__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_csr__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_csr__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_csr__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_csr__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_csr__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_csr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_csr__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_csr__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_csr__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_csr__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_csr__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_csr__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_csr__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_csr__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_csr__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_csr__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_csr__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_csr__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_csr__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_csr__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_csr__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_csr__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_csr__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_csr__instrumentation_order__get_connections(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_csr__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_csr__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_csr__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_csr__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_csr__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_csr__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_csr__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_csr__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_csr__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_csr__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_csr__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_csr__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_csr__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_csr__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_csr__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_csr__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_csr__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_csr__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_csr__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_csr__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_csr__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_csr__register_view__description(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_csr__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_csr__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_csr__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_csr__register_view__number_of_registers(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_csr__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_csr__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_csr__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_csr__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_csr__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bool _DML_PIFACE_csr__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_csr__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_csr__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_csr__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_ieee_802_3_mac__link_status_changed(conf_object_t *_obj, int phy, ieee_802_3_link_status_t status)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_ieee_802_3_mac__link_status_changed(_dev, phy, status);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static int _DML_IFACE_ieee_802_3_mac__receive_frame(conf_object_t *_obj, int phy, dbuffer_t *buf, int crc_ok)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    int _out0 = 0LL;
    _out0 = _DML_M_ieee_802_3_mac__receive_frame(_dev, phy, buf, crc_ok);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_ieee_802_3_mac__tx_bandwidth_available(conf_object_t *_obj, int phy)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_ieee_802_3_mac__tx_bandwidth_available(_dev, phy);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_ieee_802_3_mac_v3__link_status_changed(conf_object_t *_obj, int phy, ieee_802_3_link_status_t status)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_ieee_802_3_mac_v3__link_status_changed(_dev, phy, status);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_ieee_802_3_mac_v3__receive_frame(conf_object_t *_obj, int phy, frags_t const *frame, int crc_ok)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_ieee_802_3_mac_v3__receive_frame(_dev, phy, frame, crc_ok);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_ieee_802_3_mac_v3__tx_bandwidth_available(conf_object_t *_obj, int phy)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_ieee_802_3_mac_v3__tx_bandwidth_available(_dev, phy);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static exception_type_t _DML_IFACE_io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(_dev, connection, offset, size, after_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(_dev, connection, offset, size, after_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_read(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(_dev, connection, offset, size, before_read, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bank_callback_handle_t _DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_write(conf_object_t *_obj, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bank_callback_handle_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(_dev, connection, offset, size, before_write, user_data);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_callback(conf_object_t *_obj, bank_callback_handle_t callback)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(_dev, callback);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void  _DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(conf_object_t *_obj, conf_object_t *connection)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(_dev, connection);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static attr_value_t _DML_PIFACE_pci_config__instrumentation_order__get_connections(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_pci_config__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_pci_config__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_pci_config__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_pci_config__instrumentation_order__get_connections(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_pci_config__instrumentation_order__get_connections(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_pci_config__instrumentation_order__move_before(conf_object_t *_obj, conf_object_t *connection, conf_object_t *before)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_pci_config__instrumentation_order__move_before(_dev, connection, before);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_PIFACE_pci_config__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static exception_type_t _DML_IFACE_pci_config__io_memory__operation(conf_object_t *_obj, generic_transaction_t *mem_op, map_info_t map_info)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    exception_type_t _out0 = 0LL;
    _out0 = _DML_M_pci_config__io_memory__operation(_dev, mem_op, map_info);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_PIFACE_pci_config__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_pci_config__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_PIFACE_pci_config__register_view__description(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    char const *_out0 = NULL;
    _out0 = _DML_M_pci_config__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_PIFACE_pci_config__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_pci_config__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_PIFACE_pci_config__register_view__number_of_registers(conf_object_t *_obj)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_pci_config__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_PIFACE_pci_config__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_pci_config__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_PIFACE_pci_config__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    _DML_M_pci_config__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bool _DML_IFACE_pci_config__register_view__big_endian_bitorder(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_pci_config__register_view__big_endian_bitorder(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static char const *_DML_IFACE_pci_config__register_view__description(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    char const *_out0 = NULL;
    _out0 = _DML_M_pci_config__register_view__description(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint64 _DML_IFACE_pci_config__register_view__get_register_value(conf_object_t *_obj, uint32 reg)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    uint64 _out0 = 0LL;
    _out0 = _DML_M_pci_config__register_view__get_register_value(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static uint32 _DML_IFACE_pci_config__register_view__number_of_registers(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    uint32 _out0 = 0LL;
    _out0 = _DML_M_pci_config__register_view__number_of_registers(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static attr_value_t _DML_IFACE_pci_config__register_view__register_info(conf_object_t *_obj, uint32 reg)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    attr_value_t _out0;
    memset((void *)&_out0, 0, sizeof(attr_value_t ));
    _out0 = _DML_M_pci_config__register_view__register_info(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_pci_config__register_view__set_register_value(conf_object_t *_obj, uint32 reg, uint64 val)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_pci_config__register_view__set_register_value(_dev, reg, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static bool _DML_PIFACE_pci_config__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    _port_object_t *_portobj = (_port_object_t *)_obj;
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_portobj->dev;
    bool _out0 = 0;
    _out0 = _DML_M_pci_config__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static bool _DML_IFACE_pci_config__register_view_read_only__is_read_only(conf_object_t *_obj, uint32 reg)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    bool _out0 = 0;
    _out0 = _DML_M_pci_config__register_view_read_only__is_read_only(_dev, reg);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return _out0;
}

static void  _DML_IFACE_pci_device__bus_reset(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_M_pci_device__bus_reset(_dev);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
}

static void
 DEC21140A_dml_notify_state_change(DEC21140A_dml_t *dev)
{
    if (!dev->_issuing_state_callbacks) {
        dev->_issuing_state_callbacks = true;
        SIM_notify(&dev->obj, Sim_Notify_State_Change);
        dev->_issuing_state_callbacks = false;
    }
}
// DML notification registration callback
static void _DEC21140A_dml_update_has_state_notifier(conf_object_t *_obj, notifier_type_t type, bool has_subscribers)
{
    if (type == Sim_Notify_State_Change) {
        DEC21140A_dml_t *_dev = (DEC21140A_dml_t*)_obj;
        _dev->_has_state_callbacks = has_subscribers;
    }
}

static conf_object_t *
DEC21140A_dml_alloc(conf_class_t *cls)
{
    DEC21140A_dml_t *_dev = MM_ZALLOC(1, DEC21140A_dml_t);
    _dev->_immediate_after_state = MM_ZALLOC(1, _dml_immediate_after_state_t);
    return &_dev->obj;
}

static void DEC21140A_dml_pre_del_notify(conf_object_t *_subscriber, conf_object_t *_notifier, lang_void *_data)
{
    DEC21140A_dml_deinit(_notifier);
}

static lang_void *
DEC21140A_dml_init(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev = (DEC21140A_dml_t*)_obj;
    _init_port_objs(_dev);
    _init_static_vars(_dev);
    _init_data_objs(_dev);
    ht_init_int_table(&(_dev->_subsequent_log_ht));
    QINIT(_dev->_immediate_after_state->queue);
    #line 573 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_init___rec_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, init));
    #line 1088 "DEC21140A-dml.c"
    SIM_add_notifier(_obj, Sim_Notify_Object_Delete, _obj, DEC21140A_dml_pre_del_notify, NULL);
    return _obj;
}

static void DEC21140A_dml_finalize(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_obj;
    #line 574 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_post_init___rec_post_init(_dev, UPCAST(((device) {(&_tr__dev__device), ((_identity_t) {.id = 1, .encoded_index = 0})}), device, post_init));
    #line 1098 "DEC21140A-dml.c"
}

static void DEC21140A_dml_deinit(conf_object_t *_obj)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t *)_obj;
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _DML_execute_immediate_afters_now(_obj, _dev->_immediate_after_state);
    _free_table(&_dev->_subsequent_log_ht);
    QFREE(_dev->_immediate_after_state->queue);
    if (likely(!_dev->_immediate_after_state->posted)) {
        MM_FREE(_dev->_immediate_after_state);
    } else {
        _dev->_immediate_after_state->deleted = true;
    }
}

static void DEC21140A_dml_dealloc(conf_object_t *dev)
{
    MM_FREE(dev);
}

static const _id_info_t _id_infos[186] UNUSED = {
    {"dev", NULL, 0, 1},
    {"HRESET.signal", NULL, 0, 2},
    {"HRESET", NULL, 0, 3},
    {"SRESET.signal", NULL, 0, 4},
    {"SRESET", NULL, 0, 5},
    {"config_registers", NULL, 0, 6},
    {"csr.bank_instrumentation_subscribe", NULL, 0, 7},
    {"csr.csr0.bar", NULL, 0, 8},
    {"csr.csr0.ble", NULL, 0, 9},
    {"csr.csr0.cal", NULL, 0, 10},
    {"csr.csr0.dbo", NULL, 0, 11},
    {"csr.csr0.dsl", NULL, 0, 12},
    {"csr.csr0.mbz", NULL, 0, 13},
    {"csr.csr0.pbl", NULL, 0, 14},
    {"csr.csr0.rml", NULL, 0, 15},
    {"csr.csr0.rs1", NULL, 0, 16},
    {"csr.csr0.swr", NULL, 0, 17},
    {"csr.csr0.tap", NULL, 0, 18},
    {"csr.csr0", NULL, 0, 19},
    {"csr.csr1", NULL, 0, 20},
    {"csr.csr10", NULL, 0, 21},
    {"csr.csr11", NULL, 0, 22},
    {"csr.csr12", NULL, 0, 23},
    {"csr.csr13", NULL, 0, 24},
    {"csr.csr14", NULL, 0, 25},
    {"csr.csr15", NULL, 0, 26},
    {"csr.csr2", NULL, 0, 27},
    {"csr.csr3", NULL, 0, 28},
    {"csr.csr4", NULL, 0, 29},
    {"csr.csr5.ais", NULL, 0, 30},
    {"csr.csr5.eb", NULL, 0, 31},
    {"csr.csr5.itr", NULL, 0, 32},
    {"csr.csr5.nis", NULL, 0, 33},
    {"csr.csr5.rs", NULL, 0, 34},
    {"csr.csr5.rs1", NULL, 0, 35},
    {"csr.csr5.ts", NULL, 0, 36},
    {"csr.csr5", NULL, 0, 37},
    {"csr.csr6.ca", NULL, 0, 38},
    {"csr.csr6.fc", NULL, 0, 39},
    {"csr.csr6.fd", NULL, 0, 40},
    {"csr.csr6.hbd", NULL, 0, 41},
    {"csr.csr6.ho", NULL, 0, 42},
    {"csr.csr6.hp", NULL, 0, 43},
    {"csr.csr6.imm", NULL, 0, 44},
    {"csr.csr6.ivf", NULL, 0, 45},
    {"csr.csr6.mb2", NULL, 0, 46},
    {"csr.csr6.mb3", NULL, 0, 47},
    {"csr.csr6.mb4", NULL, 0, 48},
    {"csr.csr6.mbo", NULL, 0, 49},
    {"csr.csr6.mbz", NULL, 0, 50},
    {"csr.csr6.om", NULL, 0, 51},
    {"csr.csr6.pb", NULL, 0, 52},
    {"csr.csr6.pcs", NULL, 0, 53},
    {"csr.csr6.pm", NULL, 0, 54},
    {"csr.csr6.pr", NULL, 0, 55},
    {"csr.csr6.ps", NULL, 0, 56},
    {"csr.csr6.ra", NULL, 0, 57},
    {"csr.csr6.sb", NULL, 0, 58},
    {"csr.csr6.sc", NULL, 0, 59},
    {"csr.csr6.scr", NULL, 0, 60},
    {"csr.csr6.sf", NULL, 0, 61},
    {"csr.csr6.sr", NULL, 0, 62},
    {"csr.csr6.st", NULL, 0, 63},
    {"csr.csr6.tr", NULL, 0, 64},
    {"csr.csr6.ttm", NULL, 0, 65},
    {"csr.csr6", NULL, 0, 66},
    {"csr.csr7.ais_mask", NULL, 0, 67},
    {"csr.csr7.itr_mask", NULL, 0, 68},
    {"csr.csr7.nis_mask", NULL, 0, 69},
    {"csr.csr7", NULL, 0, 70},
    {"csr.csr8.mfc", NULL, 0, 71},
    {"csr.csr8.mfo", NULL, 0, 72},
    {"csr.csr8.oc", NULL, 0, 73},
    {"csr.csr8.oco", NULL, 0, 74},
    {"csr.csr8", NULL, 0, 75},
    {"csr.csr9.br", NULL, 0, 76},
    {"csr.csr9.data", NULL, 0, 77},
    {"csr.csr9.mii", NULL, 0, 78},
    {"csr.csr9.rd", NULL, 0, 79},
    {"csr.csr9.reg", NULL, 0, 80},
    {"csr.csr9.res1", NULL, 0, 81},
    {"csr.csr9.res2", NULL, 0, 82},
    {"csr.csr9.res3", NULL, 0, 83},
    {"csr.csr9.sr", NULL, 0, 84},
    {"csr.csr9.wr", NULL, 0, 85},
    {"csr.csr9", NULL, 0, 86},
    {"csr.current_rx_address", NULL, 0, 87},
    {"csr.current_tx_address", NULL, 0, 88},
    {"csr.instrumentation_order", NULL, 0, 89},
    {"csr.io_memory", NULL, 0, 90},
    {"csr.register_view", NULL, 0, 91},
    {"csr.register_view_read_only", NULL, 0, 92},
    {"csr", NULL, 0, 93},
    {"expansion_rom.rom", NULL, 0, 94},
    {"expansion_rom", NULL, 0, 95},
    {"expansion_rom_size", NULL, 0, 96},
    {"ieee_802_3_mac", NULL, 0, 97},
    {"ieee_802_3_mac_v3", NULL, 0, 98},
    {"io_memory", NULL, 0, 99},
    {"is_pcie_device", NULL, 0, 100},
    {"mii_bus.mii_management", NULL, 0, 101},
    {"mii_bus", NULL, 0, 102},
    {"pci_bus.io_memory", NULL, 0, 103},
    {"pci_bus.pci_bus", NULL, 0, 104},
    {"pci_bus.pci_upstream_operation", NULL, 0, 105},
    {"pci_bus", NULL, 0, 106},
    {"pci_config.bank_instrumentation_subscribe", NULL, 0, 107},
    {"pci_config.base_address_0.base", NULL, 0, 108},
    {"pci_config.base_address_0.p", NULL, 0, 109},
    {"pci_config.base_address_0.s", NULL, 0, 110},
    {"pci_config.base_address_0", NULL, 0, 111},
    {"pci_config.base_address_1.base", NULL, 0, 112},
    {"pci_config.base_address_1.p", NULL, 0, 113},
    {"pci_config.base_address_1.s", NULL, 0, 114},
    {"pci_config.base_address_1.type", NULL, 0, 115},
    {"pci_config.base_address_1", NULL, 0, 116},
    {"pci_config.base_address_2.ignore", NULL, 0, 117},
    {"pci_config.base_address_2", NULL, 0, 118},
    {"pci_config.base_address_3.ignore", NULL, 0, 119},
    {"pci_config.base_address_3", NULL, 0, 120},
    {"pci_config.base_address_4.ignore", NULL, 0, 121},
    {"pci_config.base_address_4", NULL, 0, 122},
    {"pci_config.base_address_5.ignore", NULL, 0, 123},
    {"pci_config.base_address_5", NULL, 0, 124},
    {"pci_config.bist", NULL, 0, 125},
    {"pci_config.bus_address", NULL, 0, 126},
    {"pci_config.cache_line_size", NULL, 0, 127},
    {"pci_config.capabilities_ptr", NULL, 0, 128},
    {"pci_config.cardbus_cis_ptr", NULL, 0, 129},
    {"pci_config.cfdd.dsu", NULL, 0, 130},
    {"pci_config.cfdd.sleep", NULL, 0, 131},
    {"pci_config.cfdd.snooze", NULL, 0, 132},
    {"pci_config.cfdd", NULL, 0, 133},
    {"pci_config.class_code", NULL, 0, 134},
    {"pci_config.command.fb", NULL, 0, 135},
    {"pci_config.command.id", NULL, 0, 136},
    {"pci_config.command.io", NULL, 0, 137},
    {"pci_config.command.m", NULL, 0, 138},
    {"pci_config.command.mem", NULL, 0, 139},
    {"pci_config.command.mwi", NULL, 0, 140},
    {"pci_config.command.pe", NULL, 0, 141},
    {"pci_config.command.sc", NULL, 0, 142},
    {"pci_config.command.se", NULL, 0, 143},
    {"pci_config.command.vga", NULL, 0, 144},
    {"pci_config.command.wc", NULL, 0, 145},
    {"pci_config.command", NULL, 0, 146},
    {"pci_config.device_id", NULL, 0, 147},
    {"pci_config.expansion_rom_base.base", NULL, 0, 148},
    {"pci_config.expansion_rom_base.e", NULL, 0, 149},
    {"pci_config.expansion_rom_base", NULL, 0, 150},
    {"pci_config.header_type.mf", NULL, 0, 151},
    {"pci_config.header_type.type", NULL, 0, 152},
    {"pci_config.header_type", NULL, 0, 153},
    {"pci_config.instrumentation_order", NULL, 0, 154},
    {"pci_config.interrupt_line", NULL, 0, 155},
    {"pci_config.interrupt_pin", NULL, 0, 156},
    {"pci_config.interrupts", NULL, 0, 157},
    {"pci_config.io_memory", NULL, 0, 158},
    {"pci_config.latency_timer", NULL, 0, 159},
    {"pci_config.max_lat", NULL, 0, 160},
    {"pci_config.min_gnt", NULL, 0, 161},
    {"pci_config.register_view", NULL, 0, 162},
    {"pci_config.register_view_read_only", NULL, 0, 163},
    {"pci_config.revision_id", NULL, 0, 164},
    {"pci_config.status.c", NULL, 0, 165},
    {"pci_config.status.dpe", NULL, 0, 166},
    {"pci_config.status.ds", NULL, 0, 167},
    {"pci_config.status.fbb", NULL, 0, 168},
    {"pci_config.status.ins", NULL, 0, 169},
    {"pci_config.status.ir", NULL, 0, 170},
    {"pci_config.status.mhz", NULL, 0, 171},
    {"pci_config.status.pe", NULL, 0, 172},
    {"pci_config.status.rma", NULL, 0, 173},
    {"pci_config.status.rta", NULL, 0, 174},
    {"pci_config.status.ssa", NULL, 0, 175},
    {"pci_config.status.sta", NULL, 0, 176},
    {"pci_config.status", NULL, 0, 177},
    {"pci_config.subsystem_id", NULL, 0, 178},
    {"pci_config.subsystem_vendor_id", NULL, 0, 179},
    {"pci_config.vendor_id", NULL, 0, 180},
    {"pci_config", NULL, 0, 181},
    {"pci_device", NULL, 0, 182},
    {"phy.ieee_802_3_phy_v2", NULL, 0, 183},
    {"phy", NULL, 0, 184},
    {"serial_eeprom.microwire", NULL, 0, 185},
    {"serial_eeprom", NULL, 0, 186}
};
static ht_str_table_t _id_info_ht UNUSED = HT_STR_NULL(false);
static void * const _object_vtables[186] UNUSED = {(&_tr__dev__device.object), (&_tr_HRESET_signal__implement.object), (&_tr_HRESET__port.object), (&_tr_SRESET_signal__implement.object), (&_tr_SRESET__port.object), (&_tr_config_registers__read_only_attr.pseudo_attr.attribute._conf_attribute.object), (&_tr_csr_bank_instrumentation_subscribe__implement.object), (&_tr_csr_csr0_bar____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr0_ble____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr0_cal____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr0_dbo____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr0_dsl____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr0_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field.object), (&_tr_csr_csr0_pbl____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr0_rml____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr0_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field.object), (&_tr_csr_csr0_swr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field.object), (&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr10____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute.object), (&_tr_csr_csr11____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute.object), (&_tr_csr_csr12____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute.object), (&_tr_csr_csr13____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._reg_write_as_field._register._conf_attribute.object), (&_tr_csr_csr14____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._reg_write_as_field._register._conf_attribute.object), (&_tr_csr_csr15____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute.object), (&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_csr_csr5_eb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only.field.object), (&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_csr_csr5_rs____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only.field.object), (&_tr_csr_csr5_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field.object), (&_tr_csr_csr5_ts____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only.field.object), (&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr6_ca____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field.object), (&_tr_csr_csr6_fc____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field.object), (&_tr_csr_csr6_fd____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field.object), (&_tr_csr_csr6_hbd____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_ho____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_hp____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_imm____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_ivf____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_mb2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field.object), (&_tr_csr_csr6_mb3____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_mb4____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field.object), (&_tr_csr_csr6_mbo____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field.object), (&_tr_csr_csr6_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field.object), (&_tr_csr_csr6_om____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field.object), (&_tr_csr_csr6_pb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped.field.object), (&_tr_csr_csr6_pcs____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_pm____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_pr____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_ps____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_ra____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_sb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field.object), (&_tr_csr_csr6_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_scr____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr6_sf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field.object), (&_tr_csr_csr6_sr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_csr_csr6_st____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_csr_csr6_tr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped.field.object), (&_tr_csr_csr6_ttm____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field.object), (&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr7_ais_mask____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr7_itr_mask____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr7_nis_mask____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr8_mfc____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr8_mfo____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr8_oc____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr8_oco____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field.object), (&_tr_csr_csr9_data____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read.field.object), (&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_csr_csr9_rd____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field.object), (&_tr_csr_csr9_res1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field.object), (&_tr_csr_csr9_res2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field.object), (&_tr_csr_csr9_res3____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field.object), (&_tr_csr_csr9_sr____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr9_wr____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_csr_current_rx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute.object), (&_tr_csr_current_tx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute.object), (&_tr_csr_instrumentation_order__implement.object), (&_tr_csr_io_memory__bank_io_memory.implement.object), (&_tr_csr_register_view__implement.object), (&_tr_csr_register_view_read_only__implement.object), (&_tr_csr__function_mapped_bank.bank.object), (&_tr_expansion_rom_rom__interface.object), (&_tr_expansion_rom__connect._conf_attribute.object), (&_tr_expansion_rom_size__uint64_attr.attribute._conf_attribute.object), (&_tr_ieee_802_3_mac__implement.object), (&_tr_ieee_802_3_mac_v3__implement.object), (&_tr_io_memory__implement.object), (&_tr_is_pcie_device__read_only_attr.pseudo_attr.attribute._conf_attribute.object), (&_tr_mii_bus_mii_management__interface.object), (&_tr_mii_bus__connect._conf_attribute.object), (&_tr_pci_bus_io_memory__interface.object), (&_tr_pci_bus_pci_bus__interface.object), (&_tr_pci_bus_pci_upstream_operation__interface.object), (&_tr_pci_bus__connect._conf_attribute.object), (&_tr_pci_config_bank_instrumentation_subscribe__implement.object), (&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address.io_base_address.base_address._register._conf_attribute.object), (&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_pci_config_base_address_1_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_base_address_1_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field.object), (&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register._conf_attribute.object), (&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field.object), (&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute.object), (&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._reg_read_as_field._register._conf_attribute.object), (&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute.object), (&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_cfdd_dsu____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field.object), (&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field.object), (&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field.object), (&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field.field.object), (&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field.object), (&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register._conf_attribute.object), (&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_instrumentation_order__implement.object), (&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute.object), (&_tr_pci_config_io_memory__bank_io_memory.implement.object), (&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_register_view__implement.object), (&_tr_pci_config_register_view_read_only__implement.object), (&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field.object), (&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field.object), (&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute.object), (&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute.object), (&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic.miss_pattern_bank.bank.object), (&_tr_pci_device__implement.object), (&_tr_phy_ieee_802_3_phy_v2__interface.object), (&_tr_phy__connect._conf_attribute.object), (&_tr_serial_eeprom_microwire__interface.object), (&_tr_serial_eeprom__connect._conf_attribute.object)};
static const _dml_port_object_assoc_t _port_object_assocs[186] UNUSED = {{0, 0}, {offsetof(DEC21140A_dml_t, HRESET._obj), 1}, {offsetof(DEC21140A_dml_t, HRESET._obj), 1}, {offsetof(DEC21140A_dml_t, SRESET._obj), 1}, {offsetof(DEC21140A_dml_t, SRESET._obj), 1}, {0, 0}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {offsetof(DEC21140A_dml_t, csr._obj), 1}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {offsetof(DEC21140A_dml_t, pci_config._obj), 1}, {0, 0}, {0, 0}, {0, 0}, {0, 0}, {0, 0}};
static void _startup_calls(void)
{
    _DML_M__register_all_attributes();
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_csr__function_mapped_bank.bank), ((_identity_t) {.id = 93, .encoded_index = 0})});
        {
            uint64 v94__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v94__ret__out1);
            *((uint64 [1LL]) {0}) = v94__ret__out1;
        }
        {
            int v95__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v95__ret__out1);
            *((int [1LL]) {0}) = v95__ret__out1;
        }
    }
    {
        _traitref_t _tref;
        _tref = ((bank) {(&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic.miss_pattern_bank.bank), ((_identity_t) {.id = 181, .encoded_index = 0})});
        {
            uint64 v96__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___reginfo_table(_tref, &v96__ret__out1);
            *((uint64 [1LL]) {0}) = v96__ret__out1;
        }
        {
            int v97__ret__out1 UNUSED  = 0LL;
            *((_register const *[1LL]) {0}) = _DML_TM_bank___sorted_regs(_tref, &v97__ret__out1);
            *((int [1LL]) {0}) = v97__ret__out1;
        }
    }
}
static void _init_data_objs(DEC21140A_dml_t *_dev)
{
    #line 608 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->_has_state_callbacks = 0;
    #line 1347 "DEC21140A-dml.c"
    #line 607 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _dev->_issuing_state_callbacks = 0;
    #line 1350 "DEC21140A-dml.c"
    #line 761 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _dev->csr.csr13._has_logged = 0;
    #line 1353 "DEC21140A-dml.c"
    #line 761 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _dev->csr.csr14._has_logged = 0;
    #line 1356 "DEC21140A-dml.c"
}

/* _get.get */
static uint64 _DML_TM__get__get(DEC21140A_dml_t *_dev, _get __get)
#line 3282 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3282 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(get_val, _default_get, _dev, UPCAST(__get, _get, get_val));
    #line 3282 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 1367 "DEC21140A-dml.c"
/* _set.set */
static void  _DML_TM__set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
#line 3287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(set_val, _default_set, _dev, UPCAST(__set, _set, set_val), value);
    #line 3287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 3287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 1378 "DEC21140A-dml.c"
/* write.write_field */
static void  _DML_TM_write__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 3524 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1383 "DEC21140A-dml.c"
    __write ___write UNUSED = DOWNCAST(_write_field, __write, write_field);
    #line 3525 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(enabled_bits == 0LL))
    #line 3525 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64 v105_patched UNUSED  = (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___write, __write, _get))) & (~enabled_bits);
        CALL_TRAIT_METHOD(__write, write, _dev, ___write, (v105_patched) | ((val) & (enabled_bits)));
    }
    return;
    #line 3529 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 1395 "DEC21140A-dml.c"
/* write.write */
static void  _DML_TM_write__write(DEC21140A_dml_t *_dev, __write ___write, uint64 val)
#line 3531 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(___write, __write, _set), val);
    return;
    #line 3533 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 1404 "DEC21140A-dml.c"
/* _qname._qname */
static char const *_DML_TM__qname___qname(DEC21140A_dml_t *_dev, _qname __qname)
#line 3581 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _qname v109_ref UNUSED  = __qname;
    return _DML_get_qname(((_traitref_t *)&v109_ref)->id, _id_infos, &_dev->_qname_cache, "DEC21140A_dml");
    #line 3585 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 1413 "DEC21140A-dml.c"
/* object.cancel_after */
static void  _DML_TM_object__cancel_after(DEC21140A_dml_t *_dev, object _object)
#line 480 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    object v111_ref UNUSED  = _object;
    _cancel_simple_events(&_dev->obj, ((_traitref_t *)&v111_ref)->id);
    return;
    #line 483 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 1423 "DEC21140A-dml.c"
/* bank._reginfo_table */
static _register const *_DML_TM_bank___reginfo_table(bank _bank, uint64 *_out1)
#line 1827 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1428 "DEC21140A-dml.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_reginfo_table");
    }
    #line 1828 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v113_size UNUSED  = 0ULL;
    {
        #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v114_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v114_r, struct __register, offset) == 0xffffffffffffffffULL))
                (v113_size)++;
                #line 1461 "DEC21140A-dml.c"
            }
            #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1829 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1834 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _register *v113_table UNUSED  = MM_ZALLOC(v113_size, _register );
    uint64 v113_num UNUSED  = 0ULL;
    {
        #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v117_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v117_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    {
                        #line 1838 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v113_table[v113_num] = v117_r;
                        #line 1838 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    (v113_num)++;
                }
                #line 1497 "DEC21140A-dml.c"
            }
            #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1842 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1842 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0 = v113_table;
    #line 1842 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1 = v113_size;
    #line 1842 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out1;
    #line 1842 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__reginfo_table[_bank.id.encoded_index].p__out0;
}
#line 1514 "DEC21140A-dml.c"
/* bank._get_register */
static bool _DML_TM_bank___get_register(DEC21140A_dml_t *_dev, bank _bank, uint32 reg, _register *_out0)
#line 1845 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register const *v122_table UNUSED ;
    #line 1846 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v122_table_size UNUSED ;
    #line 1846 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1846 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v123__ret__out1 UNUSED  = 0LL;
        #line 1846 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v122_table = _DML_TM_bank___reginfo_table(_bank, &v123__ret__out1);
        #line 1846 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v122_table_size = v123__ret__out1;
        #line 1530 "DEC21140A-dml.c"
    }
    #line 1847 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (DML_leq_ui(v122_table_size, (int64 )reg))
    return 1;
    #line 1850 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v122_table[(int64 )reg];
    #line 1850 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
#line 1540 "DEC21140A-dml.c"
/* bank._num_registers */
static uint32 _DML_TM_bank___num_registers(DEC21140A_dml_t *_dev, bank _bank)
#line 1853 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register const *v126__ UNUSED ;
    #line 1854 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v126_table_size UNUSED ;
    #line 1854 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1854 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v127__ret__out1 UNUSED  = 0LL;
        #line 1854 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v126__ = _DML_TM_bank___reginfo_table(_bank, &v127__ret__out1);
        #line 1854 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v126_table_size = v127__ret__out1;
        #line 1556 "DEC21140A-dml.c"
    }
    #line 1855 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (uint32 )v126_table_size;
}
#line 1561 "DEC21140A-dml.c"
/* bank._intersect */
static int _DML_TM_bank___intersect(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 roffset, uint64 rsize, bool endian_swap, int *_out1)
#line 1863 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    int v129_start UNUSED  = (int )(roffset - offset);
    int v129_end UNUSED  = (int )((uint64 )v129_start + rsize);
    if ((int64 )v129_start < 0LL)
    {
        #line 1867 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v129_start = (int32 )0LL;
        #line 1867 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1869 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (DML_lt_ui(size, (int64 )v129_end))
    {
        #line 1870 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v129_end = (int )size;
        #line 1870 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order) || !endian_swap)
    {
        #line 1872 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = v129_end;
        #line 1872 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return v129_start;
        #line 1587 "DEC21140A-dml.c"
    }
    #line 1873 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    {
        #line 1874 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = (int )(size - (uint64 )v129_start);
        #line 1874 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int )(size - (uint64 )v129_end);
        #line 1596 "DEC21140A-dml.c"
    }
    #line 1875 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 1600 "DEC21140A-dml.c"
/* bank._sorted_regs */
static _register const *_DML_TM_bank___sorted_regs(bank _bank, int *_out1)
#line 1878 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1605 "DEC21140A-dml.c"
    switch ((int64 )(((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran))
    {
    case 0LL: ;
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )-1LL;
        break;
    case 1LL: ;
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    default: ;
        _memoized_recursion("_sorted_regs");
    }
    #line 1879 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    int v134_num UNUSED  = (int32 )0LL;
    {
        #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v135_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v135_r, struct __register, offset) == 0xffffffffffffffffULL))
                (int64 )++(v134_num);
                #line 1638 "DEC21140A-dml.c"
            }
            #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1884 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )v134_num == 0LL)
    #line 1884 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
        #line 1885 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = NULL;
        #line 1885 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = (int32 )0LL;
        #line 1885 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
        #line 1885 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
    }
    _register *v134_src UNUSED  = MM_ZALLOC((int64 )v134_num, _register );
    _register *v134_dest UNUSED  = MM_ZALLOC((int64 )v134_num, _register );
    int v134_i UNUSED  = (int32 )0LL;
    {
        #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_bank, offsetof(struct _bank, _each_register));
        #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__register[__each_in_expr.base_idx + _outer_idx];
            #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _register v138_r UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (!(VTABLE_PARAM(v138_r, struct __register, offset) == 0xffffffffffffffffULL))
                #line 1891 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    {
                        #line 1892 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v134_src[(int64 )v134_i] = v138_r;
                        #line 1892 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    (int64 )++(v134_i);
                }
                #line 1688 "DEC21140A-dml.c"
            }
            #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1890 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v142_size UNUSED  = (int32 )1LL;
        #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v142_size < (int64 )v134_num; ({
            #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int *v143_tmp UNUSED  = &v142_size;
            #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *v143_tmp = (int )((uint64 )*v143_tmp * 2ULL);
            #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
         }))
        #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            {
                #line 1900 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v145_low UNUSED  = (int32 )0LL;
                #line 1900 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; (int64 )v145_low < (int64 )v134_num; ({
                    #line 1900 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    int *v146_tmp UNUSED  = &v145_low;
                    #line 1900 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    *v146_tmp = (int )((uint64 )*v146_tmp + (uint64 )v142_size * 2ULL);
                    #line 1900 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                 }))
                #line 1900 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    #line 1903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    int v147_mid UNUSED  = (int )((uint64 )v145_low + (uint64 )v142_size);
                    int v147_end UNUSED  = (int )((uint64 )v147_mid + (uint64 )v142_size);
                    if ((int64 )v134_num < (int64 )v147_mid)
                    #line 1905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    {
                        #line 1905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v147_mid = v134_num;
                        #line 1905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    if ((int64 )v134_num < (int64 )v147_end)
                    #line 1906 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    {
                        #line 1906 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v147_end = v134_num;
                        #line 1906 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    int v147_low_idx UNUSED  = v145_low;
                    int v147_high_idx UNUSED  = v147_mid;
                    int v147_dest_idx UNUSED  = v145_low;
                    while ((int64 )v147_low_idx < (int64 )v147_mid || (int64 )v147_high_idx < (int64 )v147_end)
                    #line 1910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    {
                        if ((int64 )v147_low_idx < (int64 )v147_mid && ((int64 )v147_end <= (int64 )v147_high_idx || VTABLE_PARAM(v134_src[(int64 )v147_low_idx], struct __register, offset) < VTABLE_PARAM(v134_src[(int64 )v147_high_idx], struct __register, offset)))
                        #line 1913 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        {
                            {
                                #line 1914 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                v134_dest[(int64 )v147_dest_idx] = v134_src[(int64 )v147_low_idx];
                                #line 1914 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            }
                            (int64 )++(v147_low_idx);
                        }
                        #line 1916 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        else
                        #line 1916 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        {
                            {
                                #line 1917 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                v134_dest[(int64 )v147_dest_idx] = v134_src[(int64 )v147_high_idx];
                                #line 1917 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            }
                            (int64 )++(v147_high_idx);
                        }
                        (int64 )++(v147_dest_idx);
                    }
                }
                #line 1900 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 1924 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _register *v144_tmp UNUSED  = v134_src;
            {
                #line 1925 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v134_src = v134_dest;
                #line 1925 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            {
                #line 1926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v134_dest = v144_tmp;
                #line 1926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
        #line 1899 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1928 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    MM_FREE(v134_dest);
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].ran = (int8 )1LL;
    #line 1929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0 = v134_src;
    #line 1929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1 = v134_num;
    #line 1929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out1;
    #line 1929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return ((struct _bank *) _bank.trait)->_memo_outs__sorted_regs[_bank.id.encoded_index].p__out0;
}
#line 1797 "DEC21140A-dml.c"
/* bank._dispatch */
static int _DML_TM_bank___dispatch(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, _register *hits, bool inquiry, uint64 *_out1)
#line 1938 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register const *v158_regs UNUSED ;
    #line 1939 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    int v158_num_mapped_regs UNUSED ;
    #line 1939 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1939 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v159__ret__out1 UNUSED  = 0LL;
        #line 1939 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v158_regs = _DML_TM_bank___sorted_regs(_bank, &v159__ret__out1);
        #line 1939 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v158_num_mapped_regs = v159__ret__out1;
        #line 1813 "DEC21140A-dml.c"
    }
    #line 1940 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v158_unmapped_bytes UNUSED  = (0xffffffffffffffffULL) & ((DML_shlu(1ULL, ((size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL);
    if ((int64 )v158_num_mapped_regs == 0LL)
    #line 1941 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        *_out1 = v158_unmapped_bytes;
        #line 1942 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0LL;
    }
    #line 1946 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    int v158_first UNUSED  = (int32 )0LL;
    int v158_last UNUSED  = (int )((uint64 )v158_num_mapped_regs - 1ULL);
    while ((int64 )v158_first < (int64 )v158_last)
    #line 1948 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1950 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v161_middle UNUSED  = (int )(DML_div((int64 )(((uint64 )v158_first + (uint64 )v158_last) + 1ULL), 2LL, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1950));
        if (offset < VTABLE_PARAM(v158_regs[(int64 )v161_middle], struct __register, offset))
        #line 1953 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 1953 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v158_last = (int )((uint64 )v161_middle - 1ULL);
            #line 1953 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        else
        {
            #line 1955 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v158_first = v161_middle;
            #line 1955 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1957 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    int v158_nhits UNUSED  = (int32 )0LL;
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1959, (int64 )v158_first == (int64 )v158_last);
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1960, 0LL <= (int64 )v158_last);
    {
        #line 1961 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v166_i UNUSED  = v158_last;
        #line 1961 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v166_i < (int64 )v158_num_mapped_regs && VTABLE_PARAM(v158_regs[(int64 )v166_i], struct __register, offset) < offset + size; (int64 )++(v166_i))
        #line 1963 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            _register v167_r UNUSED  = v158_regs[(int64 )v166_i];
            if ((offset < VTABLE_PARAM(v167_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v167_r)) && ((VTABLE_PARAM(_bank, struct _bank, partial) || inquiry) || (offset <= VTABLE_PARAM(v167_r, struct __register, offset) && VTABLE_PARAM(v167_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v167_r)) <= offset + size))) && (VTABLE_PARAM(_bank, struct _bank, overlapping) || (VTABLE_PARAM(v167_r, struct __register, offset) <= offset && offset + size <= VTABLE_PARAM(v167_r, struct __register, offset) + (uint64 )(_DML_TM_register___size(v167_r)))))
            #line 1971 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                {
                    #line 1972 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    hits[(int64 )v158_nhits] = v167_r;
                    #line 1972 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                (int64 )++(v158_nhits);
                DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1974, (int64 )v158_nhits <= 8LL);
            }
        }
        #line 1961 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1978 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1978 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v170_i UNUSED  = (int32 )0LL;
        #line 1978 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v170_i < (int64 )v158_nhits; (int64 )(v170_i)++)
        #line 1978 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            int v171_start UNUSED  = 0LL;
            int v171_end UNUSED  = 0LL;
            {
                #line 1981 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v172__ret__out1 UNUSED  = 0LL;
                #line 1981 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v171_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(hits[(int64 )v170_i], struct __register, offset), (uint64 )(_DML_TM_register___size(hits[(int64 )v170_i])), 1, &v172__ret__out1);
                #line 1981 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v171_end = v172__ret__out1;
                #line 1889 "DEC21140A-dml.c"
            }
            #line 1983 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1983 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v158_unmapped_bytes = DML_combine_bits(v158_unmapped_bytes, DML_shlu(0ULL, (uint64 )v171_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v171_end * 8ULL - 1ULL) - (uint64 )v171_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1983)) - 1ULL), (int64 )((uint64 )v171_start * 8ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1983)));
                #line 1983 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
        #line 1978 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1985 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v158_unmapped_bytes;
    #line 1985 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v158_nhits;
}
#line 1905 "DEC21140A-dml.c"
/* bank.unmapped_read */
static bool _DML_TM_bank__unmapped_read(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 1989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Read, "%lld byte read access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 1994 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
#line 1914 "DEC21140A-dml.c"
/* bank.unmapped_write */
static bool _DML_TM_bank__unmapped_write(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 1999 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_Register_Write, "%lld byte write access at offset %#llx in %s outside registers or misaligned access", _DML_M__enabled_bytes_to_size(_dev, bits), offset, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)));
    #line 2004 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 1;
}
#line 1923 "DEC21140A-dml.c"
/* bank.read */
static bool _DML_TM_bank__read(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
#line 2008 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (enabled_bytes == 0LL)
    #line 2009 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        *_out0 = 0ULL;
        #line 2010 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return 0;
    }
    #line 2013 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v179_hits[8LL] UNUSED ;
    #line 2013 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v179_hits, 0, sizeof(_register [8LL]));
    int v179_num_hits UNUSED  = 0LL;
    uint64 v179_unmapped_bytes UNUSED  = 0LL;
    #line 2017 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v179_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2018 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v181__ret__out1 UNUSED  = 0LL;
        #line 2018 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v179_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v179_size, v179_hits, 0, &v181__ret__out1);
        #line 2018 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v179_unmapped_bytes = v181__ret__out1;
        #line 1950 "DEC21140A-dml.c"
    }
    #line 2020 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v179_readval UNUSED  = 0ULL;
    if (!(((v179_unmapped_bytes) & (enabled_bytes)) == 0LL))
    {
        #line 2022 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v183__ret__out0 UNUSED  = 0LL;
        #line 2022 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_read, _dev, _bank, offset, (v179_unmapped_bytes) & (enabled_bytes), aux, &v183__ret__out0))
        #line 2022 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
        #line 2022 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v179_readval = DML_combine_bits(v179_readval, DML_shlu(v183__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, ((v179_size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 1964 "DEC21140A-dml.c"
    }
    #line 2026 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2026 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v184_r UNUSED  = (int32 )0LL;
        #line 2026 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v184_r < (int64 )v179_num_hits; (int64 )++(v184_r))
        #line 2026 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            int v185_r_start UNUSED  = 0LL;
            int v185_r_end UNUSED  = 0LL;
            {
                #line 2029 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v186__ret__out1 UNUSED  = 0LL;
                #line 2029 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v185_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v179_hits[(int64 )v184_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v179_hits[(int64 )v184_r])), offset, v179_size, 1, &v186__ret__out1);
                #line 2029 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v185_r_end = v186__ret__out1;
                #line 1983 "DEC21140A-dml.c"
            }
            #line 2032 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v185_start UNUSED  = 0LL;
            int v185_end UNUSED  = 0LL;
            {
                #line 2034 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v187__ret__out1 UNUSED  = 0LL;
                #line 2034 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v185_start = _DML_TM_bank___intersect(_dev, _bank, offset, v179_size, VTABLE_PARAM(v179_hits[(int64 )v184_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v179_hits[(int64 )v184_r])), 1, &v187__ret__out1);
                #line 2034 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v185_end = v187__ret__out1;
                #line 1995 "DEC21140A-dml.c"
            }
            #line 2037 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v185_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2038 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v185_r_enabled_bytes = DML_combine_bits(v185_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v185_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v185_end * 8ULL - 1ULL) - (uint64 )v185_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2039)) - 1ULL), (uint64 )v185_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v185_r_end * 8ULL - 1ULL) - (uint64 )v185_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2038)) - 1ULL), (int64 )((uint64 )v185_r_start * 8ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2038)));
                #line 2038 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2040 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v185_r_enabled_bytes == 0LL)
            continue;
            #line 2044 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v185_r_val UNUSED  = CALL_TRAIT_METHOD(read_register, read_register, _dev, UPCAST(v179_hits[(int64 )v184_r], _register, read_register), v185_r_enabled_bytes, aux);
            if ((int64 )((uint64 )v185_r_end - (uint64 )v185_r_start) == (int64 )(_DML_TM_register___size(v179_hits[(int64 )v184_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Read from register %s -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v179_hits[(int64 )v184_r], _register, _conf_attribute.object._qname)), (int )(v179_size * 2ULL), v185_r_val);
            #line 2049 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Read, "Partial read from register %s: bytes %lld-%lld -> 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v179_hits[(int64 )v184_r], _register, _conf_attribute.object._qname)), (uint64 )v185_r_start, (uint64 )v185_r_end - 1ULL, (int )((uint64 )v185_r_end - (uint64 )v185_r_start), (DML_shru(v185_r_val, (uint64 )v185_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v185_r_end * 8ULL - 1ULL) - (uint64 )v185_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2054)) - 1ULL));
            #line 2057 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2057 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v179_readval = DML_combine_bits(v179_readval, DML_shlu((DML_shru((v185_r_val) & (v185_r_enabled_bytes), (uint64 )v185_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v185_r_end * 8ULL - 1ULL) - (uint64 )v185_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2058)) - 1ULL), (uint64 )v185_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v185_end * 8ULL - 1ULL) - (uint64 )v185_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2057)) - 1ULL), (int64 )((uint64 )v185_start * 8ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2057)));
                #line 2057 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2059 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2026 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2061 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v179_readval;
    #line 2061 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
#line 2029 "DEC21140A-dml.c"
/* bank.unmapped_get */
static bool _DML_TM_bank__unmapped_get(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 2065 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return 1;
}
#line 2036 "DEC21140A-dml.c"
/* bank.get */
static bool _DML_TM_bank__get(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
#line 2069 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v196_hits[8LL] UNUSED ;
    #line 2070 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v196_hits, 0, sizeof(_register [8LL]));
    int v196_num_hits UNUSED  = 0LL;
    uint64 v196_unmapped_bytes UNUSED  = 0LL;
    {
        #line 2073 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v197__ret__out1 UNUSED  = 0LL;
        #line 2073 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v196_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v196_hits, 1, &v197__ret__out1);
        #line 2073 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v196_unmapped_bytes = v197__ret__out1;
        #line 2053 "DEC21140A-dml.c"
    }
    #line 2075 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v196_readval UNUSED  = 0ULL;
    if (!(v196_unmapped_bytes == 0LL))
    {
        #line 2077 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v199__ret__out0 UNUSED  = 0LL;
        #line 2077 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_get, _dev, _bank, offset, v196_unmapped_bytes, &v199__ret__out0))
        #line 2077 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
        #line 2077 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v196_readval = DML_combine_bits(v196_readval, DML_shlu(v199__ret__out0, 0ULL), DML_shlu((DML_shlu(1ULL, ((size * 8ULL - 1ULL) - 0ULL) + 1ULL)) - 1ULL, 0ULL));
        #line 2067 "DEC21140A-dml.c"
    }
    #line 2081 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2081 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v200_r UNUSED  = (int32 )0LL;
        #line 2081 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v200_r < (int64 )v196_num_hits; (int64 )++(v200_r))
        #line 2081 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            int v201_r_start UNUSED  = 0LL;
            int v201_r_end UNUSED  = 0LL;
            {
                #line 2084 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v202__ret__out1 UNUSED  = 0LL;
                #line 2084 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v201_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v196_hits[(int64 )v200_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v196_hits[(int64 )v200_r])), offset, size, 1, &v202__ret__out1);
                #line 2084 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v201_r_end = v202__ret__out1;
                #line 2086 "DEC21140A-dml.c"
            }
            #line 2087 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v201_start UNUSED  = 0LL;
            int v201_end UNUSED  = 0LL;
            {
                #line 2089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v203__ret__out1 UNUSED  = 0LL;
                #line 2089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v201_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v196_hits[(int64 )v200_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v196_hits[(int64 )v200_r])), 1, &v203__ret__out1);
                #line 2089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v201_end = v203__ret__out1;
                #line 2098 "DEC21140A-dml.c"
            }
            #line 2092 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v201_r_val UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v196_hits[(int64 )v200_r], _register, get._get));
            {
                #line 2093 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v196_readval = DML_combine_bits(v196_readval, DML_shlu((DML_shru(v201_r_val, (uint64 )v201_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v201_r_end * 8ULL - 1ULL) - (uint64 )v201_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2094)) - 1ULL), (uint64 )v201_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v201_end * 8ULL - 1ULL) - (uint64 )v201_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2093)) - 1ULL), (int64 )((uint64 )v201_start * 8ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2093)));
                #line 2093 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2095 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2081 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2097 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out0 = v196_readval;
    #line 2097 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
}
#line 2116 "DEC21140A-dml.c"
/* bank.write */
static bool _DML_TM_bank__write(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
#line 2101 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (enabled_bytes == 0LL)
    return 0;
    #line 2106 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _register v206_hits[8LL] UNUSED ;
    #line 2106 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v206_hits, 0, sizeof(_register [8LL]));
    int v206_num_hits UNUSED  = 0LL;
    uint64 v206_unmapped_bytes UNUSED  = 0LL;
    #line 2110 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v206_size UNUSED  = _DML_M__enabled_bytes_to_size(_dev, enabled_bytes);
    {
        #line 2111 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v208__ret__out1 UNUSED  = 0LL;
        #line 2111 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v206_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, v206_size, v206_hits, 0, &v208__ret__out1);
        #line 2111 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v206_unmapped_bytes = v208__ret__out1;
        #line 2138 "DEC21140A-dml.c"
    }
    #line 2112 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(((v206_unmapped_bytes) & (enabled_bytes)) == 0LL))
    #line 2114 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2114 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, unmapped_write, _dev, _bank, offset, value, (v206_unmapped_bytes) & (enabled_bytes), aux))
        #line 2114 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return 1;
        #line 2114 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2117 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2117 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v211_r UNUSED  = (int32 )0LL;
        #line 2117 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v211_r < (int64 )v206_num_hits; (int64 )++(v211_r))
        #line 2117 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            int v212_r_start UNUSED  = 0LL;
            int v212_r_end UNUSED  = 0LL;
            {
                #line 2120 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v213__ret__out1 UNUSED  = 0LL;
                #line 2120 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v212_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v206_hits[(int64 )v211_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v206_hits[(int64 )v211_r])), offset, v206_size, 1, &v213__ret__out1);
                #line 2120 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v212_r_end = v213__ret__out1;
                #line 2167 "DEC21140A-dml.c"
            }
            #line 2123 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v212_start UNUSED  = 0LL;
            int v212_end UNUSED  = 0LL;
            {
                #line 2125 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v214__ret__out1 UNUSED  = 0LL;
                #line 2125 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v212_start = _DML_TM_bank___intersect(_dev, _bank, offset, v206_size, VTABLE_PARAM(v206_hits[(int64 )v211_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v206_hits[(int64 )v211_r])), 1, &v214__ret__out1);
                #line 2125 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v212_end = v214__ret__out1;
                #line 2179 "DEC21140A-dml.c"
            }
            #line 2128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v212_r_enabled_bytes UNUSED  = 0ULL;
            {
                #line 2129 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v212_r_enabled_bytes = DML_combine_bits(v212_r_enabled_bytes, DML_shlu((DML_shru(enabled_bytes, (uint64 )v212_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v212_end * 8ULL - 1ULL) - (uint64 )v212_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2130)) - 1ULL), (uint64 )v212_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v212_r_end * 8ULL - 1ULL) - (uint64 )v212_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2129)) - 1ULL), (int64 )((uint64 )v212_r_start * 8ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2129)));
                #line 2129 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2131 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v212_r_enabled_bytes == 0LL)
            continue;
            #line 2135 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v212_r_value UNUSED  = 0ULL;
            {
                #line 2136 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v212_r_value = DML_combine_bits(v212_r_value, DML_shlu((DML_shru(value, (uint64 )v212_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v212_end * 8ULL - 1ULL) - (uint64 )v212_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2137)) - 1ULL), (uint64 )v212_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v212_r_end * 8ULL - 1ULL) - (uint64 )v212_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2136)) - 1ULL), (int64 )((uint64 )v212_r_start * 8ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2136)));
                #line 2136 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2138 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v212_r_end - (uint64 )v212_r_start) == (int64 )(_DML_TM_register___size(v206_hits[(int64 )v211_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v206_hits[(int64 )v211_r], _register, _conf_attribute.object._qname)), (int )(v206_size * 2ULL), v212_r_value);
            #line 2142 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partial write to register %s: bytes %lld-%lld <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v206_hits[(int64 )v211_r], _register, _conf_attribute.object._qname)), (uint64 )v212_r_start, (uint64 )v212_r_end - 1ULL, (int )((uint64 )v212_r_end - (uint64 )v212_r_start), (DML_shru(v212_r_value, (uint64 )v212_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v212_r_end * 8ULL - 1ULL) - (uint64 )v212_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2147)) - 1ULL));
            #line 2151 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(write_register, write_register, _dev, UPCAST(v206_hits[(int64 )v211_r], _register, write_register), (v212_r_value) & (v212_r_enabled_bytes), v212_r_enabled_bytes, aux);
        }
        #line 2117 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2153 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
    #line 2153 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 2213 "DEC21140A-dml.c"
/* bank.set */
static void  _DML_TM_bank__set(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
#line 2155 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v221_hits[8LL] UNUSED ;
    #line 2156 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v221_hits, 0, sizeof(_register [8LL]));
    int v221_num_hits UNUSED  = 0LL;
    uint64 v221_unmapped_bytes UNUSED  = 0LL;
    #line 2160 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2160 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v222__ret__out1 UNUSED  = 0LL;
        #line 2160 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v221_num_hits = _DML_TM_bank___dispatch(_dev, _bank, offset, size, v221_hits, 1, &v222__ret__out1);
        #line 2160 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v221_unmapped_bytes = v222__ret__out1;
        #line 2231 "DEC21140A-dml.c"
    }
    #line 2161 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v221_unmapped_bytes == 0LL))
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Unmapped inquiry write at 0x%llx", offset);
    #line 2165 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2165 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v224_r UNUSED  = (int32 )0LL;
        #line 2165 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v224_r < (int64 )v221_num_hits; (int64 )++(v224_r))
        #line 2165 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            int v225_r_start UNUSED  = 0LL;
            int v225_r_end UNUSED  = 0LL;
            {
                #line 2168 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v226__ret__out1 UNUSED  = 0LL;
                #line 2168 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v225_r_start = _DML_TM_bank___intersect(_dev, _bank, VTABLE_PARAM(v221_hits[(int64 )v224_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v221_hits[(int64 )v224_r])), offset, size, 1, &v226__ret__out1);
                #line 2168 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v225_r_end = v226__ret__out1;
                #line 2253 "DEC21140A-dml.c"
            }
            #line 2171 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v225_start UNUSED  = 0LL;
            int v225_end UNUSED  = 0LL;
            {
                #line 2173 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v227__ret__out1 UNUSED  = 0LL;
                #line 2173 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v225_start = _DML_TM_bank___intersect(_dev, _bank, offset, size, VTABLE_PARAM(v221_hits[(int64 )v224_r], struct __register, offset), (uint64 )(_DML_TM_register___size(v221_hits[(int64 )v224_r])), 1, &v227__ret__out1);
                #line 2173 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v225_end = v227__ret__out1;
                #line 2265 "DEC21140A-dml.c"
            }
            #line 2176 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v225_r_value UNUSED  = (int64 )v225_r_start == 0LL && (int64 )v225_r_end == (int64 )(_DML_TM_register___size(v221_hits[(int64 )v224_r])) ? 0ULL : (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v221_hits[(int64 )v224_r], _register, get._get)));
            #line 2178 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2178 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v225_r_value = DML_combine_bits(v225_r_value, DML_shlu((DML_shru(value, (uint64 )v225_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v225_end * 8ULL - 1ULL) - (uint64 )v225_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2179)) - 1ULL), (uint64 )v225_r_start * 8ULL), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v225_r_end * 8ULL - 1ULL) - (uint64 )v225_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2178)) - 1ULL), (int64 )((uint64 )v225_r_start * 8ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2178)));
                #line 2178 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2180 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if ((int64 )((uint64 )v225_r_end - (uint64 )v225_r_start) == (int64 )(_DML_TM_register___size(v221_hits[(int64 )v224_r])))
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Setting register %s <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v221_hits[(int64 )v224_r], _register, _conf_attribute.object._qname)), (int )(size * 2ULL), v225_r_value);
            #line 2184 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            else
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_Register_Write, "Partially setting register %s: bytes %lld-%lld <- 0x%0*llx", _DML_TM__qname___qname(_dev, UPCAST(v221_hits[(int64 )v224_r], _register, _conf_attribute.object._qname)), (uint64 )v225_r_start, (uint64 )v225_r_end - 1ULL, (int )((uint64 )v225_r_end - (uint64 )v225_r_start), (DML_shru(v225_r_value, (uint64 )v225_r_start * 8ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )v225_r_end * 8ULL - 1ULL) - (uint64 )v225_r_start * 8ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2189)) - 1ULL));
            #line 2192 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v221_hits[(int64 )v224_r], _register, set._set), v225_r_value);
        }
        #line 2165 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2194 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2194 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 2290 "DEC21140A-dml.c"
/* bank._memop_set_read_value */
static void  _DML_TM_bank___memop_set_read_value(DEC21140A_dml_t *_dev, bank _bank, generic_transaction_t *memop, uint64 val)
#line 2196 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    SIM_set_mem_op_value_le(memop, val);
    else
    SIM_set_mem_op_value_be(memop, val);
    return;
    #line 2201 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 2302 "DEC21140A-dml.c"
/* bank._memop_write_value */
static uint64 _DML_TM_bank___memop_write_value(DEC21140A_dml_t *_dev, bank _bank, generic_transaction_t *memop)
#line 2202 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    return SIM_get_mem_op_value_le(memop);
    else
    return SIM_get_mem_op_value_be(memop);
}
#line 2312 "DEC21140A-dml.c"
/* bank._set_read_value */
static void  _DML_TM_bank___set_read_value(DEC21140A_dml_t *_dev, bank _bank, uint64 size, uint8 *buf, uint64 val)
#line 2208 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2209, size <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2210 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64_le_t v237_v UNUSED  = dml_store_uint64_le_t(val);
        memcpy(buf, &v237_v, size);
    }
    #line 2213 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    #line 2213 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64_be_t v238_v UNUSED  = dml_store_uint64_be_t(val);
        memcpy(buf, ((char *)&v238_v + 8LL) - size, size);
    }
    return;
    #line 2217 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 2334 "DEC21140A-dml.c"
/* bank._write_value */
static uint64 _DML_TM_bank___write_value(DEC21140A_dml_t *_dev, bank _bank, uint64 size, uint8 const *buf)
#line 2218 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2219, size <= 8LL);
    if (VTABLE_PARAM(_bank, struct _bank, _le_byte_order))
    #line 2220 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64_le_t v241_v UNUSED ;
        #line 2221 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v241_v, 0, sizeof(uint64_le_t ));
        memcpy(&v241_v, buf, size);
        return dml_load_uint64_le_t(v241_v);
    }
    #line 2224 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    #line 2224 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64_be_t v242_v UNUSED ;
        #line 2225 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v242_v, 0, sizeof(uint64_be_t ));
        memcpy(((char *)&v242_v + 8LL) - size, buf, size);
        return dml_load_uint64_be_t(v242_v);
    }
}
#line 2360 "DEC21140A-dml.c"
/* bank._bank_obj */
static conf_object_t *_DML_TM_bank___bank_obj(DEC21140A_dml_t *_dev, bank _bank)
#line 2232 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
    #line 2236 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2236 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_bank, bank, object._qname)), "bank.");
        #line 2236 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2238 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return *(VTABLE_SESSION(_dev, _bank, struct _bank, _cached_bank_obj, conf_object_t **));
}
#line 2376 "DEC21140A-dml.c"
/* bank.io_memory_access */
static bool _DML_TM_bank__io_memory_access(DEC21140A_dml_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
#line 2243 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint64 v248_size UNUSED  = SIM_get_mem_op_size(memop);
    bool v248_inquiry UNUSED  = SIM_get_mem_op_inquiry(memop);
    conf_object_t *v248_ini UNUSED  = SIM_get_mem_op_initiator(memop);
    #line 2248 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v248_success UNUSED  = 1;
    if (v248_inquiry)
    {
        #line 2250 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (SIM_mem_op_is_read(memop))
        #line 2250 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            uint64 v250_value UNUSED  = 0LL;
            #line 2253 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2253 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v252__ret__out0 UNUSED  = 0LL;
                #line 2253 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v248_size, &v252__ret__out0))
                #line 2253 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                goto throw1;
                #line 2253 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v250_value = v252__ret__out0;
                #line 2403 "DEC21140A-dml.c"
            }
            #line 2255 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) throw1:
            #line 2255 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2255 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v248_success = 0;
                #line 2255 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2258 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v248_success)
            _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v250_value);
            #line 2261 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2261 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        else
        #line 2261 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            uint64 v256_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, v248_size, v256_writevalue);
        }
        #line 2250 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2265 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    if (SIM_mem_op_is_read(memop))
    #line 2266 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64 v258_value UNUSED  = 0ULL;
        bool v258_inquiry_override UNUSED  = 0;
        #line 2271 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), v248_ini, &v258_inquiry_override, &offset, v248_size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        #line 2273 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v258_inquiry_override)
        {
            #line 2274 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v261__ret__out0 UNUSED  = 0LL;
            #line 2274 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, v248_size, &v261__ret__out0))
            #line 2274 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            goto throw2;
            #line 2274 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v258_value = v261__ret__out0;
            #line 2447 "DEC21140A-dml.c"
        }
        #line 2275 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        else
        {
            #line 2276 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v263__ret__out0 UNUSED  = 0LL;
            #line 2276 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, v248_size), aux, &v263__ret__out0))
            #line 2276 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            goto throw2;
            #line 2276 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v258_value = v263__ret__out0;
            #line 2460 "DEC21140A-dml.c"
        }
        #line 2279 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) throw2:
        #line 2279 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 2279 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v248_success = 0;
            #line 2279 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2283 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), v248_ini, &offset, v248_size, &v258_value, &v248_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2285 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v248_success)
        _DML_TM_bank___memop_set_read_value(_dev, _bank, memop, v258_value);
        #line 2288 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2288 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    #line 2288 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64 v267_writevalue UNUSED  = _DML_TM_bank___memop_write_value(_dev, _bank, memop);
        #line 2291 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v267_suppress UNUSED  = 0;
        #line 2294 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), v248_ini, &offset, v248_size, &v267_writevalue, &v267_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v267_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v267_writevalue, _DML_M__mask(_dev, v248_size), aux))
            #line 2297 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            goto throw3;
            #line 2299 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) throw3:
            #line 2299 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2299 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v248_success = 0;
                #line 2299 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2296 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2304 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), v248_ini, &offset, v248_size, &v248_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2308 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v248_success;
}
#line 2507 "DEC21140A-dml.c"
/* bank.transaction_access */
static exception_type_t _DML_TM_bank__transaction_access(DEC21140A_dml_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
#line 2312 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint64 v274_size UNUSED  = SIM_transaction_size(t);
    conf_object_t *v274_ini UNUSED  = SIM_transaction_initiator(t);
    uint8 v274_buf[v274_size] UNUSED ;
    #line 2315 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v274_buf, 0, sizeof(uint8 [v274_size]));
    if (SIM_transaction_is_write(t))
    #line 2316 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        buffer_t v275_bytes UNUSED ;
        #line 2317 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v275_bytes, 0, sizeof(buffer_t ));
        {
            #line 2318 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v275_bytes.data = v274_buf;
            #line 2318 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        {
            #line 2319 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v275_bytes.len = v274_size;
            #line 2319 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        SIM_get_transaction_bytes(t, v275_bytes);
    }
    bool v274_inquiry UNUSED  = SIM_transaction_is_inquiry(t);
    bool v274_is_read UNUSED  = SIM_transaction_is_read(t);
    if (v274_size <= 8LL)
    {
        #line 2325 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(_DML_TM_bank___transaction_access(_dev, _bank, v274_ini, v274_is_read, v274_inquiry, offset, v274_size, v274_buf, aux)))
        #line 2327 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0x407LL;
        #line 2325 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2328 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    #line 2328 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        int v279_sz UNUSED  = (int )(8ULL - DML_modu(offset, 8ULL, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2329));
        uint64 v279_offs UNUSED  = 0ULL;
        while (v279_offs < v274_size)
        #line 2331 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            if (!(_DML_TM_bank___transaction_access(_dev, _bank, v274_ini, v274_is_read, v274_inquiry, offset + v279_offs, (uint64 )v279_sz, v274_buf + v279_offs, aux)))
            #line 2334 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            return (int32 )0x407LL;
            uint64 *v281_tmp UNUSED  = &v279_offs;
            #line 2335 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *v281_tmp = *v281_tmp + (uint64 )v279_sz;
            {
                #line 2336 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v279_sz = (int )(v274_size - v279_offs < 8LL ? v274_size - v279_offs : 8ULL);
                #line 2336 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
    }
    if (SIM_transaction_is_read(t))
    #line 2339 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        bytes_t v283_bytes UNUSED ;
        #line 2340 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v283_bytes, 0, sizeof(bytes_t ));
        {
            #line 2341 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v283_bytes.data = v274_buf;
            #line 2341 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        {
            #line 2342 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v283_bytes.len = v274_size;
            #line 2342 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        SIM_set_transaction_bytes(t, v283_bytes);
    }
    #line 2346 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x401LL;
}
#line 2588 "DEC21140A-dml.c"
/* bank._transaction_access */
static bool _DML_TM_bank___transaction_access(DEC21140A_dml_t *_dev, bank _bank, conf_object_t *ini, bool is_read, bool inquiry, uint64 offset, uint64 size, uint8 *buf, void  *aux)
#line 2351 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2353 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    bool v287_success UNUSED  = 1;
    if (inquiry)
    {
        #line 2355 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (is_read)
        #line 2355 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            uint64 v289_value UNUSED  = 0LL;
            #line 2358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v291__ret__out0 UNUSED  = 0LL;
                #line 2358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v291__ret__out0))
                #line 2358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                goto throw4;
                #line 2358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v289_value = v291__ret__out0;
                #line 2612 "DEC21140A-dml.c"
            }
            #line 2360 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) throw4:
            #line 2360 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2360 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v287_success = 0;
                #line 2360 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2363 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (v287_success)
            _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v289_value);
            #line 2366 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2366 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        else
        #line 2366 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            uint64 v295_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
            CALL_TRAIT_METHOD(bank, set, _dev, _bank, offset, size, v295_writevalue);
        }
        #line 2355 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2370 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    if (is_read)
    #line 2371 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        bool v297_inquiry_override UNUSED  = 0;
        #line 2375 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &v297_inquiry_override, &offset, size, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_read_callbacks, _callback_vect_t *))));
        uint64 v297_value UNUSED  = 0ULL;
        #line 2378 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v297_inquiry_override)
        {
            #line 2379 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v300__ret__out0 UNUSED  = 0LL;
            #line 2379 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, _bank, offset, size, &v300__ret__out0))
            #line 2379 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            goto throw5;
            #line 2379 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v297_value = v300__ret__out0;
            #line 2656 "DEC21140A-dml.c"
        }
        #line 2380 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        else
        {
            #line 2381 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v302__ret__out0 UNUSED  = 0LL;
            #line 2381 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (CALL_TRAIT_METHOD(bank, read, _dev, _bank, offset, _DML_M__mask(_dev, size), aux, &v302__ret__out0))
            #line 2381 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            goto throw5;
            #line 2381 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v297_value = v302__ret__out0;
            #line 2669 "DEC21140A-dml.c"
        }
        #line 2384 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (false) throw5:
        #line 2384 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 2384 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v287_success = 0;
            #line 2384 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2389 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_read(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v297_value, &v287_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_read_callbacks, _callback_vect_t *))));
        #line 2391 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v287_success)
        _DML_TM_bank___set_read_value(_dev, _bank, size, buf, v297_value);
        #line 2394 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2394 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    #line 2394 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64 v306_writevalue UNUSED  = _DML_TM_bank___write_value(_dev, _bank, size, buf);
        #line 2397 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        bool v306_suppress UNUSED  = 0;
        #line 2400 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_before_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v306_writevalue, &v306_suppress, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _before_write_callbacks, _callback_vect_t *))));
        if (!v306_suppress)
        {
            if (CALL_TRAIT_METHOD(bank, write, _dev, _bank, offset, v306_writevalue, _DML_M__mask(_dev, size), aux))
            #line 2403 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            goto throw6;
            #line 2405 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (false) throw6:
            #line 2405 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2405 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v287_success = 0;
                #line 2405 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2402 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2410 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _callback_after_write(_DML_TM_bank___bank_obj(_dev, _bank), ini, &offset, size, &v287_success, &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _connections, _connection_vect_t *))), &(*(VTABLE_SESSION(_dev, _bank, struct _bank, _after_write_callbacks, _callback_vect_t *))));
    }
    #line 2414 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v287_success;
}
#line 2716 "DEC21140A-dml.c"
/* init._rec_init */
static void  _DML_TM_init___rec_init(DEC21140A_dml_t *_dev, init _init)
#line 372 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_init, offsetof(struct _init, _each_init));
        #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__init[__each_in_expr.base_idx + _outer_idx];
            #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                init v314_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_init___rec_init(_dev, v314_obj);
                #line 2739 "DEC21140A-dml.c"
            }
            #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 373 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 375 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(init, init, _dev, _init);
    return;
    #line 376 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 2750 "DEC21140A-dml.c"
/* init_val.init */
static void  _DML_TM_init_val__init(DEC21140A_dml_t *_dev, init _init)
#line 3570 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2755 "DEC21140A-dml.c"
    init_val _init_val UNUSED = DOWNCAST(_init, init_val, init);
    #line 3571 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(init_val, _default_init, _dev, _init_val);
    return;
    #line 3572 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 2762 "DEC21140A-dml.c"
/* register.set_attribute */
static set_error_t _DML_TM_register__set_attribute(DEC21140A_dml_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 2796 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2767 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2797 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(__register, _register, set._set), (uint64 )SIM_attr_integer(value));
    return (int32 )0LL;
}
#line 2773 "DEC21140A-dml.c"
/* register.get_attribute */
static attr_value_t _DML_TM_register__get_attribute(DEC21140A_dml_t *_dev, _conf_attribute __conf_attribute)
#line 2801 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2778 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(__conf_attribute, _register, _conf_attribute);
    #line 2802 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(__register, _register, get._get)));
}
#line 2783 "DEC21140A-dml.c"
/* register._size */
static int _DML_TM_register___size(_register __register)
#line 2811 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2811 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int )(DML_div((int64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize), 8LL, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2811));
    #line 2811 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 2792 "DEC21140A-dml.c"
/* register._num_fields */
static uint32 _DML_TM_register___num_fields(DEC21140A_dml_t *_dev, _register __register)
#line 2812 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint32 v324_num_fields UNUSED  = (uint32 )0ULL;
    {
        #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                field v325_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                (int64 )(v324_num_fields)++;
                #line 2816 "DEC21140A-dml.c"
            }
            #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2814 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2817 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v324_num_fields;
}
#line 2825 "DEC21140A-dml.c"
/* register._field_bits */
static uint64 _DML_TM_register___field_bits(_register __register)
#line 2820 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint64 v328_bits UNUSED  = 0ULL;
    {
        #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, fields));
        #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                field v329_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2823 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    v328_bits = DML_combine_bits(v328_bits, DML_shlu(0xffffffffffffffffULL, (uint64 )VTABLE_PARAM(UPCAST(v329_f, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(v329_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v329_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(v329_f, field, _lsb), struct __lsb, lsb)) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2823)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(v329_f, field, _lsb), struct __lsb, lsb), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2823)));
                    #line 2823 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 2853 "DEC21140A-dml.c"
            }
            #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2825 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v328_bits;
}
#line 2862 "DEC21140A-dml.c"
/* register._get_get_fields */
static int _DML_TM_register___get_get_fields(DEC21140A_dml_t *_dev, _register __register, _get_field *fields, uint64 *_out1)
#line 2830 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint64 v333_unmapped UNUSED  = 0LL;
    {
        #line 2832 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v333_unmapped = DML_combine_bits(v333_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2832)) - 1ULL), 0LL, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2832)));
        #line 2832 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    int v333_n UNUSED  = (int32 )0LL;
    uint64 v333_lsbs UNUSED  = 0ULL;
    #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _get_field v335_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    int v336_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v335_f, _get_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2839 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v333_lsbs = DML_combine_bits(v333_lsbs, (uint64 )(DML_shl(1LL, (int64 )v336_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2839)), DML_shlu(1ULL, (uint64 )v336_lsb));
                        #line 2839 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    {
                        #line 2840 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v333_unmapped = DML_combine_bits(v333_unmapped, DML_shlu(0ULL, (uint64 )v336_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v336_lsb + (uint64 )VTABLE_PARAM(UPCAST(v335_f, _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v336_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2840)) - 1ULL), (int64 )v336_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2840)));
                        #line 2840 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    (int64 )++(v333_n);
                }
                #line 2908 "DEC21140A-dml.c"
            }
            #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2837 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _get_fields));
        #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___get_field[__each_in_expr.base_idx + _outer_idx];
            #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _get_field v339_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2845 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v333_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v339_f, _get_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2845)) - 1ULL)) - 1ULL)] = v339_f;
                    #line 2845 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 2937 "DEC21140A-dml.c"
            }
            #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2847 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v333_unmapped;
    #line 2847 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v333_n;
}
#line 2948 "DEC21140A-dml.c"
/* register._get_set_fields */
static int _DML_TM_register___get_set_fields(DEC21140A_dml_t *_dev, _register __register, _set_field *fields, uint64 *_out1)
#line 2852 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint64 v343_unmapped UNUSED  = 0LL;
    {
        #line 2854 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v343_unmapped = DML_combine_bits(v343_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2854)) - 1ULL), 0LL, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2854)));
        #line 2854 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    int v343_n UNUSED  = (int32 )0LL;
    uint64 v343_lsbs UNUSED  = 0ULL;
    #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _set_field v345_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    int v346_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v345_f, _set_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2861 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v343_lsbs = DML_combine_bits(v343_lsbs, (uint64 )(DML_shl(1LL, (int64 )v346_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2861)), DML_shlu(1ULL, (uint64 )v346_lsb));
                        #line 2861 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    {
                        #line 2862 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v343_unmapped = DML_combine_bits(v343_unmapped, DML_shlu(0ULL, (uint64 )v346_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v346_lsb + (uint64 )VTABLE_PARAM(UPCAST(v345_f, _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v346_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2862)) - 1ULL), (int64 )v346_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2862)));
                        #line 2862 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    (int64 )++(v343_n);
                }
                #line 2994 "DEC21140A-dml.c"
            }
            #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _set_fields));
        #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___set_field[__each_in_expr.base_idx + _outer_idx];
            #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _set_field v349_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2867 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v343_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v349_f, _set_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2867)) - 1ULL)) - 1ULL)] = v349_f;
                    #line 2867 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 3023 "DEC21140A-dml.c"
            }
            #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2866 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2869 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v343_unmapped;
    #line 2869 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v343_n;
}
#line 3034 "DEC21140A-dml.c"
/* register._get_write_fields */
static int _DML_TM_register___get_write_fields(DEC21140A_dml_t *_dev, _register __register, _write_field *fields, uint64 *_out1)
#line 2874 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint64 v353_unmapped UNUSED  = 0LL;
    {
        #line 2876 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v353_unmapped = DML_combine_bits(v353_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2876)) - 1ULL), 0LL, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2876)));
        #line 2876 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    int v353_n UNUSED  = (int32 )0LL;
    uint64 v353_lsbs UNUSED  = 0ULL;
    #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _write_field v355_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    int v356_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v355_f, _write_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2883 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v353_lsbs = DML_combine_bits(v353_lsbs, (uint64 )(DML_shl(1LL, (int64 )v356_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2883)), DML_shlu(1ULL, (uint64 )v356_lsb));
                        #line 2883 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    {
                        #line 2884 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v353_unmapped = DML_combine_bits(v353_unmapped, DML_shlu(0ULL, (uint64 )v356_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v356_lsb + (uint64 )VTABLE_PARAM(UPCAST(v355_f, _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v356_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2884)) - 1ULL), (int64 )v356_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2884)));
                        #line 2884 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    (int64 )++(v353_n);
                }
                #line 3080 "DEC21140A-dml.c"
            }
            #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _write_fields));
        #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___write_field[__each_in_expr.base_idx + _outer_idx];
            #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _write_field v359_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2889 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v353_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v359_f, _write_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2889)) - 1ULL)) - 1ULL)] = v359_f;
                    #line 2889 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 3109 "DEC21140A-dml.c"
            }
            #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2888 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2891 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v353_unmapped;
    #line 2891 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v353_n;
}
#line 3120 "DEC21140A-dml.c"
/* register._get_read_fields */
static int _DML_TM_register___get_read_fields(DEC21140A_dml_t *_dev, _register __register, _read_field *fields, uint64 *_out1)
#line 2896 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    uint64 v363_unmapped UNUSED  = 0LL;
    {
        #line 2898 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v363_unmapped = DML_combine_bits(v363_unmapped, 0xffffffffffffffffULL, (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2898)) - 1ULL), 0LL, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2898)));
        #line 2898 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    int v363_n UNUSED  = (int32 )0LL;
    uint64 v363_lsbs UNUSED  = 0ULL;
    #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _read_field v365_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    int v366_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v365_f, _read_field, _lsb), struct __lsb, lsb);
                    {
                        #line 2905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v363_lsbs = DML_combine_bits(v363_lsbs, (uint64 )(DML_shl(1LL, (int64 )v366_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2905)), DML_shlu(1ULL, (uint64 )v366_lsb));
                        #line 2905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    {
                        #line 2906 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v363_unmapped = DML_combine_bits(v363_unmapped, DML_shlu(0ULL, (uint64 )v366_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v366_lsb + (uint64 )VTABLE_PARAM(UPCAST(v365_f, _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v366_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2906)) - 1ULL), (int64 )v366_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2906)));
                        #line 2906 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    (int64 )++(v363_n);
                }
                #line 3166 "DEC21140A-dml.c"
            }
            #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2903 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__register, offsetof(struct __register, _read_fields));
        #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each___read_field[__each_in_expr.base_idx + _outer_idx];
            #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _read_field v369_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 2911 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    fields[(int64 )((uint64 )bit_count64((DML_shru(v363_lsbs, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )VTABLE_PARAM(UPCAST(v369_f, _read_field, _lsb), struct __lsb, lsb) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2911)) - 1ULL)) - 1ULL)] = v369_f;
                    #line 2911 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 3195 "DEC21140A-dml.c"
            }
            #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2913 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    *_out1 = v363_unmapped;
    #line 2913 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v363_n;
}
#line 3206 "DEC21140A-dml.c"
/* register._default_init */
static void  _DML_TM_register___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
#line 2918 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3211 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(_init_val, _register, init_val);
    #line 2918 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64 v373_mapped UNUSED  = _DML_TM_register___field_bits(__register);
        #line 2924 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 2924 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v373_mapped)) | ((VTABLE_PARAM(UPCAST(__register, _register, init_val), struct _init_val, init_val)) & (~v373_mapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2925)) - 1ULL);
            #line 2924 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return;
        #line 2926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3228 "DEC21140A-dml.c"
/* register.read_unmapped_bits */
static uint64 _DML_TM_register__read_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
#line 2928 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bits);
}
#line 3235 "DEC21140A-dml.c"
/* register.read_register */
static uint64 _DML_TM_register__read_register(DEC21140A_dml_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 2932 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3240 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(_read_register, _register, read_register);
    #line 2932 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        if (enabled_bytes == 0LL)
        return 0ULL;
        #line 2937 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v378_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
        if (v378_field_bits == 0LL)
        #line 2940 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return (*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (enabled_bytes);
        #line 2942 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v378_num_fields UNUSED  = 0LL;
        _read_field v378_fields[64LL] UNUSED ;
        #line 2943 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v378_fields, 0, sizeof(_read_field [64LL]));
        uint64 v378_unmapped UNUSED  = 0LL;
        {
            #line 2945 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v381__ret__out1 UNUSED  = 0LL;
            #line 2945 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v378_num_fields = _DML_TM_register___get_read_fields(_dev, __register, v378_fields, &v381__ret__out1);
            #line 2945 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v378_unmapped = v381__ret__out1;
            #line 3264 "DEC21140A-dml.c"
        }
        #line 2946 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v378_default_access_bits UNUSED  = (v378_unmapped) & (v378_field_bits);
        uint64 v378_unmapped_bits UNUSED  = (v378_unmapped) & (~v378_field_bits);
        uint64 v378_val UNUSED  = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (v378_default_access_bits)) & (enabled_bytes);
        #line 2950 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v378_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
        {
            #line 2951 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v382_f UNUSED  = (int32 )0LL;
            #line 2951 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v382_f < (int64 )v378_num_fields; (int64 )(v382_f)++)
            #line 2951 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                int v383_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v378_fields[(int64 )v382_f], _read_field, _lsb), struct __lsb, lsb);
                int v383_f_msb UNUSED  = (int )(((uint64 )v383_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v378_fields[(int64 )v382_f], _read_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
                #line 2955 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v383_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v383_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v383_f_msb - (uint64 )v383_f_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2955)) - 1ULL);
                if (!(v383_f_enabled_bytes == 0LL))
                {
                    #line 2957 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    v378_val = DML_combine_bits(v378_val, DML_shlu((CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(v378_fields[(int64 )v382_f], _read_field, read_field), v383_f_enabled_bytes, aux)) & (v383_f_enabled_bytes), (uint64 )v383_f_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v383_f_msb - (uint64 )v383_f_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2957)) - 1ULL), (int64 )v383_f_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2957)));
                    #line 2957 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 2961 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2951 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2963 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(((v378_unmapped_bits) & (enabled_bytes)) == 0LL))
        #line 2966 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 2966 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v378_val = (v378_val) | ((CALL_TRAIT_METHOD(_register, read_unmapped_bits, _dev, __register, (v378_unmapped_bits) & (enabled_bytes), aux)) & ((v378_unmapped_bits) & (enabled_bytes)));
            #line 2966 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2969 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return v378_val;
        #line 3303 "DEC21140A-dml.c"
    }
    #line 2970 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3307 "DEC21140A-dml.c"
/* register.write_unmapped_bits */
static void  _DML_TM_register__write_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
#line 2974 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    int v388_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bits) * 8ULL);
    #line 2979 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint64 v388_write_outside_fields UNUSED  = DML_shlu(((enabled_bits) & (value)) ^ ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (value)), (uint64 )v388_lsb);
    #line 2983 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(v388_write_outside_fields == 0LL))
    #line 2983 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        int v389_unmapped_msb UNUSED  = (int32 )-1LL;
        strbuf_t v389_ranges UNUSED ;
        #line 2985 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v389_ranges, 0, sizeof(strbuf_t ));
        sb_init(&v389_ranges);
        #line 2989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 2989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v390_i UNUSED  = (int )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize);
            #line 2989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; -1LL <= (int64 )v390_i; (int64 )(v390_i)--)
            if (0LL <= (int64 )v390_i && (int64 )((uint8 )(((DML_shru(enabled_bits, (uint64 )v390_i)) & (1ULL)) & (1ULL))))
            {
                #line 2991 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                if ((int64 )v389_unmapped_msb < 0LL)
                {
                    #line 2992 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    v389_unmapped_msb = v390_i;
                    #line 2992 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 2991 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 2993 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            else
            #line 2993 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (0LL <= (int64 )v389_unmapped_msb)
            #line 2993 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2995 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                if (!(((DML_shru(v388_write_outside_fields, (uint64 )v390_i + 1ULL)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v389_unmapped_msb - ((uint64 )v390_i + 1ULL)) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 2995)) - 1ULL)) == 0LL))
                #line 2995 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    char v395_written[65LL] UNUSED ;
                    #line 2996 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    memset((void *)&v395_written, 0, sizeof(char [65LL]));
                    char v395_current[65LL] UNUSED ;
                    #line 2997 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    memset((void *)&v395_current, 0, sizeof(char [65LL]));
                    {
                        #line 2998 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v396_bit UNUSED  = (int )((uint64 )v390_i + 1ULL);
                        #line 2998 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v396_bit <= (int64 )v389_unmapped_msb; (int64 )(v396_bit)++)
                        {
                            {
                                #line 3000 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                v395_written[(int64 )(((uint64 )v396_bit - (uint64 )v390_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(value, (uint64 )v396_bit - (uint64 )v388_lsb)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3000 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            }
                            #line 3002 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            {
                                #line 3002 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                v395_current[(int64 )(((uint64 )v396_bit - (uint64 )v390_i) - 1ULL)] = (char )((int64 )((uint8 )(((DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), (uint64 )v396_bit)) & (1ULL)) & (1ULL))) ? 49LL : 48LL);
                                #line 3002 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            }
                            #line 3004 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        }
                        #line 2998 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    #line 3008 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    sb_addfmt(&v389_ranges, "\012\011%d:%d (value written = 0b%s, previous value = 0b%s)", v389_unmapped_msb, (int )((uint64 )v390_i + 1ULL), v395_written, v395_current);
                    {
                        #line 3009 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v395_written[(int64 )((uint64 )v389_unmapped_msb - (uint64 )v390_i)] = (int8 )0LL;
                        #line 3009 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    {
                        #line 3010 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v395_current[(int64 )((uint64 )v389_unmapped_msb - (uint64 )v390_i)] = (int8 )0LL;
                        #line 3010 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                }
                {
                    #line 3012 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    v389_unmapped_msb = (int32 )-1LL;
                    #line 3012 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
            }
            #line 2989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 3015 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 3015 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__register).id), 0ULL, 1ULL, 5ULL);
            #line 3015 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, 0LL, "Write outside fields in register %s, bitranges;%s", _DML_TM__qname___qname(_dev, UPCAST(__register, _register, _conf_attribute.object._qname)), sb_str(&v389_ranges));
            #line 3405 "DEC21140A-dml.c"
        }
        #line 3018 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        sb_free(&v389_ranges);
    }
    return;
    #line 3020 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3413 "DEC21140A-dml.c"
/* register.write_register */
static void  _DML_TM_register__write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
#line 3023 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3418 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(_write_register, _register, write_register);
    #line 3023 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        uint64 v404_field_bits UNUSED  = _DML_TM_register___field_bits(__register);
        if (v404_field_bits == 0LL)
        #line 3025 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            {
                #line 3026 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~enabled_bytes)) | ((value) & (enabled_bytes));
                #line 3026 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            return;
        }
        int v404_num_fields UNUSED  = 0LL;
        _write_field v404_fields[64LL] UNUSED ;
        #line 3030 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v404_fields, 0, sizeof(_write_field [64LL]));
        uint64 v404_unmapped UNUSED  = 0LL;
        {
            #line 3032 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v407__ret__out1 UNUSED  = 0LL;
            #line 3032 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v404_num_fields = _DML_TM_register___get_write_fields(_dev, __register, v404_fields, &v407__ret__out1);
            #line 3032 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v404_unmapped = v407__ret__out1;
            #line 3445 "DEC21140A-dml.c"
        }
        #line 3033 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v404_default_write_bits UNUSED  = (v404_unmapped) & (v404_field_bits);
        uint64 v404_unmapped_bits UNUSED  = (v404_unmapped) & (~v404_field_bits);
        if (enabled_bytes == 0LL)
        return;
        #line 3039 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v404_r_lsb UNUSED  = (int )(_DML_M__enabled_bytes_to_offset(_dev, enabled_bytes) * 8ULL);
        int v404_r_msb UNUSED  = (int )(_DML_M__enabled_bytes_to_size(_dev, enabled_bytes) * 8ULL - 1ULL);
        {
            #line 3041 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v409_f UNUSED  = (int32 )0LL;
            #line 3041 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v409_f < (int64 )v404_num_fields; (int64 )(v409_f)++)
            #line 3041 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                int v410_f_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v404_fields[(int64 )v409_f], _write_field, _lsb), struct __lsb, lsb);
                int v410_f_msb UNUSED  = (int )(((uint64 )v410_f_lsb + (uint64 )VTABLE_PARAM(UPCAST(v404_fields[(int64 )v409_f], _write_field, _bitsize), struct __bitsize, bitsize)) - 1ULL);
                #line 3045 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                uint64 v410_f_enabled_bytes UNUSED  = (DML_shru(enabled_bytes, (uint64 )v410_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v410_f_msb - (uint64 )v410_f_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3045)) - 1ULL);
                if (!(v410_f_enabled_bytes == 0LL))
                #line 3046 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    uint64 v411_f_value UNUSED  = (DML_shru(value, (uint64 )v410_f_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((uint64 )v410_f_msb - (uint64 )v410_f_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3047)) - 1ULL);
                    #line 3049 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(v404_fields[(int64 )v409_f], _write_field, write_field), (v411_f_value) & (v410_f_enabled_bytes), v410_f_enabled_bytes, aux);
                }
            }
            #line 3041 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 3053 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 3053 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = ((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~((v404_default_write_bits) & (enabled_bytes)))) | (((value) & (v404_default_write_bits)) & (enabled_bytes));
            #line 3053 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 3056 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(((v404_unmapped_bits) & (enabled_bytes)) == 0LL))
        #line 3058 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(_register, write_unmapped_bits, _dev, __register, (value) & (v404_unmapped_bits), (v404_unmapped_bits) & (enabled_bytes), aux);
        return;
        #line 3059 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 3059 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3491 "DEC21140A-dml.c"
/* register.set_val */
static void  _DML_TM_register__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
#line 3062 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3496 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3063 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 3063 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(value, 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3063)) - 1ULL);
        #line 3063 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return;
    #line 3064 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3507 "DEC21140A-dml.c"
/* register.get_val */
static uint64 _DML_TM_register__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
#line 3065 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3512 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3066 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3066)) - 1ULL);
}
#line 3517 "DEC21140A-dml.c"
/* register._default_get */
static uint64 _DML_TM_register___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
#line 3069 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3522 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(_get_val, _register, get._get.get_val);
    #line 3069 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        _get_field v419_fields[64LL] UNUSED ;
        #line 3070 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v419_fields, 0, sizeof(_get_field [64LL]));
        int v419_num UNUSED  = 0LL;
        uint64 v419_unmapped UNUSED  = 0LL;
        {
            #line 3073 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v420__ret__out1 UNUSED  = 0LL;
            #line 3073 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v419_num = _DML_TM_register___get_get_fields(_dev, __register, v419_fields, &v420__ret__out1);
            #line 3073 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v419_unmapped = v420__ret__out1;
            #line 3538 "DEC21140A-dml.c"
        }
        #line 3074 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint64 v419_val UNUSED  = (_DML_TM_register__get_val(_dev, UPCAST(__register, _register, get._get.get_val))) & (v419_unmapped);
        {
            #line 3075 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v421_i UNUSED  = (int32 )0LL;
            #line 3075 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v421_i < (int64 )v419_num; (int64 )(v421_i)++)
            #line 3075 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                int v422_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v419_fields[(int64 )v421_i], _get_field, _lsb), struct __lsb, lsb);
                {
                    #line 3077 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    v419_val = DML_combine_bits(v419_val, DML_shlu(CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v419_fields[(int64 )v421_i], _get_field, get._get)), (uint64 )v422_lsb), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v422_lsb + (uint64 )VTABLE_PARAM(UPCAST(v419_fields[(int64 )v421_i], _get_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v422_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3077)) - 1ULL), (int64 )v422_lsb, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3077)));
                    #line 3077 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
            }
            #line 3075 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 3079 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return v419_val;
        #line 3560 "DEC21140A-dml.c"
    }
    #line 3080 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3564 "DEC21140A-dml.c"
/* register._default_set */
static void  _DML_TM_register___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
#line 3082 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3569 "DEC21140A-dml.c"
    _register __register UNUSED = DOWNCAST(_set_val, _register, set._set.set_val);
    #line 3082 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        _set_field v425_fields[64LL] UNUSED ;
        #line 3083 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v425_fields, 0, sizeof(_set_field [64LL]));
        int v425_num UNUSED  = 0LL;
        uint64 v425_unmapped UNUSED  = 0LL;
        {
            #line 3086 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint64 v426__ret__out1 UNUSED  = 0LL;
            #line 3086 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v425_num = _DML_TM_register___get_set_fields(_dev, __register, v425_fields, &v426__ret__out1);
            #line 3086 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v425_unmapped = v426__ret__out1;
            #line 3585 "DEC21140A-dml.c"
        }
        #line 3087 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 3087 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *)) = (DML_shru(((*(VTABLE_SESSION(_dev, __register, struct __register, val, uint64 *))) & (~v425_unmapped)) | ((value) & (v425_unmapped)), 0ULL)) & ((uint64 )(DML_shl(1LL, (int64 )((((uint64 )VTABLE_PARAM(UPCAST(__register, _register, _bitsize), struct __bitsize, bitsize) - 1ULL) - 0ULL) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3088)) - 1ULL);
            #line 3087 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 3089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            #line 3089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            int v428_i UNUSED  = (int32 )0LL;
            #line 3089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (; (int64 )v428_i < (int64 )v425_num; (int64 )(v428_i)++)
            #line 3089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                int v429_lsb UNUSED  = (int )VTABLE_PARAM(UPCAST(v425_fields[(int64 )v428_i], _set_field, _lsb), struct __lsb, lsb);
                CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v425_fields[(int64 )v428_i], _set_field, set._set), (DML_shru(value, (uint64 )v429_lsb)) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )v429_lsb + (uint64 )VTABLE_PARAM(UPCAST(v425_fields[(int64 )v428_i], _set_field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )v429_lsb) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3091)) - 1ULL));
            }
            #line 3089 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 3093 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return;
        #line 3093 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 3093 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3612 "DEC21140A-dml.c"
/* _log_unimpl_read.read_field */
static uint64 _DML_TM__log_unimpl_read__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 777 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3617 "DEC21140A-dml.c"
    _log_unimpl_read __log_unimpl_read UNUSED = DOWNCAST(_read_field, _log_unimpl_read, read_field);
    #line 778 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_read, _log_unimpl_read, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 779 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_read).id), 1ULL, 1ULL, 3ULL);
        #line 779 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_read, _log_unimpl_read, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val)));
        #line 3626 "DEC21140A-dml.c"
    }
    #line 783 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_read, _log_unimpl_read, get_val))) & (enabled_bits);
}
#line 3631 "DEC21140A-dml.c"
/* _simple_write._simple_write */
static void  _DML_TM__simple_write___simple_write(DEC21140A_dml_t *_dev, _simple_write __simple_write, uint64 value, uint64 enabled_bits)
#line 891 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    uint64 v434_patched UNUSED  = (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__simple_write, _simple_write, get_val))) & (~enabled_bits);
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(__simple_write, _simple_write, set_val), (v434_patched) | ((value) & (enabled_bits)));
    return;
    #line 894 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3641 "DEC21140A-dml.c"
/* _log_unimpl_write.write_field */
static void  _DML_TM__log_unimpl_write__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 788 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3646 "DEC21140A-dml.c"
    _log_unimpl_write __log_unimpl_write UNUSED = DOWNCAST(_write_field, _log_unimpl_write, write_field);
    #line 789 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val))) & (enabled_bits))))
    #line 791 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        #line 791 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((__log_unimpl_write).id), 2ULL, 1ULL, 3ULL);
        #line 791 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(__log_unimpl_write, _log_unimpl_write, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write.get_val)));
        #line 3656 "DEC21140A-dml.c"
    }
    #line 796 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(__log_unimpl_write, _log_unimpl_write, _simple_write), val, enabled_bits);
    return;
    #line 797 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3663 "DEC21140A-dml.c"
/* reserved.write_field */
static void  _DML_TM_reserved__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 762 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3668 "DEC21140A-dml.c"
    reserved _reserved UNUSED = DOWNCAST(_write_field, reserved, write_field);
    #line 763 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    if (!(*(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *))) && (VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val))) & (enabled_bits)))))
    {
        SIM_LOG_SPEC_VIOLATION(2LL, &_dev->obj, _dml_loggroup_Register_Write, "Write to reserved %s %s (value written = %#llx, contents = %#llx), will not warn again.", VTABLE_PARAM(UPCAST(_reserved, reserved, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_reserved, reserved, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_reserved, reserved, _simple_write.get_val)));
        #line 770 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        {
            #line 770 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            *(VTABLE_SESSION(_dev, _reserved, struct _reserved, _has_logged, bool *)) = 1;
            #line 770 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        }
    }
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_reserved, reserved, _simple_write), val, enabled_bits);
    return;
    #line 773 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3685 "DEC21140A-dml.c"
/* field.get_val */
static uint64 _DML_TM_field__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
#line 3171 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3690 "DEC21140A-dml.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3172 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (DML_shru(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb))) & ((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3172)) - 1ULL);
}
#line 3695 "DEC21140A-dml.c"
/* field.set_val */
static void  _DML_TM_field__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 val)
#line 3175 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3700 "DEC21140A-dml.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3176 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 3176 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)) = DML_combine_bits(*(VTABLE_SESSION(_dev, VTABLE_PARAM(_field, struct _field, reg), struct __register, val, uint64 *)), DML_shlu(val, (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)), (uint64 )(DML_shl((int64 )((uint64 )(DML_shl(1LL, (int64 )(((((uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(_field, field, _bitsize), struct __bitsize, bitsize)) - 1ULL) - (uint64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb)) + 1ULL), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3176)) - 1ULL), (int64 )VTABLE_PARAM(UPCAST(_field, field, _lsb), struct __lsb, lsb), "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3176)));
        #line 3176 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return;
    #line 3177 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3711 "DEC21140A-dml.c"
/* field._default_get */
static uint64 _DML_TM_field___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
#line 3179 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3716 "DEC21140A-dml.c"
    field _field UNUSED = DOWNCAST(_get_val, field, _get.get_val);
    #line 3180 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM_field__get_val(_dev, UPCAST(_field, field, _get.get_val));
}
#line 3721 "DEC21140A-dml.c"
/* field._default_set */
static void  _DML_TM_field___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
#line 3182 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3726 "DEC21140A-dml.c"
    field _field UNUSED = DOWNCAST(_set_val, field, _set.set_val);
    #line 3183 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), value);
    return;
    #line 3184 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3733 "DEC21140A-dml.c"
/* field._default_init */
static void  _DML_TM_field___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
#line 3186 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3738 "DEC21140A-dml.c"
    field _field UNUSED = DOWNCAST(_init_val, field, init_val);
    #line 3187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_TM_field__set_val(_dev, UPCAST(_field, field, _set.set_val), VTABLE_PARAM(UPCAST(_field, field, init_val), struct _init_val, init_val));
    return;
    #line 3188 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 3745 "DEC21140A-dml.c"
/* power_on_reset.power_on_reset */
static void  _DML_TM_power_on_reset__power_on_reset(DEC21140A_dml_t *_dev, power_on_reset _power_on_reset)
#line 180 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    CALL_TRAIT_METHOD0(power_on_reset, _default_power_on_reset, _dev, _power_on_reset);
    return;
    #line 182 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3754 "DEC21140A-dml.c"
/* power_on_reset._default_power_on_reset */
static void  _DML_TM_power_on_reset___default_power_on_reset(DEC21140A_dml_t *_dev, power_on_reset _power_on_reset)
#line 183 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, _power_on_reset);
    return;
    #line 185 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3763 "DEC21140A-dml.c"
/* power_on_reset.power_on_reset_subobjs */
static void  _DML_TM_power_on_reset__power_on_reset_subobjs(DEC21140A_dml_t *_dev, power_on_reset _power_on_reset)
#line 186 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    {
        #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_power_on_reset, offsetof(struct _power_on_reset, _each_power_on_reset));
        #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            _vtable_list_t _list = _each__power_on_reset[__each_in_expr.base_idx + _outer_idx];
            #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            {
                #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                power_on_reset v460_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(power_on_reset, power_on_reset, _dev, v460_obj);
                #line 3786 "DEC21140A-dml.c"
            }
            #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        }
        #line 187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    #line 189 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 189 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3796 "DEC21140A-dml.c"
/* hard_reset.hard_reset */
static void  _DML_TM_hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
#line 221 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, _default_hard_reset, _dev, __hard_reset);
    return;
    #line 223 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3805 "DEC21140A-dml.c"
/* hard_reset._default_hard_reset */
static void  _DML_TM_hard_reset___default_hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
#line 224 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, __hard_reset);
    return;
    #line 226 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3814 "DEC21140A-dml.c"
/* hard_reset.hard_reset_subobjs */
static void  _DML_TM_hard_reset__hard_reset_subobjs(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
#line 227 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    {
        #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__hard_reset, offsetof(struct __hard_reset, _each_hard_reset));
        #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            _vtable_list_t _list = _each__hard_reset[__each_in_expr.base_idx + _outer_idx];
            #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            {
                #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                _hard_reset v467_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, v467_obj);
                #line 3837 "DEC21140A-dml.c"
            }
            #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        }
        #line 228 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    #line 230 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 230 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3847 "DEC21140A-dml.c"
/* soft_reset.soft_reset */
static void  _DML_TM_soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
#line 280 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    CALL_TRAIT_METHOD0(_soft_reset, _default_soft_reset, _dev, __soft_reset);
    return;
    #line 282 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3856 "DEC21140A-dml.c"
/* soft_reset._default_soft_reset */
static void  _DML_TM_soft_reset___default_soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
#line 283 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, __soft_reset);
    return;
    #line 285 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3865 "DEC21140A-dml.c"
/* soft_reset.soft_reset_subobjs */
static void  _DML_TM_soft_reset__soft_reset_subobjs(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
#line 286 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    {
        #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__soft_reset, offsetof(struct __soft_reset, _each_soft_reset));
        #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            _vtable_list_t _list = _each__soft_reset[__each_in_expr.base_idx + _outer_idx];
            #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            {
                #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                _soft_reset v474_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, v474_obj);
                #line 3888 "DEC21140A-dml.c"
            }
            #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        }
        #line 287 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    #line 289 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 289 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3898 "DEC21140A-dml.c"
/* no_reset.power_on_reset */
static void  _DML_TM_no_reset__power_on_reset(DEC21140A_dml_t *_dev, power_on_reset _power_on_reset)
#line 1054 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3903 "DEC21140A-dml.c"
    no_reset _no_reset UNUSED = DOWNCAST(_power_on_reset, no_reset, power_on_reset);
    #line 1054 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 1054 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3909 "DEC21140A-dml.c"
/* no_reset.hard_reset */
static void  _DML_TM_no_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
#line 1055 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3914 "DEC21140A-dml.c"
    no_reset _no_reset UNUSED = DOWNCAST(__hard_reset, no_reset, _hard_reset);
    #line 1055 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 1055 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3920 "DEC21140A-dml.c"
/* no_reset.soft_reset */
static void  _DML_TM_no_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
#line 1056 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3925 "DEC21140A-dml.c"
    no_reset _no_reset UNUSED = DOWNCAST(__soft_reset, no_reset, _soft_reset);
    #line 1056 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 1056 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3931 "DEC21140A-dml.c"
/* constant.write_field */
static void  _DML_TM_constant__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 643 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3936 "DEC21140A-dml.c"
    constant _constant UNUSED = DOWNCAST(_write_field, constant, write_field);
    #line 644 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val))) & (enabled_bits))))
    #line 646 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        #line 646 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_constant).id), 3ULL, 1ULL, 2ULL);
        #line 646 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to constant %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_constant, constant, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_constant, constant, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_constant, constant, get_val)));
        #line 3946 "DEC21140A-dml.c"
    }
    #line 652 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 652 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3952 "DEC21140A-dml.c"
/* read.read_field */
static uint64 _DML_TM_read__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 3493 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3957 "DEC21140A-dml.c"
    __read ___read UNUSED = DOWNCAST(_read_field, __read, read_field);
    #line 3494 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return enabled_bits == 0LL ? 0ULL : (CALL_TRAIT_METHOD0(__read, read, _dev, ___read)) & (enabled_bits);
}
#line 3962 "DEC21140A-dml.c"
/* read.read */
static uint64 _DML_TM_read__read(DEC21140A_dml_t *_dev, __read ___read)
#line 3497 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(___read, __read, _get));
}
#line 3969 "DEC21140A-dml.c"
/* read_only.write_field */
static void  _DML_TM_read_only__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 435 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 3974 "DEC21140A-dml.c"
    read_only _read_only UNUSED = DOWNCAST(_write_field, read_only, write_field);
    #line 436 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val))) & (enabled_bits))))
    #line 438 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        #line 438 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_read_only).id), 4ULL, 1ULL, 2ULL);
        #line 438 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to read-only %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_read_only, read_only, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_read_only, read_only, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_read_only, read_only, get_val)));
        #line 3984 "DEC21140A-dml.c"
    }
    #line 444 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 444 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 3990 "DEC21140A-dml.c"
/* connect.validate */
static bool _DML_TM_connect__validate(DEC21140A_dml_t *_dev, _connect __connect, conf_object_t *obj)
#line 1273 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return 1;
}
#line 3997 "DEC21140A-dml.c"
/* connect.set_attribute */
static set_error_t _DML_TM_connect__set_attribute(DEC21140A_dml_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 1293 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4002 "DEC21140A-dml.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1293 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        conf_object_t *v495_obj UNUSED  = NULL;
        char const *v495_port UNUSED  = NULL;
        #line 1298 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (SIM_attr_is_object(value))
        {
            #line 1299 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            v495_obj = SIM_attr_object(value);
            #line 1299 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        else
        #line 1300 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (SIM_attr_is_list(value))
        #line 1300 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            {
                #line 1301 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v495_obj = SIM_attr_object(SIM_attr_list_item(value, (uint32 )0ULL));
                #line 1301 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            {
                #line 1302 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v495_port = SIM_attr_string(SIM_attr_list_item(value, (uint32 )1ULL));
                #line 1302 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
        #line 1306 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (v495_obj == *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) && (*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL ? v495_port == NULL : !(v495_port == NULL) && (int64 )strcmp(v495_port, *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))) == 0LL))
        #line 1309 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return (int32 )0LL;
        #line 1312 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(v495_obj == NULL))
        #line 1312 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            bool v500_valid UNUSED  = 1;
            {
                #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
                #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
                    #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    {
                        #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        _interface v501_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(v501_iface, struct __interface, _required))
                        {
                            #line 1316 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            if (SIM_c_get_port_interface(v495_obj, VTABLE_PARAM(UPCAST(v501_iface, _interface, object.name), struct _name, name), v495_port) == NULL)
                            {
                                if (!(v495_port == NULL))
                                #line 1322 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                SIM_c_attribute_error("Interface '%s' not found for port '%s' in object '%s'", VTABLE_PARAM(UPCAST(v501_iface, _interface, object.name), struct _name, name), v495_port, SIM_object_name(v495_obj));
                                else
                                #line 1327 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                SIM_c_attribute_error("The %s object does not implement the required %s interface", SIM_object_name(v495_obj), VTABLE_PARAM(UPCAST(v501_iface, _interface, object.name), struct _name, name));
                                {
                                    #line 1328 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                    v500_valid = 0;
                                    #line 1328 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                                }
                            }
                            #line 1316 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        }
                        #line 4076 "DEC21140A-dml.c"
                    }
                    #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 1314 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 1332 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!v500_valid)
            return (int32 )2LL;
            char const *v500_old_port UNUSED  = *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **));
            {
                #line 1335 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v495_port;
                #line 1335 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            bool v500_ok UNUSED  = CALL_TRAIT_METHOD(_connect, validate, _dev, __connect, v495_obj);
            {
                #line 1337 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = v500_old_port;
                #line 1337 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            if (!v500_ok)
            return (int32 )3LL;
            #line 1341 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1344 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
        MM_FREE((void  *)*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
        {
            #line 1346 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) = !(v495_port == NULL) ? MM_STRDUP(v495_port) : NULL;
            #line 1346 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1348 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        CALL_TRAIT_METHOD(_connect, set, _dev, __connect, v495_obj);
        return (int32 )0LL;
        #line 4112 "DEC21140A-dml.c"
    }
    #line 1350 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4116 "DEC21140A-dml.c"
/* connect.set */
static void  _DML_TM_connect__set(DEC21140A_dml_t *_dev, _connect __connect, conf_object_t *obj)
#line 1352 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 1353 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)) = obj;
        #line 1353 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    {
        #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(__connect, offsetof(struct __connect, _each_interface));
        #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__interface[__each_in_expr.base_idx + _outer_idx];
            #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                _interface v513_iface UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                {
                    #line 1355 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    *(VTABLE_SESSION(_dev, v513_iface, struct __interface, val, void const  **)) = obj == NULL ? NULL : SIM_c_get_port_interface(obj, VTABLE_PARAM(UPCAST(v513_iface, _interface, object.name), struct _name, name), *(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)));
                    #line 1355 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 4148 "DEC21140A-dml.c"
            }
            #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 1358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4158 "DEC21140A-dml.c"
/* connect.get_attribute */
static attr_value_t _DML_TM_connect__get_attribute(DEC21140A_dml_t *_dev, _conf_attribute __conf_attribute)
#line 1360 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4163 "DEC21140A-dml.c"
    _connect __connect UNUSED = DOWNCAST(__conf_attribute, _connect, _conf_attribute);
    #line 1361 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **)) == NULL))
    return SIM_make_attr_list((uint32 )2ULL, SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **))), SIM_make_attr_string(*(VTABLE_SESSION(_dev, __connect, struct __connect, port, char const **))));
    #line 1364 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    return SIM_make_attr_object(*(VTABLE_SESSION(_dev, __connect, struct __connect, obj, conf_object_t **)));
}
#line 4172 "DEC21140A-dml.c"
/* base_address.pci_bar_size_bits */
static int _DML_TM_base_address__pci_bar_size_bits(DEC21140A_dml_t *_dev, base_address _base_address)
#line 898 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    int v520_bits UNUSED  = (int )VTABLE_PARAM(_base_address, struct _base_address, size_bits);
    return v520_bits;
}
#line 4180 "DEC21140A-dml.c"
/* base_address.pci_mapping_enabled */
static bool _DML_TM_base_address__pci_mapping_enabled(DEC21140A_dml_t *_dev, base_address _base_address)
#line 903 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 905 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return 1;
}
#line 4188 "DEC21140A-dml.c"
/* base_address.pci_mapping_object */
static conf_object_t *_DML_TM_base_address__pci_mapping_object(DEC21140A_dml_t *_dev, base_address _base_address)
#line 908 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 910 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return &_dev->obj;
}
#line 4196 "DEC21140A-dml.c"
/* base_address._get_bank_obj */
static conf_object_t *_DML_TM_base_address___get_bank_obj(DEC21140A_dml_t *_dev, base_address _base_address, conf_object_t *obj, int *_out1)
#line 913 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 926 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (obj == (&_dev->obj))
    {
        #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 2, 0, 1};
        #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            {
                #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                function_mapped_bank v528_bank UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if ((int64 )VTABLE_PARAM(v528_bank, struct _function_mapped_bank, function) == VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func))
                #line 928 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                {
                    int v530_len UNUSED  = strlen(_DML_TM__qname___qname(_dev, UPCAST(v528_bank, function_mapped_bank, bank.object._qname)));
                    char v530_name[(int64 )((5ULL + (uint64 )v530_len) + 1ULL)] UNUSED ;
                    #line 930 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    memset((void *)&v530_name, 0, sizeof(char [(int64 )((5ULL + (uint64 )v530_len) + 1ULL)]));
                    memcpy(v530_name, "bank.", 5LL);
                    memcpy(v530_name + 5LL, _DML_TM__qname___qname(_dev, UPCAST(v528_bank, function_mapped_bank, bank.object._qname)), (int64 )((uint64 )v530_len + 1ULL));
                    conf_object_t *v530_bank_obj UNUSED  = SIM_object_descendant(obj, v530_name);
                    #line 935 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml", 935, !(v530_bank_obj == NULL));
                    #line 937 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    if (!(SIM_c_get_interface(v530_bank_obj, "io_memory") == NULL) || !(SIM_c_get_interface(v530_bank_obj, "transaction") == NULL))
                    #line 939 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    {
                        #line 939 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                        *_out1 = (int32 )0LL;
                        #line 939 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                        return v530_bank_obj;
                        #line 4240 "DEC21140A-dml.c"
                    }
                    #line 940 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                }
                #line 4244 "DEC21140A-dml.c"
            }
            #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 927 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 943 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    *_out1 = (int )VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func);
    #line 943 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return obj;
}
#line 4255 "DEC21140A-dml.c"
/* base_address.pci_mapping_target */
static conf_object_t *_DML_TM_base_address__pci_mapping_target(DEC21140A_dml_t *_dev, base_address _base_address)
#line 946 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 948 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return NULL;
}
#line 4263 "DEC21140A-dml.c"
/* base_address.pci_mapping_customize */
static void  _DML_TM_base_address__pci_mapping_customize(DEC21140A_dml_t *_dev, base_address _base_address, map_info_t *info)
#line 951 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 953 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 953 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 4272 "DEC21140A-dml.c"
/* base_address.pci_mapping_base */
static uint64 _DML_TM_base_address__pci_mapping_base(DEC21140A_dml_t *_dev, base_address _base_address)
#line 955 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return DML_shlu(CALL_TRAIT_METHOD0(base_address, get_base, _dev, _base_address), (uint64 )VTABLE_PARAM(UPCAST(VTABLE_PARAM(_base_address, struct _base_address, _base), field, _lsb), struct __lsb, lsb));
}
#line 4279 "DEC21140A-dml.c"
/* base_address.pci_mapping_length */
static uint64 _DML_TM_base_address__pci_mapping_length(DEC21140A_dml_t *_dev, base_address _base_address)
#line 959 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (uint64 )(DML_shl(1LL, (int64 )(CALL_TRAIT_METHOD0(base_address, pci_bar_size_bits, _dev, _base_address)), "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml", 960));
}
#line 4286 "DEC21140A-dml.c"
/* base_address.get_base */
static uint64 _DML_TM_base_address__get_base(DEC21140A_dml_t *_dev, base_address _base_address)
#line 965 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(_base_address, struct _base_address, _base), field, _get))) & ((uint64 )~((int64 )((uint64 )(DML_shl(1LL, (int64 )((uint64 )(CALL_TRAIT_METHOD0(base_address, pci_bar_size_bits, _dev, _base_address)) - (uint64 )VTABLE_PARAM(UPCAST(VTABLE_PARAM(_base_address, struct _base_address, _base), field, _lsb), struct __lsb, lsb)), "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml", 966)) - 1ULL)));
}
#line 4293 "DEC21140A-dml.c"
/* base_address.remove_map */
static void  _DML_TM_base_address__remove_map(DEC21140A_dml_t *_dev, base_address _base_address)
#line 969 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func) < 0LL)
    SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Removing mapping for unknown base address %s", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
    #line 973 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 979 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        conf_object_t *v545_map_obj UNUSED  = NULL;
        if (_dev->pci_bus.obj == NULL)
        #line 981 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to remove mapping with the PCI bus disconnected");
            #line 984 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        #line 987 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 987 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v545_map_obj = CALL_TRAIT_METHOD0(base_address, pci_mapping_object, _dev, _base_address);
            #line 987 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        if (!(v545_map_obj == NULL))
        #line 988 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            addr_space_t v548_type UNUSED  = (addr_space_t )((int64 )strcmp(VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_type), "memory") == 0LL ? 2LL : 1LL);
            #line 1004 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->remove_map(_dev->pci_bus.obj, v545_map_obj, v548_type, (int32 )VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func));
            conf_object_t *v548_bank_obj UNUSED  = NULL;
            int v548_func UNUSED  = 0LL;
            {
                #line 1007 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                int v549__ret__out1 UNUSED  = 0LL;
                #line 1007 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                v548_bank_obj = _DML_TM_base_address___get_bank_obj(_dev, _base_address, v545_map_obj, &v549__ret__out1);
                #line 1007 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                v548_func = v549__ret__out1;
                #line 4333 "DEC21140A-dml.c"
            }
            #line 1008 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            if (!(v548_bank_obj == v545_map_obj))
            ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->remove_map(_dev->pci_bus.obj, v548_bank_obj, v548_type, v548_func);
        }
    }
    #line 1013 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1013 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 4344 "DEC21140A-dml.c"
/* base_address.add_map */
static void  _DML_TM_base_address__add_map(DEC21140A_dml_t *_dev, base_address _base_address)
#line 1015 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func) < 0LL)
    SIM_LOG_ERROR(&_dev->obj, _dml_loggroup_PCI_config, "Adding mapping for unknown base address %s", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
    #line 1019 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 1025 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        map_info_t v554_info UNUSED ;
        #line 1026 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        memset((void *)&v554_info, 0, sizeof(map_info_t ));
        conf_object_t *v554_map_obj UNUSED  = NULL;
        conf_object_t *v554_map_target UNUSED  = NULL;
        if (_dev->pci_bus.obj == NULL)
        #line 1029 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to add mapping with the PCI bus disconnected");
            #line 1033 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        #line 1037 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1037 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v554_info.base = CALL_TRAIT_METHOD0(base_address, pci_mapping_base, _dev, _base_address);
            #line 1037 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1038 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v554_info.length = CALL_TRAIT_METHOD0(base_address, pci_mapping_length, _dev, _base_address);
            #line 1038 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1039 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v554_info.function = (int )VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func);
            #line 1039 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 1045 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1045 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v554_map_obj = CALL_TRAIT_METHOD0(base_address, pci_mapping_object, _dev, _base_address);
            #line 1045 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1046 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v554_map_target = CALL_TRAIT_METHOD0(base_address, pci_mapping_target, _dev, _base_address);
            #line 1046 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        CALL_TRAIT_METHOD(base_address, pci_mapping_customize, _dev, _base_address, &v554_info);
        #line 1050 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((int64 )v554_info.function == VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_func)))
        SIM_LOG_ERROR(&_dev->obj, _dml_loggroup_PCI_config, "Function number should not be changed when mapping %s", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
        #line 1055 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1055 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            int v562__ret__out1 UNUSED  = 0LL;
            #line 1055 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v554_map_obj = _DML_TM_base_address___get_bank_obj(_dev, _base_address, v554_map_obj, &v562__ret__out1);
            #line 1055 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v554_info.function = v562__ret__out1;
            #line 4406 "DEC21140A-dml.c"
        }
        #line 1056 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (v554_info.base == 0LL)
        SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "Zero %s mapping", _DML_TM__qname___qname(_dev, UPCAST(_base_address, base_address, _register._conf_attribute.object._qname)));
        #line 1059 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_config, "New %s space mapping for %s (obj %s, target %s, fn %lld): base = %#llx, length = %#llx", VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_type), VTABLE_PARAM(UPCAST(_base_address, base_address, _register._conf_attribute.object.name), struct _name, name), SIM_object_name(v554_map_obj), !(v554_map_target == NULL) ? SIM_object_name(v554_map_target) : "(none)", (uint64 )v554_info.function, v554_info.base, v554_info.length);
        #line 1070 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->add_map(_dev->pci_bus.obj, v554_map_obj, (int32 )((int64 )strcmp(VTABLE_PARAM(UPCAST(_base_address, base_address, map_params), struct _map_params, map_type), "memory") == 0LL ? 2LL : 1LL), v554_map_target, v554_info);
    }
    #line 1073 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1073 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 4420 "DEC21140A-dml.c"
/* memory_base_address_generic.update_mapping */
static void  _DML_TM_memory_base_address_generic__update_mapping(DEC21140A_dml_t *_dev, base_address _base_address)
#line 1084 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 4425 "DEC21140A-dml.c"
    memory_base_address_generic _memory_base_address_generic UNUSED = DOWNCAST(_base_address, memory_base_address_generic, base_address);
    #line 1085 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD0(base_address, remove_map, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(VTABLE_PARAM(UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address), struct _base_address, command), struct __pci_config_generic_command_reg, _mem), field, _get))) == 0LL) && (CALL_TRAIT_METHOD0(base_address, pci_mapping_enabled, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address))))
    CALL_TRAIT_METHOD0(base_address, add_map, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
    #line 1089 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1089 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 4435 "DEC21140A-dml.c"
/* memory_base_address_generic.pci_mapping_base */
static uint64 _DML_TM_memory_base_address_generic__pci_mapping_base(DEC21140A_dml_t *_dev, base_address _base_address)
#line 1093 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 4440 "DEC21140A-dml.c"
    memory_base_address_generic _memory_base_address_generic UNUSED = DOWNCAST(_base_address, memory_base_address_generic, base_address);
    #line 1093 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        uint64 v567_map_base UNUSED  = 0LL;
        {
            #line 1095 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v567_map_base = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address));
            #line 1095 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 1097 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 *v569_tmp UNUSED  = &v567_map_base;
        #line 1097 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        *v569_tmp = DML_shlu(*v569_tmp, (uint64 )VTABLE_PARAM(UPCAST(VTABLE_PARAM(UPCAST(_memory_base_address_generic, memory_base_address_generic, base_address), struct _base_address, _base), field, _lsb), struct __lsb, lsb));
        #line 1099 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(_memory_base_address_generic, struct _memory_base_address_generic, _type), field, _get))) == 0LL)
        {
            #line 1100 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint64 *v570_tmp UNUSED  = &v567_map_base;
            #line 1100 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            *v570_tmp = (*v570_tmp) & (0xffffffffULL);
            #line 4461 "DEC21140A-dml.c"
        }
        #line 1101 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        return v567_map_base;
        #line 4465 "DEC21140A-dml.c"
    }
    #line 1102 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 4469 "DEC21140A-dml.c"
/* post_init._rec_post_init */
static void  _DML_TM_post_init___rec_post_init(DEC21140A_dml_t *_dev, post_init _post_init)
#line 395 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(_post_init, offsetof(struct _post_init, _each_post_init));
        #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__post_init[__each_in_expr.base_idx + _outer_idx];
            #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                post_init v573_obj UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                _DML_TM_post_init___rec_post_init(_dev, v573_obj);
                #line 4492 "DEC21140A-dml.c"
            }
            #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 396 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 398 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(post_init, post_init, _dev, _post_init);
    return;
    #line 399 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4503 "DEC21140A-dml.c"
/* write_1_clears.write_field */
static void  _DML_TM_write_1_clears__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 491 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4508 "DEC21140A-dml.c"
    write_1_clears _write_1_clears UNUSED = DOWNCAST(_write_field, write_1_clears, write_field);
    #line 492 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_clears, write_1_clears, _simple_write), ~value, (enabled_bits) & (value));
    return;
    #line 493 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4515 "DEC21140A-dml.c"
/* miss_pattern_bank.unmapped_read */
static bool _DML_TM_miss_pattern_bank__unmapped_read(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
#line 1192 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4520 "DEC21140A-dml.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1193 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1193 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
#line 4527 "DEC21140A-dml.c"
/* miss_pattern_bank.unmapped_get */
static bool _DML_TM_miss_pattern_bank__unmapped_get(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
#line 1195 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4532 "DEC21140A-dml.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1196 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    *_out0 = (uint64 )VTABLE_PARAM(_miss_pattern_bank, struct _miss_pattern_bank, miss_pattern) * 0x101010101010101ULL;
    #line 1196 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
#line 4539 "DEC21140A-dml.c"
/* miss_pattern_bank.unmapped_write */
static bool _DML_TM_miss_pattern_bank__unmapped_write(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
#line 1199 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4544 "DEC21140A-dml.c"
    miss_pattern_bank _miss_pattern_bank UNUSED = DOWNCAST(_bank, miss_pattern_bank, bank);
    #line 1200 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return 0;
    #line 1200 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4550 "DEC21140A-dml.c"
/* attribute.set_attribute */
static set_error_t _DML_TM_attribute__set_attribute(DEC21140A_dml_t *_dev, _conf_attribute __conf_attribute, attr_value_t value)
#line 815 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4555 "DEC21140A-dml.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 817 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (CALL_TRAIT_METHOD(attribute, set, _dev, _attribute, value))
    #line 817 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    goto throw7;
    return (int32 )0LL;
    #line 820 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    throw7:;
    #line 820 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )3LL;
    #line 822 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4568 "DEC21140A-dml.c"
/* attribute.get_attribute */
static attr_value_t _DML_TM_attribute__get_attribute(DEC21140A_dml_t *_dev, _conf_attribute __conf_attribute)
#line 824 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4573 "DEC21140A-dml.c"
    attribute _attribute UNUSED = DOWNCAST(__conf_attribute, attribute, _conf_attribute);
    #line 825 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(attribute, get, _dev, _attribute);
}
#line 4578 "DEC21140A-dml.c"
/* read_only_attr.set */
static bool _DML_TM_read_only_attr__set(DEC21140A_dml_t *_dev, attribute _attribute, attr_value_t val)
#line 1201 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4583 "DEC21140A-dml.c"
    read_only_attr _read_only_attr UNUSED = DOWNCAST(_attribute, read_only_attr, pseudo_attr.attribute);
    #line 1202 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1202, 0);
}
#line 4588 "DEC21140A-dml.c"
/* uint64_attr.init */
static void  _DML_TM_uint64_attr__init(DEC21140A_dml_t *_dev, init _init)
#line 1141 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4593 "DEC21140A-dml.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_init, uint64_attr, init);
    #line 1142 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1142 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = VTABLE_PARAM(_uint64_attr, struct _uint64_attr, init_val);
        #line 1142 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return;
    #line 1143 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4604 "DEC21140A-dml.c"
/* uint64_attr.get */
static attr_value_t _DML_TM_uint64_attr__get(DEC21140A_dml_t *_dev, attribute _attribute)
#line 1144 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4609 "DEC21140A-dml.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1145 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64(*(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)));
}
#line 4614 "DEC21140A-dml.c"
/* uint64_attr.set */
static bool _DML_TM_uint64_attr__set(DEC21140A_dml_t *_dev, attribute _attribute, attr_value_t val)
#line 1147 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4619 "DEC21140A-dml.c"
    uint64_attr _uint64_attr UNUSED = DOWNCAST(_attribute, uint64_attr, attribute);
    #line 1148 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_uint64(val))
    #line 1148 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1150 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_c_attribute_error("negative integer value: %lld", SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1153 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _uint64_attr, struct _uint64_attr, val, uint64 *)) = (uint64 )SIM_attr_integer(val);
        #line 1153 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return 0;
    #line 1154 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4637 "DEC21140A-dml.c"
/* _init_val_soft_reset._default_soft_reset */
static void  _DML_TM__init_val_soft_reset___default_soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
#line 293 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4642 "DEC21140A-dml.c"
    _init_val_soft_reset __init_val_soft_reset UNUSED = DOWNCAST(__soft_reset, _init_val_soft_reset, _soft_reset);
    #line 294 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, _soft_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_soft_reset, _init_val_soft_reset, init_val.init));
    return;
    #line 296 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4650 "DEC21140A-dml.c"
/* port._port_obj */
static conf_object_t *_DML_TM_port___port_obj(DEC21140A_dml_t *_dev, port _port)
#line 1458 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
    #line 1462 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1462 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) = _dmllib_port_obj_from_device_obj(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_port, port, object._qname)), "port.");
        #line 1462 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1464 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1464, !(*(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _port, struct _port, _cached_port_obj, conf_object_t **));
}
#line 4667 "DEC21140A-dml.c"
/* _init_val_hard_reset._default_hard_reset */
static void  _DML_TM__init_val_hard_reset___default_hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
#line 234 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4672 "DEC21140A-dml.c"
    _init_val_hard_reset __init_val_hard_reset UNUSED = DOWNCAST(__hard_reset, _init_val_hard_reset, _hard_reset);
    #line 235 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_hard_reset__hard_reset_subobjs(_dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, _hard_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_hard_reset, _init_val_hard_reset, init_val.init));
    return;
    #line 237 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4680 "DEC21140A-dml.c"
/* _reg_write_as_field.write_register */
static void  _DML_TM__reg_write_as_field__write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
#line 3458 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4685 "DEC21140A-dml.c"
    _reg_write_as_field __reg_write_as_field UNUSED = DOWNCAST(_write_register, _reg_write_as_field, _register.write_register);
    #line 3459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(enabled_bytes == 0LL))
    CALL_TRAIT_METHOD(write_field, write_field, _dev, UPCAST(__reg_write_as_field, _reg_write_as_field, write_field), (val) & (enabled_bytes), enabled_bytes, aux);
    #line 3462 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 3462 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4694 "DEC21140A-dml.c"
/* _reg_read_as_field.read_register */
static uint64 _DML_TM__reg_read_as_field__read_register(DEC21140A_dml_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
#line 3449 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 4699 "DEC21140A-dml.c"
    _reg_read_as_field __reg_read_as_field UNUSED = DOWNCAST(_read_register, _reg_read_as_field, _register.read_register);
    #line 3450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return enabled_bytes == 0LL ? 0ULL : (CALL_TRAIT_METHOD(read_field, read_field, _dev, UPCAST(__reg_read_as_field, _reg_read_as_field, read_field), enabled_bytes, aux)) & (enabled_bytes);
    #line 3452 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 4705 "DEC21140A-dml.c"
/* sticky.soft_reset */
static void  _DML_TM_sticky__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
#line 1010 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4710 "DEC21140A-dml.c"
    sticky _sticky UNUSED = DOWNCAST(__soft_reset, sticky, _soft_reset);
    #line 1012 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return;
    #line 1012 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4716 "DEC21140A-dml.c"
/* resizable_bar.pci_bar_size_bits */
static int _DML_TM_resizable_bar__pci_bar_size_bits(DEC21140A_dml_t *_dev, base_address _base_address)
#line 1717 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
{
    #line 4721 "DEC21140A-dml.c"
    resizable_bar _resizable_bar UNUSED = DOWNCAST(_base_address, resizable_bar, base_address);
    #line 1717 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
    {
        int v617_bits UNUSED  = (int )VTABLE_PARAM(UPCAST(_resizable_bar, resizable_bar, base_address), struct _base_address, size_bits);
        {
            #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
            _each_in_t __each_in_expr = _vtable_sequence_param(UPCAST(VTABLE_PARAM(UPCAST(_resizable_bar, resizable_bar, base_address), struct _base_address, parent_bank), _pci_config_generic, rbar_capable_bank), offsetof(struct _rbar_capable_bank, _rbar_control));
            #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
            for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                _vtable_list_t _list = _each__rbar_control_reg[__each_in_expr.base_idx + _outer_idx];
                #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                uint32 _num = _list.num / __each_in_expr.array_size;
                #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                uint32 _start = _num * __each_in_expr.array_idx;
                #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                {
                    #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                    rbar_control_reg v618_bar UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                    if (16ULL + 4ULL * (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(v618_bar, struct _rbar_control_reg, _id), field, _get))) == VTABLE_PARAM(UPCAST(_resizable_bar, resizable_bar, base_address._register), struct __register, offset))
                    #line 1720 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                    {
                        {
                            #line 1721 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                            v617_bits = (int )(20ULL + (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(v618_bar, struct _rbar_control_reg, _sz), field, _get))));
                            #line 1721 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                        }
                        SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_config, "Resizable BAR detected, configured number of bits: %lld", (uint64 )v617_bits);
                        #line 1724 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
                    }
                    #line 4754 "DEC21140A-dml.c"
                }
                #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
            }
            #line 1719 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
        }
        #line 1726 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
        return v617_bits;
        #line 4762 "DEC21140A-dml.c"
    }
    #line 1727 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/pcie-capabilities.dml"
}
#line 4766 "DEC21140A-dml.c"
/* providing_pcie_ats_methods.ats_invalidate_received */
static exception_type_t _DML_TM_providing_pcie_ats_methods__ats_invalidate_received(DEC21140A_dml_t *_dev, providing_pcie_ats_methods _providing_pcie_ats_methods, transaction_t *t, uint64 addr)
#line 180 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
{
    #line 184 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    uint64 v623_invalidated_addr UNUSED  = SIM_get_transaction_value_le(t);
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "ATS Invalidate for 0x%llx, PASID:%lld", v623_invalidated_addr, (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 187 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
#line 4777 "DEC21140A-dml.c"
/* providing_pcie_ats_methods.ats_transaction_received */
static exception_type_t _DML_TM_providing_pcie_ats_methods__ats_transaction_received(DEC21140A_dml_t *_dev, providing_pcie_ats_methods _providing_pcie_ats_methods, transaction_t *t, uint64 addr)
#line 191 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
{
    #line 195 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_at_t v625_at UNUSED  = ATOM_get_transaction_pcie_at(t);
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "ATS %s Request for 0x%llx, PASID:%lld", (int64 )v625_at == 1LL ? "Untranslated" : ((int64 )v625_at == 2LL ? "Translation" : ((int64 )v625_at == 3LL ? "Translated" : "Invalid")), addr, (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 202 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_error_ret_t *v625_pex UNUSED  = ATOM_get_transaction_pcie_error_ret(t);
    if (!(v625_pex == NULL))
    {
        #line 204 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
        v625_pex->val = (int32 )2LL;
        #line 204 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    }
    #line 206 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    pcie_byte_count_ret_t *v625_bc UNUSED  = ATOM_get_transaction_pcie_byte_count_ret(t);
    #line 208 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    if (!(v625_bc == NULL))
    {
        #line 209 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
        v625_bc->val = 0ULL;
        #line 209 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    }
    #line 211 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
#line 4805 "DEC21140A-dml.c"
/* providing_pcie_prs_methods.page_request_received */
static exception_type_t _DML_TM_providing_pcie_prs_methods__page_request_received(DEC21140A_dml_t *_dev, providing_pcie_prs_methods _providing_pcie_prs_methods, transaction_t *t, uint64 addr)
#line 318 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
{
    #line 322 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "Page Request Message: Page Address 0x%llx, PRGI:%lld %s%s%s PASID:%lld", (uint64 )(DML_shl((int64 )((uint64 )(((DML_shru(addr, 12ULL)) & (0xfffffffffffffULL)) & (0xfffffffffffffULL))), 12LL, "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml", 323)), (uint64 )((uint16 )(((DML_shru(addr, 3ULL)) & (0x1ffULL)) & (0x1ffULL))), (int64 )((uint8 )(((DML_shru(addr, 2ULL)) & (1ULL)) & (1ULL))) ? "L" : "", (int64 )((uint8 )(((DML_shru(addr, 1ULL)) & (1ULL)) & (1ULL))) ? "W" : "", (int64 )((uint8 )(((DML_shru(addr, 0ULL)) & (1ULL)) & (1ULL))) ? "R" : "", (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 326 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
#line 4815 "DEC21140A-dml.c"
/* providing_pcie_prs_methods.page_response_received */
static exception_type_t _DML_TM_providing_pcie_prs_methods__page_response_received(DEC21140A_dml_t *_dev, providing_pcie_prs_methods _providing_pcie_prs_methods, transaction_t *t, uint64 addr)
#line 330 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
{
    #line 334 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "PRG Response Message: Response Code %lld, PRGI:%lld PASID:%lld", (uint64 )((uint8 )(((DML_shru(addr, 44ULL)) & (15ULL)) & (15ULL))), (uint64 )((uint16 )(((DML_shru(addr, 32ULL)) & (0x1ffULL)) & (0x1ffULL))), (uint64 )ATOM_get_transaction_pcie_pasid(t));
    #line 336 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/pci/pcie-capabilities-ats.dml"
    return (int32 )0x408LL;
}
#line 4825 "DEC21140A-dml.c"
/* _init_val_power_on_reset._default_power_on_reset */
static void  _DML_TM__init_val_power_on_reset___default_power_on_reset(DEC21140A_dml_t *_dev, power_on_reset _power_on_reset)
#line 193 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4830 "DEC21140A-dml.c"
    _init_val_power_on_reset __init_val_power_on_reset UNUSED = DOWNCAST(_power_on_reset, _init_val_power_on_reset, power_on_reset);
    #line 194 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_power_on_reset__power_on_reset_subobjs(_dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, power_on_reset));
    CALL_TRAIT_METHOD0(init, init, _dev, UPCAST(__init_val_power_on_reset, _init_val_power_on_reset, init_val.init));
    return;
    #line 196 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4838 "DEC21140A-dml.c"
/* soft_reset_val.soft_reset */
static void  _DML_TM_soft_reset_val__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
#line 365 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4843 "DEC21140A-dml.c"
    soft_reset_val _soft_reset_val UNUSED = DOWNCAST(__soft_reset, soft_reset_val, _soft_reset);
    #line 366 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM_soft_reset__soft_reset_subobjs(_dev, UPCAST(_soft_reset_val, soft_reset_val, _soft_reset));
    CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_soft_reset_val, soft_reset_val, set_val), VTABLE_PARAM(_soft_reset_val, struct _soft_reset_val, soft_reset_val));
    return;
    #line 368 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4851 "DEC21140A-dml.c"
/* write_only.read_field */
static uint64 _DML_TM_write_only__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 468 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4856 "DEC21140A-dml.c"
    write_only _write_only UNUSED = DOWNCAST(_read_field, write_only, read_field);
    #line 469 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        #line 469 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_write_only).id), 5ULL, 1ULL, 2ULL);
        #line 469 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from write-only register %s (returning 0).", _DML_TM__qname___qname(_dev, UPCAST(_write_only, write_only, _qname)));
        #line 4864 "DEC21140A-dml.c"
    }
    #line 471 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return 0ULL;
}
#line 4869 "DEC21140A-dml.c"
/* clear_on_read.read_field */
static uint64 _DML_TM_clear_on_read__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 509 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4874 "DEC21140A-dml.c"
    clear_on_read _clear_on_read UNUSED = DOWNCAST(_read_field, clear_on_read, read_field);
    #line 509 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        uint64 v639_value UNUSED  = CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_clear_on_read, clear_on_read, get_val));
        CALL_TRAIT_METHOD(set_val, set_val, _dev, UPCAST(_clear_on_read, clear_on_read, set_val), 0ULL);
        return (v639_value) & (enabled_bits);
        #line 4881 "DEC21140A-dml.c"
    }
    #line 513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4885 "DEC21140A-dml.c"
/* write_1_only.write_field */
static void  _DML_TM_write_1_only__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 534 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4890 "DEC21140A-dml.c"
    write_1_only _write_1_only UNUSED = DOWNCAST(_write_field, write_1_only, write_field);
    #line 535 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_1_only, write_1_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_1_only, write_1_only, _simple_write.get_val))) | (value), enabled_bits);
    return;
    #line 536 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4897 "DEC21140A-dml.c"
/* write_0_only.write_field */
static void  _DML_TM_write_0_only__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
#line 557 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4902 "DEC21140A-dml.c"
    write_0_only _write_0_only UNUSED = DOWNCAST(_write_field, write_0_only, write_field);
    #line 558 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_write_0_only, write_0_only, _simple_write), (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_write_0_only, write_0_only, _simple_write.get_val))) & (value), enabled_bits);
    return;
    #line 559 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4909 "DEC21140A-dml.c"
/* silent_unimpl.write_field */
static void  _DML_TM_silent_unimpl__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4914 "DEC21140A-dml.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_write_field, silent_unimpl, write_field);
    #line 927 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) || !(((val) & (enabled_bits)) == ((CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits))))
    #line 929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        #line 929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 6ULL, 2ULL, 3ULL);
        #line 929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to unimplemented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 4924 "DEC21140A-dml.c"
    }
    #line 934 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write), val, enabled_bits);
    return;
    #line 935 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4931 "DEC21140A-dml.c"
/* silent_unimpl.read_field */
static uint64 _DML_TM_silent_unimpl__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 936 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4936 "DEC21140A-dml.c"
    silent_unimpl _silent_unimpl UNUSED = DOWNCAST(_read_field, silent_unimpl, read_field);
    #line 937 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    if (VTABLE_PARAM(UPCAST(_silent_unimpl, silent_unimpl, _reg_or_field), struct __reg_or_field, is_register))
    {
        #line 938 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_silent_unimpl).id), 7ULL, 2ULL, 3ULL);
        #line 938 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_UNIMPLEMENTED(_calculated_level, &_dev->obj, _dml_loggroup_Register_Read, "Read from unimplemented register %s (contents = %#llx).", _DML_TM__qname___qname(_dev, UPCAST(_silent_unimpl, silent_unimpl, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val)));
        #line 4945 "DEC21140A-dml.c"
    }
    #line 942 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_silent_unimpl, silent_unimpl, _simple_write.get_val))) & (enabled_bits);
}
#line 4950 "DEC21140A-dml.c"
/* undocumented.write_field */
static void  _DML_TM_undocumented__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
#line 966 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4955 "DEC21140A-dml.c"
    undocumented _undocumented UNUSED = DOWNCAST(_write_field, undocumented, write_field);
    #line 967 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        #line 967 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 8ULL, 1ULL, 2ULL);
        #line 967 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Write to poorly or non-documented %s %s (value written = %#llx, contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), val, CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 4963 "DEC21140A-dml.c"
    }
    #line 972 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    _DML_TM__simple_write___simple_write(_dev, UPCAST(_undocumented, undocumented, _simple_write), val, enabled_bits);
    return;
    #line 973 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 4970 "DEC21140A-dml.c"
/* undocumented.read_field */
static uint64 _DML_TM_undocumented__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
#line 974 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 4975 "DEC21140A-dml.c"
    undocumented _undocumented UNUSED = DOWNCAST(_read_field, undocumented, read_field);
    #line 975 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        #line 975 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        uint64 _calculated_level = _select_log_level(&(_dev->_subsequent_log_ht), _identity_to_key((_undocumented).id), 9ULL, 1ULL, 2ULL);
        #line 975 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        SIM_LOG_SPEC_VIOLATION(_calculated_level, &_dev->obj, _dml_loggroup_Register_Write, "Read from poorly or non-documented %s %s (contents = %#llx).", VTABLE_PARAM(UPCAST(_undocumented, undocumented, _reg_or_field), struct __reg_or_field, is_register) ? "register" : "field", _DML_TM__qname___qname(_dev, UPCAST(_undocumented, undocumented, _qname)), CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val)));
        #line 4983 "DEC21140A-dml.c"
    }
    #line 979 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return (CALL_TRAIT_METHOD0(get_val, get_val, _dev, UPCAST(_undocumented, undocumented, _simple_write.get_val))) & (enabled_bits);
}
#line 4988 "DEC21140A-dml.c"
/* bank_obj.bank_obj */
static conf_object_t *_DML_TM_bank_obj__bank_obj(DEC21140A_dml_t *_dev, bank_obj _bank_obj)
#line 1209 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    #line 1211 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return _DML_TM_bank___bank_obj(_dev, UPCAST(_bank_obj, bank_obj, bank));
}
#line 4996 "DEC21140A-dml.c"
/* map_target.read */
static bool _DML_TM_map_target__read(DEC21140A_dml_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 *_out0)
#line 1272 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    if (8LL < size)
    #line 1273 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.read: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1276 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    uint8 v658_val[size] UNUSED ;
    #line 1278 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    memset((void *)&v658_val, 0, sizeof(uint8 [size]));
    atom_t v658_atoms[4LL] UNUSED  = {ATOM_data(v658_val), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1285 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    transaction_t v658_t UNUSED ;
    #line 1285 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    memset((void *)&v658_t, 0, sizeof(transaction_t ));
    {
        #line 1286 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        v658_t.atoms = v658_atoms;
        #line 1286 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v658_t, addr)) == 0x401LL))
    return 1;
    *_out0 = SIM_get_transaction_value_le(&v658_t);
    #line 1289 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return 0;
}
#line 5027 "DEC21140A-dml.c"
/* map_target.read_bytes */
static bool _DML_TM_map_target__read_bytes(DEC21140A_dml_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 *bytes)
#line 1298 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    atom_t v662_atoms[4LL] UNUSED  = {ATOM_data(bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1305 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    transaction_t v662_t UNUSED ;
    #line 1305 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    memset((void *)&v662_t, 0, sizeof(transaction_t ));
    {
        #line 1306 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        v662_t.atoms = v662_atoms;
        #line 1306 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v662_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1309 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5047 "DEC21140A-dml.c"
/* map_target.write */
static bool _DML_TM_map_target__write(DEC21140A_dml_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint64 value)
#line 1318 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    if (8LL < size)
    #line 1319 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    {
        SIM_LOG_ERROR(&_dev->obj, 0LL, "%s.write: size must be less than or equal to 8", _DML_TM__qname___qname(_dev, UPCAST(_map_target, map_target, _connect._conf_attribute.object._qname)));
        #line 1322 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        return 1;
    }
    uint8 v665_buf[size] UNUSED ;
    #line 1324 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    memset((void *)&v665_buf, 0, sizeof(uint8 [size]));
    atom_t v665_atoms[5LL] UNUSED  = {ATOM_data(v665_buf), ATOM_size((uint32 )size), ATOM_flags(Sim_Transaction_Write), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1332 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    transaction_t v665_t UNUSED ;
    #line 1332 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    memset((void *)&v665_t, 0, sizeof(transaction_t ));
    {
        #line 1333 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        v665_t.atoms = v665_atoms;
        #line 1333 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    SIM_set_transaction_value_le(&v665_t, value);
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v665_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1337 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5078 "DEC21140A-dml.c"
/* map_target.write_bytes */
static bool _DML_TM_map_target__write_bytes(DEC21140A_dml_t *_dev, map_target _map_target, uint64 addr, uint64 size, uint8 const *bytes)
#line 1346 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    atom_t v669_atoms[5LL] UNUSED  = {ATOM_flags(Sim_Transaction_Write), ATOM_data((uint8 *)bytes), ATOM_size((uint32 )size), ATOM_initiator(&_dev->obj), ATOM_list_end((int32 )0LL)};
    #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    transaction_t v669_t UNUSED ;
    #line 1354 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    memset((void *)&v669_t, 0, sizeof(transaction_t ));
    {
        #line 1355 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        v669_t.atoms = v669_atoms;
        #line 1355 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    if (!((int64 )(CALL_TRAIT_METHOD(map_target, issue, _dev, _map_target, &v669_t, addr)) == 0x401LL))
    return 1;
    return 0;
    #line 1358 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5098 "DEC21140A-dml.c"
/* bool_attr.init */
static void  _DML_TM_bool_attr__init(DEC21140A_dml_t *_dev, init _init)
#line 1125 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5103 "DEC21140A-dml.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_init, bool_attr, init);
    #line 1126 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1126 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = VTABLE_PARAM(_bool_attr, struct _bool_attr, init_val);
        #line 1126 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return;
    #line 1127 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5114 "DEC21140A-dml.c"
/* bool_attr.get */
static attr_value_t _DML_TM_bool_attr__get(DEC21140A_dml_t *_dev, attribute _attribute)
#line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5119 "DEC21140A-dml.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1129 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_boolean(*(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)));
}
#line 5124 "DEC21140A-dml.c"
/* bool_attr.set */
static bool _DML_TM_bool_attr__set(DEC21140A_dml_t *_dev, attribute _attribute, attr_value_t val)
#line 1131 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5129 "DEC21140A-dml.c"
    bool_attr _bool_attr UNUSED = DOWNCAST(_attribute, bool_attr, attribute);
    #line 1132 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1132 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _bool_attr, struct _bool_attr, val, bool *)) = SIM_attr_boolean(val);
        #line 1132 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return 0;
    #line 1133 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5140 "DEC21140A-dml.c"
/* int64_attr.init */
static void  _DML_TM_int64_attr__init(DEC21140A_dml_t *_dev, init _init)
#line 1162 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5145 "DEC21140A-dml.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_init, int64_attr, init);
    #line 1163 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1163 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = VTABLE_PARAM(_int64_attr, struct _int64_attr, init_val);
        #line 1163 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return;
    #line 1164 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5156 "DEC21140A-dml.c"
/* int64_attr.get */
static attr_value_t _DML_TM_int64_attr__get(DEC21140A_dml_t *_dev, attribute _attribute)
#line 1165 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5161 "DEC21140A-dml.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1166 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_int64(*(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)));
}
#line 5166 "DEC21140A-dml.c"
/* int64_attr.set */
static bool _DML_TM_int64_attr__set(DEC21140A_dml_t *_dev, attribute _attribute, attr_value_t val)
#line 1168 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5171 "DEC21140A-dml.c"
    int64_attr _int64_attr UNUSED = DOWNCAST(_attribute, int64_attr, attribute);
    #line 1169 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_int64(val))
    #line 1169 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1171 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        SIM_c_attribute_error("integer value too large: %llu", (uint64 )SIM_attr_integer(val));
        return 1;
    }
    {
        #line 1174 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _int64_attr, struct _int64_attr, val, int64 *)) = SIM_attr_integer(val);
        #line 1174 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return 0;
    #line 1175 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5189 "DEC21140A-dml.c"
/* double_attr.init */
static void  _DML_TM_double_attr__init(DEC21140A_dml_t *_dev, init _init)
#line 1183 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5194 "DEC21140A-dml.c"
    double_attr _double_attr UNUSED = DOWNCAST(_init, double_attr, init);
    #line 1184 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1184 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = VTABLE_PARAM(_double_attr, struct _double_attr, init_val);
        #line 1184 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return;
    #line 1185 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5205 "DEC21140A-dml.c"
/* double_attr.get */
static attr_value_t _DML_TM_double_attr__get(DEC21140A_dml_t *_dev, attribute _attribute)
#line 1186 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5210 "DEC21140A-dml.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1187 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_floating(*(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)));
}
#line 5215 "DEC21140A-dml.c"
/* double_attr.set */
static bool _DML_TM_double_attr__set(DEC21140A_dml_t *_dev, attribute _attribute, attr_value_t val)
#line 1189 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5220 "DEC21140A-dml.c"
    double_attr _double_attr UNUSED = DOWNCAST(_attribute, double_attr, attribute);
    #line 1190 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1190 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _double_attr, struct _double_attr, val, double *)) = SIM_attr_floating(val);
        #line 1190 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    return 0;
    #line 1191 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5231 "DEC21140A-dml.c"
/* write_only_attr.get */
static attr_value_t _DML_TM_write_only_attr__get(DEC21140A_dml_t *_dev, attribute _attribute)
#line 1208 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5236 "DEC21140A-dml.c"
    write_only_attr _write_only_attr UNUSED = DOWNCAST(_attribute, write_only_attr, pseudo_attr.attribute);
    #line 1209 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1209, 0);
}
#line 5241 "DEC21140A-dml.c"
/* subdevice._port_obj */
static conf_object_t *_DML_TM_subdevice___port_obj(DEC21140A_dml_t *_dev, subdevice _subdevice)
#line 1484 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (!(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL))
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
    #line 1488 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 1488 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) = SIM_object_descendant(&_dev->obj, _DML_TM__qname___qname(_dev, UPCAST(_subdevice, subdevice, object._qname)));
        #line 1488 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1489, !(*(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **)) == NULL));
    return *(VTABLE_SESSION(_dev, _subdevice, struct _subdevice, _cached_port_obj, conf_object_t **));
}
#line 5257 "DEC21140A-dml.c"
/* _time_event._post */
static void  _DML_TM__time_event___post(DEC21140A_dml_t *_dev, _time_event __time_event, double when, void  *data)
#line 3783 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    conf_object_t *v703_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v703_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3788 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    SIM_event_post_time(v703_clk, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, when, data);
    return;
    #line 3790 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5271 "DEC21140A-dml.c"
/* _time_event._next */
static double _DML_TM__time_event___next(DEC21140A_dml_t *_dev, _time_event __time_event, void  *data)
#line 3791 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return SIM_event_find_next_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__time_event, _time_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3794 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5279 "DEC21140A-dml.c"
/* _cycle_event._post */
static void  _DML_TM__cycle_event___post(DEC21140A_dml_t *_dev, _cycle_event __cycle_event, uint64 when, void  *data)
#line 3798 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    conf_object_t *v707_clk UNUSED  = SIM_object_clock(&_dev->obj);
    if (v707_clk == NULL)
    SIM_LOG_ERROR(&_dev->obj, 0LL, "The 'queue' attribute is not set, cannot post event");
    #line 3803 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    else
    SIM_event_post_cycle(v707_clk, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, (int64 )when, data);
    return;
    #line 3805 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5293 "DEC21140A-dml.c"
/* _cycle_event._next */
static uint64 _DML_TM__cycle_event___next(DEC21140A_dml_t *_dev, _cycle_event __cycle_event, void  *data)
#line 3806 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return (uint64 )SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__cycle_event, _cycle_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, data);
    #line 3809 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5301 "DEC21140A-dml.c"
/* _simple_event._describe_event */
static char *_DML_TM__simple_event___describe_event(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3817 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5306 "DEC21140A-dml.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3818 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname))));
}
#line 5311 "DEC21140A-dml.c"
/* _simple_event._get_event_info */
static attr_value_t _DML_TM__simple_event___get_event_info(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3820 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5316 "DEC21140A-dml.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3821 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!(data == NULL))
    #line 3823 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: non-NULL event data", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3825 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_nil();
}
#line 5325 "DEC21140A-dml.c"
/* _simple_event._set_event_info */
static void  *_DML_TM__simple_event___set_event_info(DEC21140A_dml_t *_dev, event _event, attr_value_t info)
#line 3827 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5330 "DEC21140A-dml.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3828 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_nil(info))
    SIM_LOG_ERROR(&_dev->obj, 0LL, "%s: strange event info", _DML_TM__qname___qname(_dev, UPCAST(__simple_event, _simple_event, _event.event.object._qname)));
    #line 3831 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return NULL;
}
#line 5338 "DEC21140A-dml.c"
/* _simple_event._callback */
static void  _DML_TM__simple_event___callback(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3833 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5343 "DEC21140A-dml.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3833 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD0(_simple_event, event, _dev, __simple_event);
    #line 3833 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 3833 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5351 "DEC21140A-dml.c"
/* _simple_event._destroy */
static void  _DML_TM__simple_event___destroy(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3834 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5356 "DEC21140A-dml.c"
    _simple_event __simple_event UNUSED = DOWNCAST(_event, _simple_event, _event.event);
    #line 3834 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 3834 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5362 "DEC21140A-dml.c"
/* _simple_event.posted */
static bool _DML_TM__simple_event__posted(DEC21140A_dml_t *_dev, _simple_event __simple_event)
#line 3836 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    #line 3839 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5370 "DEC21140A-dml.c"
/* _simple_event.remove */
static void  _DML_TM__simple_event__remove(DEC21140A_dml_t *_dev, _simple_event __simple_event)
#line 3841 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3843 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__simple_event, _simple_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, NULL);
    return;
    #line 3844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5380 "DEC21140A-dml.c"
/* simple_time_event.post */
static void  _DML_TM_simple_time_event__post(DEC21140A_dml_t *_dev, simple_time_event _simple_time_event, double when)
#line 3848 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), when, NULL);
    return;
    #line 3850 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5389 "DEC21140A-dml.c"
/* simple_time_event.next */
static double _DML_TM_simple_time_event__next(DEC21140A_dml_t *_dev, simple_time_event _simple_time_event)
#line 3851 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_simple_time_event, simple_time_event, _time_event), NULL);
}
#line 5396 "DEC21140A-dml.c"
/* simple_cycle_event.post */
static void  _DML_TM_simple_cycle_event__post(DEC21140A_dml_t *_dev, simple_cycle_event _simple_cycle_event, cycles_t when)
#line 3857 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), (uint64 )when, NULL);
    return;
    #line 3859 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5405 "DEC21140A-dml.c"
/* simple_cycle_event.next */
static cycles_t _DML_TM_simple_cycle_event__next(DEC21140A_dml_t *_dev, simple_cycle_event _simple_cycle_event)
#line 3860 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_simple_cycle_event, simple_cycle_event, _cycle_event), NULL));
}
#line 5412 "DEC21140A-dml.c"
/* _custom_event._callback */
static void  _DML_TM__custom_event___callback(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3871 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5417 "DEC21140A-dml.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3871 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, event, _dev, __custom_event, data);
    #line 3871 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 3871 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5425 "DEC21140A-dml.c"
/* _custom_event._describe_event */
static char *_DML_TM__custom_event___describe_event(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3872 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5430 "DEC21140A-dml.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3873 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return MM_STRDUP(!(VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__custom_event, _custom_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__custom_event, _custom_event, _event.event.object._qname))));
}
#line 5435 "DEC21140A-dml.c"
/* _custom_event._get_event_info */
static attr_value_t _DML_TM__custom_event___get_event_info(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3875 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5440 "DEC21140A-dml.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3876 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, get_event_info, _dev, __custom_event, data);
}
#line 5445 "DEC21140A-dml.c"
/* _custom_event._set_event_info */
static void  *_DML_TM__custom_event___set_event_info(DEC21140A_dml_t *_dev, event _event, attr_value_t info)
#line 3878 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5450 "DEC21140A-dml.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3879 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD(_custom_event, set_event_info, _dev, __custom_event, info);
}
#line 5455 "DEC21140A-dml.c"
/* _custom_event._destroy */
static void  _DML_TM__custom_event___destroy(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5460 "DEC21140A-dml.c"
    _custom_event __custom_event UNUSED = DOWNCAST(_event, _custom_event, _event.event);
    #line 3881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_custom_event, destroy, _dev, __custom_event, data);
    #line 3881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 3881 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5468 "DEC21140A-dml.c"
/* custom_time_event.post */
static void  _DML_TM_custom_time_event__post(DEC21140A_dml_t *_dev, custom_time_event _custom_time_event, double when, void  *data)
#line 3904 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_custom_time_event, custom_time_event, _time_event), when, data);
    return;
    #line 3906 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5477 "DEC21140A-dml.c"
/* custom_cycle_event.post */
static void  _DML_TM_custom_cycle_event__post(DEC21140A_dml_t *_dev, custom_cycle_event _custom_cycle_event, cycles_t when, void  *data)
#line 3910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_custom_cycle_event, custom_cycle_event, _cycle_event), (uint64 )when, data);
    return;
    #line 3912 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5486 "DEC21140A-dml.c"
/* _uint64_event._callback */
static void  _DML_TM__uint64_event___callback(DEC21140A_dml_t *_dev, event _event, void  *user)
#line 3917 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5491 "DEC21140A-dml.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3918 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_uint64_event, event, _dev, __uint64_event, (uint64 )((uintptr_t )((uint64 )user)));
    return;
    #line 3919 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5498 "DEC21140A-dml.c"
/* _uint64_event._describe_event */
static char *_DML_TM__uint64_event___describe_event(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3920 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5503 "DEC21140A-dml.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3921 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_describe_uint64_event(!(VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) == NULL) ? VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event.shown_desc), struct _shown_desc, shown_desc) : (_DML_TM__qname___qname(_dev, UPCAST(__uint64_event, _uint64_event, _event.event.object._qname))), (uint64 )((uintptr_t )((uint64 )data)));
    #line 3923 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5509 "DEC21140A-dml.c"
/* _uint64_event._get_event_info */
static attr_value_t _DML_TM__uint64_event___get_event_info(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3924 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5514 "DEC21140A-dml.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3925 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_uint64((uint64 )((uintptr_t )((uint64 )data)));
}
#line 5519 "DEC21140A-dml.c"
/* _uint64_event._set_event_info */
static void  *_DML_TM__uint64_event___set_event_info(DEC21140A_dml_t *_dev, event _event, attr_value_t info)
#line 3927 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5524 "DEC21140A-dml.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3928 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (!SIM_attr_is_uint64(info))
    #line 3930 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "negative integer in event info: %lld", (uint64 )SIM_attr_integer(info));
    #line 3932 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, (uint64 )SIM_attr_integer(info));
}
#line 5533 "DEC21140A-dml.c"
/* _uint64_event._destroy */
static void  _DML_TM__uint64_event___destroy(DEC21140A_dml_t *_dev, event _event, void  *data)
#line 3934 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 5538 "DEC21140A-dml.c"
    _uint64_event __uint64_event UNUSED = DOWNCAST(_event, _uint64_event, _event.event);
    #line 3934 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 3934 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5544 "DEC21140A-dml.c"
/* _uint64_event._int_to_voidp */
static void  *_DML_TM__uint64_event___int_to_voidp(DEC21140A_dml_t *_dev, _uint64_event __uint64_event, uint64 val)
#line 3936 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3938 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 3938, (uint64 )sizeof(uintptr_t ) == (uint64 )sizeof(uint64 ));
    return (void  *)((uintptr_t )val);
}
#line 5553 "DEC21140A-dml.c"
/* _uint64_event.posted */
static bool _DML_TM__uint64_event__posted(DEC21140A_dml_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 3942 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return 0LL <= SIM_event_find_next_cycle(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    #line 3946 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5561 "DEC21140A-dml.c"
/* _uint64_event.remove */
static void  _DML_TM__uint64_event__remove(DEC21140A_dml_t *_dev, _uint64_event __uint64_event, uint64 data)
#line 3948 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 3950 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    SIM_event_cancel_time(&_dev->obj, *VTABLE_PARAM(UPCAST(__uint64_event, _uint64_event, _event.event), struct _event, _pevclass), &_dev->obj, DML_pointer_eq, _DML_TM__uint64_event___int_to_voidp(_dev, __uint64_event, data));
    return;
    #line 3951 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5571 "DEC21140A-dml.c"
/* uint64_time_event.post */
static void  _DML_TM_uint64_time_event__post(DEC21140A_dml_t *_dev, uint64_time_event _uint64_time_event, double when, uint64 data)
#line 3957 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _DML_TM__time_event___post(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
    return;
    #line 3959 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5580 "DEC21140A-dml.c"
/* uint64_time_event.next */
static double _DML_TM_uint64_time_event__next(DEC21140A_dml_t *_dev, uint64_time_event _uint64_time_event, uint64 data)
#line 3960 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _DML_TM__time_event___next(_dev, UPCAST(_uint64_time_event, uint64_time_event, _time_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_time_event, uint64_time_event, _uint64_event), data));
}
#line 5587 "DEC21140A-dml.c"
/* uint64_cycle_event.post */
static void  _DML_TM_uint64_cycle_event__post(DEC21140A_dml_t *_dev, uint64_cycle_event _uint64_cycle_event, cycles_t when, uint64 data)
#line 3966 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _DML_TM__cycle_event___post(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), (uint64 )when, _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data));
    return;
    #line 3968 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 5596 "DEC21140A-dml.c"
/* uint64_cycle_event.next */
static cycles_t _DML_TM_uint64_cycle_event__next(DEC21140A_dml_t *_dev, uint64_cycle_event _uint64_cycle_event, uint64 data)
#line 3969 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return (cycles_t )(_DML_TM__cycle_event___next(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _cycle_event), _DML_TM__uint64_event___int_to_voidp(_dev, UPCAST(_uint64_cycle_event, uint64_cycle_event, _uint64_event), data)));
}
#line 5603 "DEC21140A-dml.c"
/* _enabled_bytes_to_offset */
static uint64 _DML_M__enabled_bytes_to_offset(DEC21140A_dml_t *_dev, uint64 enabled_bytes)
#line 1573 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 1574 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v780_offset UNUSED  = (int32 )0LL;
        #line 1574 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v780_offset <= 8LL; (int64 )++(v780_offset))
        if (!(((DML_shru(enabled_bytes, (uint64 )v780_offset * 8ULL)) & (255ULL)) == 0LL))
        return (uint64 )v780_offset;
        #line 1574 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1579 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1579, 0);
}
#line 5620 "DEC21140A-dml.c"

/* _mask */
static uint64 _DML_M__mask(DEC21140A_dml_t *_dev, uint64 size)
#line 1548 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return size == 8LL ? 0xffffffffffffffffULL : (DML_shlu(1ULL, size * 8ULL)) - 1ULL;
}
#line 5628 "DEC21140A-dml.c"

/* _enabled_bytes_to_size */
static uint64 _DML_M__enabled_bytes_to_size(DEC21140A_dml_t *_dev, uint64 enabled_bytes)
#line 1562 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    {
        #line 1563 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v785_size UNUSED  = (int32 )8LL;
        #line 1563 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; 0LL < (int64 )v785_size; (int64 )--(v785_size))
        #line 1563 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            if (!(((enabled_bytes) & (0xff00000000000000ULL)) == 0LL))
            return (uint64 )v785_size;
            #line 1567 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1567 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                enabled_bytes = DML_shlu(enabled_bytes, 8ULL);
                #line 1567 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
        #line 1563 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1569 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 1569, 0);
}
#line 5655 "DEC21140A-dml.c"

/* pci_config.interrupts.post_init */
static void  _DML_M_pci_config__interrupts__post_init(DEC21140A_dml_t *_dev)
#line 432 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_M_pci_lower_all_pins(_dev);
    return;
    #line 434 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5665 "DEC21140A-dml.c"

/* pci_lower_all_pins */
static void  _DML_M_pci_lower_all_pins(DEC21140A_dml_t *_dev)
#line 1460 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Lowering all active pins");
    int v790_pin UNUSED  = (int32 )0LL;
    {
        #line 1463 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v790_pin = (int32 )0LL;
        #line 1463 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 1463 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    for (; (int64 )v790_pin < 4LL; (int64 )++(v790_pin))
    if ((int64 )((uint8 )(((DML_shru(_dev->pci_config.interrupts.val, (uint64 )v790_pin)) & (1ULL)) & (1ULL))) == 1LL)
    _DML_M_pci_lower_interrupt_pin(_dev, v790_pin);
    #line 1468 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1468 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5686 "DEC21140A-dml.c"

/* pci_lower_interrupt_pin */
static void  _DML_M_pci_lower_interrupt_pin(DEC21140A_dml_t *_dev, int pin)
#line 1500 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml", 1501, 0LL <= (int64 )pin && (int64 )pin < 4LL);
    #line 1503 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    int v795_bridge_count UNUSED  = 0LL;
    {
        #line 446 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 v796_count UNUSED  = 0LL;
        #line 448 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 448 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v796_count = 0ULL;
            #line 448 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        v795_bridge_count = (int )v796_count;
        #line 449 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        goto exit4;
        #line 1504 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    exit4: ;
        #line 1504 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    if ((int64 )((uint8 )(((DML_shru(_dev->pci_config.interrupts.val, (uint64 )pin)) & (1ULL)) & (1ULL))) == 1LL)
    #line 1505 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        {
            #line 1506 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->pci_config.interrupts.val = DML_combine_bits(_dev->pci_config.interrupts.val, (uint64 )(DML_shl(0LL, (int64 )pin, "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml", 1506)), DML_shlu(1ULL, (uint64 )pin));
            #line 1506 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        if ((int64 )v795_bridge_count == 0LL)
        {
            #line 1508 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            if (_dev->pci_bus.obj == NULL)
            SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to lower legacy interrupt with the PCI bus disconnected");
            #line 1511 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            else
            #line 1511 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            {
                SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Lowering interrupt pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
                #line 1514 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->lower_interrupt(_dev->pci_bus.obj, &_dev->obj, pin);
            }
            #line 1508 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 1516 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        else
        SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Forwarded interrupts still pending acknowledgement, interrupt pin %lld (%s) not lowered", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
        #line 1522 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 1522 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Signal already lowered for pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
    #line 1528 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (_dev->pci_config.interrupts.val == 0LL)
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write) {(&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), ((_identity_t) {.id = 169, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field._set), 0ULL);
    return;
    #line 1530 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5748 "DEC21140A-dml.c"

/* pci_config.transaction_access */
static exception_type_t _DML_M_pci_config__transaction_access(DEC21140A_dml_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2616 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->pci_config._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank.object._qname)));
    #line 2619 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 5758 "DEC21140A-dml.c"

/* pci_config.vendor_id.write */
static void  _DML_M_pci_config__vendor_id__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__vendor_id__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static0_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.vendor_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 180, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static0_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__vendor_id__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5781 "DEC21140A-dml.c"

/* pci_config.vendor_id.do_write */
static void  _DML_M_pci_config__vendor_id__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 180, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5791 "DEC21140A-dml.c"

/* pci_config.vendor_id.can_write */
static bool _DML_M_pci_config__vendor_id__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 180, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 5799 "DEC21140A-dml.c"

/* pci_config.subsystem_vendor_id.write */
static void  _DML_M_pci_config__subsystem_vendor_id__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__subsystem_vendor_id__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static1_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.subsystem_vendor_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 179, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static1_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__subsystem_vendor_id__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5822 "DEC21140A-dml.c"

/* pci_config.subsystem_vendor_id.do_write */
static void  _DML_M_pci_config__subsystem_vendor_id__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 179, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5832 "DEC21140A-dml.c"

/* pci_config.subsystem_vendor_id.can_write */
static bool _DML_M_pci_config__subsystem_vendor_id__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 179, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 5840 "DEC21140A-dml.c"

/* pci_config.subsystem_id.write */
static void  _DML_M_pci_config__subsystem_id__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__subsystem_id__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static2_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.subsystem_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 178, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static2_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__subsystem_id__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5863 "DEC21140A-dml.c"

/* pci_config.subsystem_id.do_write */
static void  _DML_M_pci_config__subsystem_id__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 178, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5873 "DEC21140A-dml.c"

/* pci_config.subsystem_id.can_write */
static bool _DML_M_pci_config__subsystem_id__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 178, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 5881 "DEC21140A-dml.c"

/* pci_config.status.mhz.write_field */
static void  _DML_M_pci_config__status__mhz__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5890 "DEC21140A-dml.c"

/* pci_config.status.ir.write_field */
static void  _DML_M_pci_config__status__ir__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5899 "DEC21140A-dml.c"

/* pci_config.status.ins.write_field */
static void  _DML_M_pci_config__status__ins__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5908 "DEC21140A-dml.c"

/* pci_config.status.fbb.write_field */
static void  _DML_M_pci_config__status__fbb__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5917 "DEC21140A-dml.c"

/* pci_config.status.ds.write_field */
static void  _DML_M_pci_config__status__ds__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5926 "DEC21140A-dml.c"

/* pci_config.status.c.write_field */
static void  _DML_M_pci_config__status__c__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 5935 "DEC21140A-dml.c"

/* pci_config.revision_id.write */
static void  _DML_M_pci_config__revision_id__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__revision_id__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static3_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.revision_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 164, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static3_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__revision_id__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5958 "DEC21140A-dml.c"

/* pci_config.revision_id.do_write */
static void  _DML_M_pci_config__revision_id__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 164, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5968 "DEC21140A-dml.c"

/* pci_config.revision_id.can_write */
static bool _DML_M_pci_config__revision_id__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 164, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 5976 "DEC21140A-dml.c"

/* pci_config.min_gnt.write */
static void  _DML_M_pci_config__min_gnt__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__min_gnt__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static4_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.min_gnt (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 161, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static4_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__min_gnt__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 5999 "DEC21140A-dml.c"

/* pci_config.min_gnt.do_write */
static void  _DML_M_pci_config__min_gnt__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 161, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6009 "DEC21140A-dml.c"

/* pci_config.min_gnt.can_write */
static bool _DML_M_pci_config__min_gnt__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 161, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 6017 "DEC21140A-dml.c"

/* pci_config.max_lat.write */
static void  _DML_M_pci_config__max_lat__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__max_lat__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static5_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.max_lat (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 160, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static5_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__max_lat__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6040 "DEC21140A-dml.c"

/* pci_config.max_lat.do_write */
static void  _DML_M_pci_config__max_lat__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 160, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6050 "DEC21140A-dml.c"

/* pci_config.max_lat.can_write */
static bool _DML_M_pci_config__max_lat__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 160, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 6058 "DEC21140A-dml.c"

/* pci_config.interrupts.soft_reset */
static void  _DML_M_pci_config__interrupts__soft_reset(DEC21140A_dml_t *_dev)
#line 439 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_TM_soft_reset__soft_reset(_dev, ((_soft_reset) {(&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset), ((_identity_t) {.id = 157, .encoded_index = 0})}));
    _DML_M_pci_lower_all_pins(_dev);
    return;
    #line 442 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6069 "DEC21140A-dml.c"

/* pci_config.interrupts.hard_reset */
static void  _DML_M_pci_config__interrupts__hard_reset(DEC21140A_dml_t *_dev)
#line 435 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_TM_hard_reset__hard_reset(_dev, ((_hard_reset) {(&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset), ((_identity_t) {.id = 157, .encoded_index = 0})}));
    _DML_M_pci_lower_all_pins(_dev);
    return;
    #line 438 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6080 "DEC21140A-dml.c"

/* pci_config.interrupt_pin.write */
static void  _DML_M_pci_config__interrupt_pin__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__interrupt_pin__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static6_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.interrupt_pin (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 156, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static6_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__interrupt_pin__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6103 "DEC21140A-dml.c"

/* pci_config.interrupt_pin.do_write */
static void  _DML_M_pci_config__interrupt_pin__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 156, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6113 "DEC21140A-dml.c"

/* pci_config.interrupt_pin.can_write */
static bool _DML_M_pci_config__interrupt_pin__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 156, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 6121 "DEC21140A-dml.c"

/* pci_config.header_type.type.write_field */
static void  _DML_M_pci_config__header_type__type__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6130 "DEC21140A-dml.c"

/* pci_config.header_type.mf.write_field */
static void  _DML_M_pci_config__header_type__mf__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6139 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.update_mapping */
static void  _DML_M_pci_config__expansion_rom_base__update_mapping(DEC21140A_dml_t *_dev)
#line 594 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD0(base_address, remove_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address), ((_identity_t) {.id = 150, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 146, .encoded_index = 0})}), struct __pci_config_generic_command_reg, _mem), field, _get))) == 0LL) && _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(_dev))
    CALL_TRAIT_METHOD0(base_address, add_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address), ((_identity_t) {.id = 150, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
    #line 599 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 599 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6152 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.pci_mapping_object */
static conf_object_t *_DML_M_pci_config__expansion_rom_base__pci_mapping_object(DEC21140A_dml_t *_dev)
#line 661 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return _dev->expansion_rom.obj;
}
#line 6160 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.pci_mapping_enabled */
static bool _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(DEC21140A_dml_t *_dev)
#line 655 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 149, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == 0LL) && !(_dev->expansion_rom.obj == NULL)) && !(_dev->expansion_rom_size.val == 0LL);
    #line 659 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6169 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.pci_bar_size_bits */
static int _DML_M_pci_config__expansion_rom_base__pci_bar_size_bits(DEC21140A_dml_t *_dev)
#line 649 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    int v855_bits UNUSED  = 0LL;
    {
        #line 651 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v855_bits = log2_64(_dev->expansion_rom_size.val);
        #line 651 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    return v855_bits;
}
#line 6183 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.e.write */
static void  _DML_M_pci_config__expansion_rom_base__e__write(DEC21140A_dml_t *_dev, uint64 value)
#line 639 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL))
    {
        #line 641 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 149, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value))
        #line 641 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 149, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
            _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
        }
        #line 641 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 646 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 646 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6204 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.e.read */
static uint64 _DML_M_pci_config__expansion_rom_base__e__read(DEC21140A_dml_t *_dev)
#line 629 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    uint64 v860_value UNUSED  = 0LL;
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL))
    {
        #line 632 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v860_value = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 149, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get));
        #line 632 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    else
    {
        #line 634 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v860_value = 0ULL;
        #line 634 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 636 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return v860_value;
}
#line 6226 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.base.write */
static void  _DML_M_pci_config__expansion_rom_base__base__write(DEC21140A_dml_t *_dev, uint64 value)
#line 616 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL))
    {
        #line 618 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 148, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value))
        #line 618 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 148, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
            _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
        }
        #line 618 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 623 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 623 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6247 "DEC21140A-dml.c"

/* pci_config.expansion_rom_base.base.read */
static uint64 _DML_M_pci_config__expansion_rom_base__base__read(DEC21140A_dml_t *_dev)
#line 606 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    uint64 v868_value UNUSED  = 0LL;
    if (!(_dev->expansion_rom.obj == NULL) && !(_dev->expansion_rom_size.val == 0LL))
    {
        #line 609 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v868_value = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__base_address) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address), ((_identity_t) {.id = 150, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address));
        #line 609 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    else
    {
        #line 611 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v868_value = 0ULL;
        #line 611 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 613 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return v868_value;
}
#line 6269 "DEC21140A-dml.c"

/* pci_config.device_id.write */
static void  _DML_M_pci_config__device_id__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__device_id__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static7_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.device_id (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 147, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static7_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__device_id__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6292 "DEC21140A-dml.c"

/* pci_config.device_id.do_write */
static void  _DML_M_pci_config__device_id__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 147, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6302 "DEC21140A-dml.c"

/* pci_config.device_id.can_write */
static bool _DML_M_pci_config__device_id__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 147, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 6310 "DEC21140A-dml.c"

/* pci_config.command.mem.write */
static void  _DML_M_pci_config__command__mem__write(DEC21140A_dml_t *_dev, uint64 enable)
#line 539 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (1)
    {
        #line 541 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 139, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == enable))
        #line 541 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 139, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
            #line 485 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "memory");
            {
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 3, 0, 1};
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    {
                        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                        base_address v882_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(UPCAST(v882_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v882_reg, base_address, map_params), struct _map_params, map_type), "memory") == 0LL)
                        #line 487 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                        {
                            #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v882_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL)
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v882_reg);
                            #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v882_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_1") == 0LL)
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v882_reg);
                            #line 492 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v882_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL)
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v882_reg);
                        }
                        #line 6355 "DEC21140A-dml.c"
                    }
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                }
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            }
            #line 544 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 541 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 546 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 546 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6369 "DEC21140A-dml.c"

/* pci_config.command.m.write */
static void  _DML_M_pci_config__command__m__write(DEC21140A_dml_t *_dev, uint64 enable)
#line 549 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (1)
    #line 550 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        if (0)
        #line 551 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            SIM_LOG_SPEC_VIOLATION(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Enabling bus master, but this device doesn't support it");
            #line 554 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            return;
        }
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 138, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
    }
    return;
    #line 558 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6390 "DEC21140A-dml.c"

/* pci_config.command.io.write */
static void  _DML_M_pci_config__command__io__write(DEC21140A_dml_t *_dev, uint64 enable)
#line 529 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (1)
    {
        #line 531 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 137, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == enable))
        #line 531 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 137, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), enable);
            #line 485 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "I/O");
            {
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 3, 0, 1};
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    uint32 _num = _list.num / __each_in_expr.array_size;
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    uint32 _start = _num * __each_in_expr.array_idx;
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    {
                        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                        base_address v896_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                        if (VTABLE_PARAM(UPCAST(v896_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v896_reg, base_address, map_params), struct _map_params, map_type), "I/O") == 0LL)
                        #line 487 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                        {
                            #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v896_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL)
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v896_reg);
                            #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v896_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_1") == 0LL)
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v896_reg);
                            #line 492 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                            if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v896_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL)
                            CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v896_reg);
                        }
                        #line 6435 "DEC21140A-dml.c"
                    }
                    #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                }
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            }
            #line 534 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 531 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 536 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 536 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6449 "DEC21140A-dml.c"

/* pci_config.command.id.write */
static void  _DML_M_pci_config__command__id__write(DEC21140A_dml_t *_dev, uint64 value)
#line 561 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (1)
    {
        #line 563 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 136, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == value))
        #line 563 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            if (value == 1LL)
            #line 566 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _DML_M_pci_lower_all_pins(_dev);
            #line 568 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 136, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._set), value);
        }
        #line 563 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 571 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 571 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6473 "DEC21140A-dml.c"

/* pci_config.class_code.write */
static void  _DML_M_pci_config__class_code__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__class_code__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static8_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.class_code (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 134, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static8_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__class_code__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6496 "DEC21140A-dml.c"

/* pci_config.class_code.do_write */
static void  _DML_M_pci_config__class_code__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 134, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6506 "DEC21140A-dml.c"

/* pci_config.class_code.can_write */
static bool _DML_M_pci_config__class_code__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 134, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 6514 "DEC21140A-dml.c"

/* pci_config.cardbus_cis_ptr.write */
static void  _DML_M_pci_config__cardbus_cis_ptr__write(DEC21140A_dml_t *_dev, uint64 value)
#line 269 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!_DML_M_pci_config__cardbus_cis_ptr__can_write(_dev, value))
    #line 270 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_SPEC_VIOLATION((int64 )_dev->static9_log_level, _dev->pci_config._obj, _dml_loggroup_Register_Write, "Write to read-only register pci_config.cardbus_cis_ptr (value written = %#llx, contents = %#llx).", value, CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 129, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get)));
        #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->static9_log_level = (uint8 )2ULL;
            #line 275 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return;
    }
    _DML_M_pci_config__cardbus_cis_ptr__do_write(_dev, value);
    return;
    #line 279 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6537 "DEC21140A-dml.c"

/* pci_config.cardbus_cis_ptr.do_write */
static void  _DML_M_pci_config__cardbus_cis_ptr__do_write(DEC21140A_dml_t *_dev, uint64 value)
#line 266 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 129, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.set._set), value);
    return;
    #line 268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6547 "DEC21140A-dml.c"

/* pci_config.cardbus_cis_ptr.can_write */
static bool _DML_M_pci_config__cardbus_cis_ptr__can_write(DEC21140A_dml_t *_dev, uint64 value)
#line 263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write) {(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write), ((_identity_t) {.id = 129, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.get._get))) == value;
}
#line 6555 "DEC21140A-dml.c"

/* pci_config.bist.write */
static void  _DML_M_pci_config__bist__write(DEC21140A_dml_t *_dev, uint64 value)
#line 581 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!(value == 0LL))
    SIM_LOG_UNIMPLEMENTED(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "BIST is not implemented");
    return;
    #line 584 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6566 "DEC21140A-dml.c"

/* pci_config.bist.read_field */
static uint64 _DML_M_pci_config__bist__read_field(DEC21140A_dml_t *_dev, uint64 enabled_bits, void  *aux)
#line 406 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return 0ULL;
}
#line 6574 "DEC21140A-dml.c"

/* pci_config.bist.set */
static void  _DML_M_pci_config__bist__set(DEC21140A_dml_t *_dev, uint64 value)
#line 577 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!(value == 0LL))
    SIM_LOG_UNIMPLEMENTED(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "BIST is not implemented");
    return;
    #line 580 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6585 "DEC21140A-dml.c"

/* pci_config.base_address_5.ignore.write_field */
static void  _DML_M_pci_config__base_address_5__ignore__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6594 "DEC21140A-dml.c"

/* pci_config.base_address_4.ignore.write_field */
static void  _DML_M_pci_config__base_address_4__ignore__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6603 "DEC21140A-dml.c"

/* pci_config.base_address_3.ignore.write_field */
static void  _DML_M_pci_config__base_address_3__ignore__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6612 "DEC21140A-dml.c"

/* pci_config.base_address_2.ignore.write_field */
static void  _DML_M_pci_config__base_address_2__ignore__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6621 "DEC21140A-dml.c"

/* pci_config.base_address_1.type.write_field */
static void  _DML_M_pci_config__base_address_1__type__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6630 "DEC21140A-dml.c"

/* pci_config.base_address_1.type.set */
static void  _DML_M_pci_config__base_address_1__type__set(DEC21140A_dml_t *_dev, uint64 value)
#line 1139 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (value == 1LL || value == 3LL)
    #line 1140 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        SIM_LOG_SPEC_VIOLATION(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Setting pci_config.base_address_1.type to reserved value %lld ignored", value);
        #line 1144 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 1148 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(value == (CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write) {(&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write), ((_identity_t) {.id = 115, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field._get)))))
    #line 1148 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        SIM_LOG_SPEC_VIOLATION(1LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Unable to change type of 32-bit BAR.");
        #line 1151 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        return;
    }
    #line 1154 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    _DML_TM__set__set(_dev, ((_set) {(&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._set_field.set._set), ((_identity_t) {.id = 115, .encoded_index = 0})}), value);
    return;
    #line 1155 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6656 "DEC21140A-dml.c"

/* pci_config.base_address_1.s.write_field */
static void  _DML_M_pci_config__base_address_1__s__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6665 "DEC21140A-dml.c"

/* pci_config.base_address_1.p.write_field */
static void  _DML_M_pci_config__base_address_1__p__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6674 "DEC21140A-dml.c"

/* pci_config.base_address_1.base.write */
static void  _DML_M_pci_config__base_address_1__base__write(DEC21140A_dml_t *_dev, uint64 value)
#line 1120 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 112, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value))
    #line 1121 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 112, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 146, .encoded_index = 0})}), struct __pci_config_generic_command_reg, _mem), field, _get))) == 0LL))
        #line 1125 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), ((_identity_t) {.id = 116, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address));
        #line 1127 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    return;
    #line 1128 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6692 "DEC21140A-dml.c"

/* pci_config.base_address_1.base.read */
static uint64 _DML_M_pci_config__base_address_1__base__read(DEC21140A_dml_t *_dev)
#line 1108 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 1110 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    uint64 v933_value UNUSED  = 0LL;
    {
        #line 1111 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v933_value = CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32) {(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32), ((_identity_t) {.id = 116, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address));
        #line 1111 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 1113 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((field) {(&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field), ((_identity_t) {.id = 115, .encoded_index = 0})}), field, _get))) == 0LL)
    {
        #line 1114 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 *v935_tmp UNUSED  = &v933_value;
        #line 1114 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        *v935_tmp = (*v935_tmp) & (0xfffffffULL);
        #line 6712 "DEC21140A-dml.c"
    }
    #line 1116 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return v933_value;
    #line 1118 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6718 "DEC21140A-dml.c"

/* pci_config.base_address_0.update_mapping */
static void  _DML_M_pci_config__base_address_0__update_mapping(DEC21140A_dml_t *_dev)
#line 1182 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    CALL_TRAIT_METHOD0(base_address, remove_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__io_base_address) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address), ((_identity_t) {.id = 111, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, io_base_address.base_address));
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 146, .encoded_index = 0})}), struct __pci_config_generic_command_reg, _io), field, _get))) == 0LL) && (CALL_TRAIT_METHOD0(base_address, pci_mapping_enabled, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__io_base_address) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address), ((_identity_t) {.id = 111, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, io_base_address.base_address))))
    CALL_TRAIT_METHOD0(base_address, add_map, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__io_base_address) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address), ((_identity_t) {.id = 111, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, io_base_address.base_address));
    #line 1187 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1187 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6731 "DEC21140A-dml.c"

/* pci_config.base_address_0.s.write_field */
static void  _DML_M_pci_config__base_address_0__s__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6740 "DEC21140A-dml.c"

/* pci_config.base_address_0.p.write_field */
static void  _DML_M_pci_config__base_address_0__p__write_field(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bits, void  *aux)
#line 385 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 386 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 6749 "DEC21140A-dml.c"

/* pci_config.base_address_0.base.write */
static void  _DML_M_pci_config__base_address_0__base__write(DEC21140A_dml_t *_dev, uint64 value)
#line 1195 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 108, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._get))) == value))
    #line 1196 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write) {(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write), ((_identity_t) {.id = 108, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field._set), value);
        if (!((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(VTABLE_PARAM(((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 146, .encoded_index = 0})}), struct __pci_config_generic_command_reg, _io), field, _get))) == 0LL))
        #line 1200 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        _DML_M_pci_config__base_address_0__update_mapping(_dev);
        #line 1202 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    return;
    #line 1203 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6767 "DEC21140A-dml.c"

/* pci_config.base_address_0.base.read */
static uint64 _DML_M_pci_config__base_address_0__base__read(DEC21140A_dml_t *_dev)
#line 1192 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    return CALL_TRAIT_METHOD0(base_address, get_base, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__io_base_address) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address), ((_identity_t) {.id = 111, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, io_base_address.base_address));
}
#line 6775 "DEC21140A-dml.c"

/* pci_bus.set */
static void  _DML_M_pci_bus__set(DEC21140A_dml_t *_dev, conf_object_t *obj)
#line 220 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_M_pci_bus__legacy_before_set(_dev);
    if (!(_dev->pci_bus.obj == NULL))
    #line 222 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "disconnected from bus");
        _DML_M_pci_bus_disconnected(_dev);
    }
    _DML_TM_connect__set(_dev, ((_connect) {(&_tr_pci_bus__connect), ((_identity_t) {.id = 106, .encoded_index = 0})}), obj);
    #line 237 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (!(obj == NULL))
    _DML_M_pci_bus_connected(_dev);
    #line 240 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 240 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6796 "DEC21140A-dml.c"

/* pci_bus_connected */
static void  _DML_M_pci_bus_connected(DEC21140A_dml_t *_dev)
#line 196 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "connected to bus");
    return;
    #line 198 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6806 "DEC21140A-dml.c"

/* pci_bus_disconnected */
static void  _DML_M_pci_bus_disconnected(DEC21140A_dml_t *_dev)
#line 200 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_M_pci_config__bus_reset(_dev);
    return;
    #line 202 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6816 "DEC21140A-dml.c"

/* pci_config.bus_reset */
static void  _DML_M_pci_config__bus_reset(DEC21140A_dml_t *_dev)
#line 508 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    SIM_LOG_INFO(2LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Bus reset");
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&_tr__dev__sreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), sreset, _soft_reset));
    _DML_M_pci_config__update_all_mappings(_dev);
    _DML_M_pci_config__secondary_bus_reset(_dev);
    return;
    #line 513 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6829 "DEC21140A-dml.c"

/* pci_config.secondary_bus_reset */
static void  _DML_M_pci_config__secondary_bus_reset(DEC21140A_dml_t *_dev)
#line 515 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 517 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 517 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6839 "DEC21140A-dml.c"

/* pci_config.update_all_mappings */
static void  _DML_M_pci_config__update_all_mappings(DEC21140A_dml_t *_dev)
#line 503 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 485 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "I/O");
    {
        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 3, 0, 1};
        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            {
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                base_address v954_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (VTABLE_PARAM(UPCAST(v954_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v954_reg, base_address, map_params), struct _map_params, map_type), "I/O") == 0LL)
                #line 487 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                {
                    #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v954_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL)
                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v954_reg);
                    #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v954_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_1") == 0LL)
                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v954_reg);
                    #line 492 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v954_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL)
                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v954_reg);
                }
                #line 6877 "DEC21140A-dml.c"
            }
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 485 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(3LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Updating %s mappings", "memory");
    {
        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__base_address__in__pci_config, 3, 0, 1};
        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _vtable_list_t _list = _each__base_address[__each_in_expr.base_idx + _outer_idx];
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            {
                #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                base_address v962_reg UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if (VTABLE_PARAM(UPCAST(v962_reg, base_address, _register), struct __register, mapped) && (int64 )strcmp(VTABLE_PARAM(UPCAST(v962_reg, base_address, map_params), struct _map_params, map_type), "memory") == 0LL)
                #line 487 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                {
                    #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v962_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_0") == 0LL)
                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v962_reg);
                    #line 489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v962_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "base_address_1") == 0LL)
                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v962_reg);
                    #line 492 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                    if ((int64 )strcmp(VTABLE_PARAM(UPCAST(v962_reg, base_address, _register._conf_attribute.object.name), struct _name, name), "expansion_rom_base") == 0LL)
                    CALL_TRAIT_METHOD0(base_address, update_mapping, _dev, v962_reg);
                }
                #line 6915 "DEC21140A-dml.c"
            }
            #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 486 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 506 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 506 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6925 "DEC21140A-dml.c"

/* pci_bus.legacy_before_set */
static void  _DML_M_pci_bus__legacy_before_set(DEC21140A_dml_t *_dev)
#line 214 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 218 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 218 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 6935 "DEC21140A-dml.c"

/* is_pcie_device.get */
static attr_value_t _DML_M_is_pcie_device__get(DEC21140A_dml_t *_dev)
#line 109 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    attr_value_t v970_value UNUSED ;
    #line 110 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    memset((void *)&v970_value, 0, sizeof(attr_value_t ));
    {
        #line 111 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v970_value = SIM_make_attr_boolean(0);
        #line 111 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    return v970_value;
}
#line 6951 "DEC21140A-dml.c"

/* csr.transaction_access */
static exception_type_t _DML_M_csr__transaction_access(DEC21140A_dml_t *_dev, transaction_t *t, uint64 offset, void  *aux)
#line 2616 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    SIM_LOG_ERROR(_dev->csr._obj, 0LL, "call to transaction_access in io_memory-based bank %s", _DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)));
    #line 2619 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x407LL;
}
#line 6961 "DEC21140A-dml.c"

/* csr.csr9.write_register */
static void  _DML_M_csr__csr9__write_register(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 485 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 86, .encoded_index = 0})}), value, enabled_bytes, aux);
    #line 488 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    if ((int64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 11ULL)) & (1ULL)) & (1ULL))) == 1LL && ((int64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 13ULL)) & (1ULL)) & (1ULL))) == 1LL || (int64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 14ULL)) & (1ULL)) & (1ULL))) == 1LL))
    #line 488 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 490 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        ((microwire_interface_t const *)_dev->serial_eeprom.microwire.val)->set_di(_dev->serial_eeprom.obj, (int32 )((uint8 )((((uint64 )(DML_shr((int64 )((uint8 )((DML_shru(_dev->csr.csr9.val, 0ULL)) & (255ULL))), 2LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 490))) & (1ULL)) & (1ULL))));
        ((microwire_interface_t const *)_dev->serial_eeprom.microwire.val)->set_sk(_dev->serial_eeprom.obj, (int32 )((uint8 )((((uint64 )(DML_shr((int64 )((uint8 )((DML_shru(_dev->csr.csr9.val, 0ULL)) & (255ULL))), 1LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 491))) & (1ULL)) & (1ULL))));
        ((microwire_interface_t const *)_dev->serial_eeprom.microwire.val)->set_cs(_dev->serial_eeprom.obj, (int32 )((uint8 )((((uint64 )(DML_shr((int64 )((uint8 )((DML_shru(_dev->csr.csr9.val, 0ULL)) & (255ULL))), 0LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 492))) & (1ULL)) & (1ULL))));
    }
    return;
    #line 494 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 6980 "DEC21140A-dml.c"

/* csr.csr9.mii.write */
static void  _DML_M_csr__csr9__mii__write(DEC21140A_dml_t *_dev, uint64 value)
#line 474 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    {
        #line 475 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr9.val = DML_combine_bits(_dev->csr.csr9.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (15ULL)) & (15ULL))), 16LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 475)), 0xf0000ULL);
        #line 475 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    #line 478 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 478 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr9.val = DML_combine_bits(_dev->csr.csr9.val, DML_shlu(DML_combine_bits((uint64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 16ULL)) & (15ULL)) & (15ULL))), (uint64 )(DML_shl((int64 )((uint8 )((((int64 )((mii_management_interface_t const *)_dev->mii_bus.mii_management.val)->serial_access(_dev->mii_bus.obj, (int32 )((uint8 )((((uint64 )(DML_shr((int64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 16ULL)) & (15ULL)) & (15ULL))), 1LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 479))) & (1ULL)) & (1ULL))), (int32 )((uint8 )((((uint64 )(DML_shr((int64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 16ULL)) & (15ULL)) & (15ULL))), 0LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 480))) & (1ULL)) & (1ULL))))) & (1LL)) & (1LL))), 3LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 478)), 8ULL), 16ULL), 0xf0000ULL);
        #line 478 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    #line 481 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    return;
    #line 481 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 7001 "DEC21140A-dml.c"

/* csr.csr9.mii.read */
static uint64 _DML_M_csr__csr9__mii__read(DEC21140A_dml_t *_dev)
#line 470 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    return (uint64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 16ULL)) & (15ULL)) & (15ULL)));
}
#line 7009 "DEC21140A-dml.c"

/* csr.csr9.data.read */
static uint64 _DML_M_csr__csr9__data__read(DEC21140A_dml_t *_dev)
#line 451 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((int64 )((uint8 )(((DML_shru(_dev->csr.csr9.val, 11ULL)) & (1ULL)) & (1ULL))) == 1LL)
    {
        #line 453 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr9.val = DML_combine_bits(_dev->csr.csr9.val, DML_shlu(DML_combine_bits((uint64 )((uint8 )((DML_shru(_dev->csr.csr9.val, 0ULL)) & (255ULL))), (uint64 )(DML_shl((int64 )((uint8 )((((int64 )((microwire_interface_t const *)_dev->serial_eeprom.microwire.val)->get_do(_dev->serial_eeprom.obj)) & (1LL)) & (1LL))), 3LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 453)), 8ULL), 0ULL), 255ULL);
        #line 453 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return (uint64 )((uint8 )((DML_shru(_dev->csr.csr9.val, 0ULL)) & (255ULL)));
}
#line 7023 "DEC21140A-dml.c"

/* csr.csr7.write_register */
static void  _DML_M_csr__csr7__write_register(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 433 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 70, .encoded_index = 0})}), value, enabled_bytes, aux);
    _DML_M_update_interrupts(_dev);
    return;
    #line 436 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 7034 "DEC21140A-dml.c"

/* update_interrupts */
static void  _DML_M_update_interrupts(DEC21140A_dml_t *_dev)
#line 206 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    #line 208 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if (!(((((int64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL)))) & (0x2faaLL)) & ((int64 )((uint16 )(((DML_shru(_dev->csr.csr7.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL))))) == 0LL))
    {
        #line 209 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, (uint64 )(DML_shl((int64 )((uint8 )((((1LL) & ((int64 )((uint8 )(((DML_shru(_dev->csr.csr7.val, 15ULL)) & (1ULL)) & (1ULL))))) & (1LL)) & (1LL))), 15LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 209)), 0x8000ULL);
        #line 209 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    else
    {
        #line 211 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, 0ULL, 0x8000ULL);
        #line 211 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 213 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if (!(((((int64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL)))) & (69LL)) & ((int64 )((uint16 )(((DML_shru(_dev->csr.csr7.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL))))) == 0LL))
    {
        #line 214 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, (uint64 )(DML_shl((int64 )((uint8 )((((1LL) & ((int64 )((uint8 )(((DML_shru(_dev->csr.csr7.val, 16ULL)) & (1ULL)) & (1ULL))))) & (1LL)) & (1LL))), 16LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 214)), 0x10000ULL);
        #line 214 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    else
    {
        #line 216 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, 0ULL, 0x10000ULL);
        #line 216 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 219 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if (!((((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 16ULL)) & (1ULL)) & (1ULL)))) | ((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 15ULL)) & (1ULL)) & (1ULL))))) == 0LL))
    _DML_M_pci_config__pci_raise_interrupt(_dev);
    else
    _DML_M_pci_config__pci_lower_interrupt(_dev);
    return;
    #line 223 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 7074 "DEC21140A-dml.c"

/* pci_config.pci_lower_interrupt */
static void  _DML_M_pci_config__pci_lower_interrupt(DEC21140A_dml_t *_dev)
#line 670 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_M_pci_lower_interrupt_pin(_dev, (int )(_dev->pci_config.interrupt_pin.val - 1ULL));
    return;
    #line 672 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 7084 "DEC21140A-dml.c"

/* pci_config.pci_raise_interrupt */
static void  _DML_M_pci_config__pci_raise_interrupt(DEC21140A_dml_t *_dev)
#line 666 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_M_pci_raise_interrupt_pin(_dev, (int )(_dev->pci_config.interrupt_pin.val - 1ULL));
    return;
    #line 668 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 7094 "DEC21140A-dml.c"

/* pci_raise_interrupt_pin */
static void  _DML_M_pci_raise_interrupt_pin(DEC21140A_dml_t *_dev, int pin)
#line 1470 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml", 1471, 0LL <= (int64 )pin && (int64 )pin < 4LL);
    #line 1473 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write) {(&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write), ((_identity_t) {.id = 169, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field._set), 1ULL);
    #line 1476 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    int v989_bridge_count UNUSED  = 0LL;
    {
        #line 446 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        uint64 v990_count UNUSED  = 0LL;
        #line 448 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 448 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v990_count = 0ULL;
            #line 448 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        v989_bridge_count = (int )v990_count;
        #line 449 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        goto exit9;
        #line 1477 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    exit9: ;
        #line 1477 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    if ((int64 )((uint8 )(((DML_shru(_dev->pci_config.interrupts.val, (uint64 )pin)) & (1ULL)) & (1ULL))) == 0LL && (int64 )v989_bridge_count == 0LL)
    #line 1480 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 1480 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 136, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == 0LL)
        #line 1480 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            if (_dev->pci_bus.obj == NULL)
            #line 1481 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            {
                SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to raise legacy interrupt with the PCI bus disconnected");
                #line 1484 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                return;
            }
            SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Raising interrupt pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
            #line 1488 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            ((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->raise_interrupt(_dev->pci_bus.obj, &_dev->obj, pin);
            {
                #line 1489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
                _dev->pci_config.interrupts.val = DML_combine_bits(_dev->pci_config.interrupts.val, (uint64 )(DML_shl(1LL, (int64 )pin, "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml", 1489)), DML_shlu(1ULL, (uint64 )pin));
                #line 1489 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            }
        }
        #line 1490 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        else
        SIM_LOG_INFO(3LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Interrupts disabled, no interrupt raised");
        #line 1480 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 1494 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_IRQ, "Signal already raised for pin %lld (%s)", (uint64 )pin, (irq_pin_name)[(int64 )pin]);
    #line 1498 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 1498 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 7156 "DEC21140A-dml.c"

/* csr.csr6.ttm.write */
static void  _DML_M_csr__csr6__ttm__write(DEC21140A_dml_t *_dev, uint64 value)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) || !((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL)) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 22ULL)) & (1ULL)) & (1ULL)))))
    #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx or Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "ttm");
    #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 22LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 242)), 0x400000ULL);
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 243 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 7174 "DEC21140A-dml.c"

/* csr.csr6.tr.write */
static void  _DML_M_csr__csr6__tr__write(DEC21140A_dml_t *_dev, uint64 value)
#line 212 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if (!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 14ULL)) & (3ULL)) & (3ULL)))))
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "tr");
    #line 217 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 217 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (3ULL)) & (3ULL))), 14LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 217)), 0xc000ULL);
        #line 217 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 218 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 7191 "DEC21140A-dml.c"

/* csr.csr6.st.write */
static void  _DML_M_csr__csr6__st__write(DEC21140A_dml_t *_dev, uint64 value)
#line 394 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((int64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 13ULL)) & (1ULL)) & (1ULL))) == 0LL && value == 1LL)
    #line 395 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        SIM_LOG_INFO(3LL, _dev->csr._obj, 0LL, "transmit process started");
        _DML_M_transmit(_dev);
    }
    #line 398 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    else
    #line 398 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    if ((int64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 13ULL)) & (1ULL)) & (1ULL))) == 1LL && value == 0LL)
    #line 398 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        int v1004_state UNUSED  = 0LL;
        {
            #line 400 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
            v1004_state = _DML_M_get_tx_state(_dev);
            #line 400 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        }
        #line 402 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        SIM_LOG_INFO(3LL, _dev->csr._obj, 0LL, "transmit process stopped");
        if ((int64 )v1004_state == 2LL && !(_dev->pending_frame == NULL))
        #line 403 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        {
            dbuffer_free(_dev->pending_frame);
            {
                #line 405 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
                _dev->pending_frame = NULL;
                #line 405 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
            }
        }
        _DML_M_set_tx_state(_dev, (int32 )0LL);
    }
    {
        #line 409 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 13LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 409)), 0x2000ULL);
        #line 409 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 410 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 7237 "DEC21140A-dml.c"

/* set_tx_state */
static void  _DML_M_set_tx_state(DEC21140A_dml_t *_dev, int state)
#line 273 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    if (!((int64 )state == (int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL)))))
    #line 274 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        {
            #line 275 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, (uint64 )(DML_shl((int64 )((uint8 )((((int64 )state) & (7LL)) & (7LL))), 20LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 275)), 0x700000ULL);
            #line 275 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        #line 277 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 0LL)
        #line 277 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Tx State: stopped");
            _DML_M_raise_interrupt(_dev, (int32 )1LL);
        }
        else
        #line 281 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 6LL)
        #line 281 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Tx State: suspended");
            _DML_M_lower_interrupt(_dev, (int32 )1LL);
        }
        else
        #line 285 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 2LL)
        #line 285 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Tx State: waiting");
            _DML_M_lower_interrupt(_dev, (int32 )2LL);
            _DML_M_lower_interrupt(_dev, (int32 )1LL);
        }
        else
        #line 290 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 1LL)
        #line 290 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Tx State: fetching");
            _DML_M_lower_interrupt(_dev, (int32 )2LL);
            _DML_M_lower_interrupt(_dev, (int32 )1LL);
        }
        else
        #line 295 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 3LL)
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Tx State: reading");
        #line 298 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        #line 298 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 7LL)
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Tx State: closing");
        #line 301 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    return;
    #line 302 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 7298 "DEC21140A-dml.c"

/* lower_interrupt */
static void  _DML_M_lower_interrupt(DEC21140A_dml_t *_dev, int bit)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL))), (int64 )bit, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 237))) & (1ULL)) & (1ULL))) == 1LL)
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "lower interrupt %lld", (uint64 )bit);
    {
        #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, DML_shlu(DML_combine_bits((uint64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL))), (uint64 )(DML_shl(0LL, (int64 )bit, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 239)), DML_shlu(1ULL, (uint64 )bit)), 0ULL), 0x3fffULL);
        #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    _DML_M_update_interrupts(_dev);
    return;
    #line 241 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 7315 "DEC21140A-dml.c"

/* raise_interrupt */
static void  _DML_M_raise_interrupt(DEC21140A_dml_t *_dev, int bit)
#line 227 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL))), (int64 )bit, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 228))) & (1ULL)) & (1ULL))) == 0LL)
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "raise interrupt %lld", (uint64 )bit);
    {
        #line 230 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, DML_shlu(DML_combine_bits((uint64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL))), (uint64 )(DML_shl(1LL, (int64 )bit, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 230)), DML_shlu(1ULL, (uint64 )bit)), 0ULL), 0x3fffULL);
        #line 230 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    _DML_M_update_interrupts(_dev);
    return;
    #line 232 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 7332 "DEC21140A-dml.c"

/* get_tx_state */
static int _DML_M_get_tx_state(DEC21140A_dml_t *_dev)
#line 304 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    return (int )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL)));
}
#line 7340 "DEC21140A-dml.c"

/* transmit */
static void  _DML_M_transmit(DEC21140A_dml_t *_dev)
#line 366 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    int v1023_result UNUSED  = 0LL;
    descriptor_t v1023_txd UNUSED ;
    #line 368 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    memset((void *)&v1023_txd, 0, sizeof(descriptor_t ));
    #line 370 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    SIM_LOG_INFO(3LL, &_dev->obj, 0LL, "transmit process running");
    #line 373 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    do
    #line 373 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        {
            #line 374 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1023_result = _DML_M_transmit_frame(_dev, &v1023_txd);
            #line 374 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        if ((int64 )v1023_result == 0LL || (int64 )v1023_result == 3LL)
        #line 375 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            _DML_M_compute_next_tx_descriptor(_dev, &v1023_txd);
            _DML_M_set_tx_state(_dev, (int32 )2LL);
        }
    }
    #line 379 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    while ((int64 )v1023_result == 0LL);
    return;
    #line 380 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 7373 "DEC21140A-dml.c"

/* compute_next_tx_descriptor */
static void  _DML_M_compute_next_tx_descriptor(DEC21140A_dml_t *_dev, descriptor_t *txd)
#line 127 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 25LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 128))) & (1ULL)) & (1ULL))) == 1LL)
    #line 128 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 130 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "end of ring, starting again at 0x%llx", _dev->csr.csr4.val);
        {
            #line 131 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.current_tx_address.val = _dev->csr.csr4.val;
            #line 131 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
    }
    #line 132 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    else
    #line 132 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 24LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 132))) & (1ULL)) & (1ULL))) == 1LL)
    #line 132 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 134 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "chained descriptor, next address is 0x%llx", (uint64 )txd->buf2);
        #line 136 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            #line 136 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.current_tx_address.val = (uint64 )txd->buf2;
            #line 136 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
    }
    #line 137 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    else
    #line 137 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 139 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        uint32 v1032_new_address UNUSED  = (uint32 )((_dev->csr.current_tx_address.val + 16ULL) + 4ULL * (uint64 )((uint8 )(((DML_shru(_dev->csr.csr0.val, 2ULL)) & (31ULL)) & (31ULL))));
        #line 141 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "next ring descriptor is 0x%llx", (uint64 )v1032_new_address);
        {
            #line 142 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.current_tx_address.val = (uint64 )v1032_new_address;
            #line 142 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
    }
    return;
    #line 144 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 7422 "DEC21140A-dml.c"

/* transmit_frame */
static int _DML_M_transmit_frame(DEC21140A_dml_t *_dev, descriptor_t *txd)
#line 384 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    int v1034_result UNUSED  = 0LL;
    dbuffer_t *v1034_frame UNUSED  = NULL;
    int v1034_buffer_size UNUSED  = 0LL;
    exception_type_t v1034_ex UNUSED  = 0LL;
    #line 391 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    _DML_M_set_tx_state(_dev, (int32 )1LL);
    {
        #line 392 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1034_ex = _DML_M_read_descriptor(_dev, txd, (uint32 )_dev->csr.current_tx_address.val);
        #line 392 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    if (!((int64 )v1034_ex == 0x401LL))
    #line 393 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not read descriptor at address 0x%llx", _dev->csr.current_tx_address.val);
        #line 396 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _DML_M_set_tx_state(_dev, (int32 )6LL);
        _DML_M_raise_interrupt(_dev, (int32 )2LL);
        #line 399 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        return (int32 )2LL;
    }
    #line 402 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "new transmit descriptor fetched: 0x%llx, 0x%llx, 0x%llx, 0x%llx", (uint64 )txd->status, (uint64 )txd->bc, (uint64 )txd->buf1, (uint64 )txd->buf2);
    #line 407 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->status, 31LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 407))) & (1ULL)) & (1ULL))) == 0LL)
    #line 407 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 409 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(2LL, &_dev->obj, 0LL, "transmit buffer unavailable");
        _DML_M_set_tx_state(_dev, (int32 )6LL);
        _DML_M_raise_interrupt(_dev, (int32 )2LL);
        return (int32 )2LL;
    }
    #line 416 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 27LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 416))) & (1ULL)) & (1ULL))) == 1LL)
    #line 416 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 418 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _DML_M_set_tx_state(_dev, (int32 )5LL);
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "received setup frame");
        #line 421 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if (!((int64 )((uint16 )((((uint64 )(DML_shr((int64 )txd->bc, 0LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 421))) & (0x7ffULL)) & (0x7ffULL))) == 192LL))
        #line 421 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            #line 423 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "setup frame is not 192 bytes long");
            _DML_M_set_tx_state(_dev, (int32 )6LL);
            _DML_M_raise_interrupt(_dev, (int32 )2LL);
            return (int32 )2LL;
        }
        #line 429 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 31LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 429))) & (1ULL)) & (1ULL))))
        _DML_M_raise_interrupt(_dev, (int32 )0LL);
        {
            #line 431 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            txd->status = (uint32 )0x7fffffffULL;
            #line 431 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        {
            #line 432 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_ex = _DML_M_write_descriptor(_dev, txd, (uint32 )_dev->csr.current_tx_address.val);
            #line 432 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        if (!((int64 )v1034_ex == 0x401LL))
        #line 433 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not write descriptor at address 0x%llx", _dev->csr.current_tx_address.val);
            #line 437 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _DML_M_set_tx_state(_dev, (int32 )6LL);
            _DML_M_raise_interrupt(_dev, (int32 )2LL);
            {
                #line 439 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                v1034_result = (int32 )2LL;
                #line 439 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
        }
        #line 440 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        {
            #line 441 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_result = (int32 )0LL;
            #line 441 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        #line 443 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        return v1034_result;
    }
    #line 447 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if (((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 29LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 447))) & (1ULL)) & (1ULL))) == 0LL && (int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 30LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 448))) & (1ULL)) & (1ULL))) == 0LL) && (int64 )txd->buf1 == 0LL)
    #line 449 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 451 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "got empty frame");
        {
            #line 452 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            txd->status = (uint32 )0x7fffffffULL;
            #line 452 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        {
            #line 453 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_ex = _DML_M_write_descriptor(_dev, txd, (uint32 )_dev->csr.current_tx_address.val);
            #line 453 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        if (!((int64 )v1034_ex == 0x401LL))
        #line 454 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not write descriptor at address 0x%llx", _dev->csr.current_tx_address.val);
            #line 458 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _DML_M_set_tx_state(_dev, (int32 )6LL);
            _DML_M_raise_interrupt(_dev, (int32 )2LL);
            {
                #line 460 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                v1034_result = (int32 )2LL;
                #line 460 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
        }
        #line 461 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        {
            #line 462 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_result = (int32 )0LL;
            #line 462 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        #line 464 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        return v1034_result;
    }
    #line 468 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 29LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 468))) & (1ULL)) & (1ULL))) == 0LL)
    #line 468 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 470 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "fetching a frame with first frame bit not set");
        #line 472 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            #line 472 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            txd->status = (uint32 )0x7fffffffULL;
            #line 472 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        {
            #line 473 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_ex = _DML_M_write_descriptor(_dev, txd, (uint32 )_dev->csr.current_tx_address.val);
            #line 473 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        if (!((int64 )v1034_ex == 0x401LL))
        #line 474 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not write descriptor at address 0x%llx", _dev->csr.current_tx_address.val);
            #line 478 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _DML_M_set_tx_state(_dev, (int32 )6LL);
            _DML_M_raise_interrupt(_dev, (int32 )2LL);
            {
                #line 480 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                v1034_result = (int32 )2LL;
                #line 480 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
        }
        #line 481 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        {
            #line 482 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_result = (int32 )0LL;
            #line 482 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        #line 484 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        return v1034_result;
    }
    #line 489 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 489 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1034_frame = new_dbuffer();
        #line 489 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 491 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    while (1)
    #line 491 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        _DML_M_set_tx_state(_dev, (int32 )3LL);
        #line 495 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            #line 495 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_buffer_size = (int )((uint16 )((((uint64 )(DML_shr((int64 )txd->bc, 0LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 495))) & (0x7ffULL)) & (0x7ffULL)));
            #line 495 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        if (0LL < (int64 )v1034_buffer_size)
        {
            #line 497 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_ex = _DML_M_pci_data_from_memory(_dev, (int32 )2LL, dbuffer_append(v1034_frame, v1034_buffer_size), (uint64 )txd->buf1, (uint64 )v1034_buffer_size);
            #line 497 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        #line 503 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 24LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 503))) & (1ULL)) & (1ULL))) == 0LL)
        #line 503 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            {
                #line 504 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                v1034_buffer_size = (int )((uint16 )((((uint64 )(DML_shr((int64 )txd->bc, 11LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 504))) & (0x7ffULL)) & (0x7ffULL)));
                #line 504 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
            if (0LL < (int64 )v1034_buffer_size)
            {
                #line 506 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                v1034_ex = _DML_M_pci_data_from_memory(_dev, (int32 )2LL, dbuffer_append(v1034_frame, v1034_buffer_size), (uint64 )txd->buf2, (uint64 )v1034_buffer_size);
                #line 506 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
            #line 510 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        #line 513 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _DML_M_set_tx_state(_dev, (int32 )7LL);
        {
            #line 514 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            txd->status = DML_combine_bits((uint64 )txd->status, 0ULL, 0xffffULL);
            #line 514 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        {
            #line 515 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            txd->status = DML_combine_bits((uint64 )txd->status, 0ULL, 0x80000000ULL);
            #line 515 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        {
            #line 516 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            v1034_ex = _DML_M_write_descriptor(_dev, txd, (uint32 )_dev->csr.current_tx_address.val);
            #line 516 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        if (!((int64 )v1034_ex == 0x401LL))
        #line 517 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not write descriptor at address 0x%llx", _dev->csr.current_tx_address.val);
            #line 521 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _DML_M_set_tx_state(_dev, (int32 )6LL);
            _DML_M_raise_interrupt(_dev, (int32 )2LL);
            dbuffer_free(v1034_frame);
            return (int32 )2LL;
        }
        #line 528 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 30LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 528))) & (1ULL)) & (1ULL))) == 1LL)
        #line 528 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            #line 530 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            if ((uint64 )dbuffer_len(v1034_frame) < 60LL)
            #line 532 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            dbuffer_append_value(v1034_frame, (int32 )0LL, 64ULL - (uint64 )dbuffer_len(v1034_frame));
            else
            dbuffer_append_value(v1034_frame, (int32 )0LL, 4LL);
            #line 537 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            if (!((int64 )((ieee_802_3_phy_v2_interface_t const *)_dev->phy.ieee_802_3_phy_v2.val)->check_tx_bandwidth(_dev->phy.obj) == 0LL))
            #line 537 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            {
                SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "bandwidth available, sending now");
                {
                    #line 539 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                    v1034_result = ((ieee_802_3_phy_v2_interface_t const *)_dev->phy.ieee_802_3_phy_v2.val)->send_frame(_dev->phy.obj, v1034_frame, (int32 )1LL);
                    #line 539 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                }
                dbuffer_free(v1034_frame);
                #line 543 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                DML_ASSERT("/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 543, !((int64 )v1034_result == -1LL));
                if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 31LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 544))) & (1ULL)) & (1ULL))) == 1LL)
                _DML_M_raise_interrupt(_dev, (int32 )0LL);
                {
                    #line 546 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                    v1034_result = (int32 )0LL;
                    #line 546 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                }
            }
            #line 547 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            else
            #line 547 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            {
                SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "bandwidth not available, sending later");
                {
                    #line 549 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                    _dev->pending_tx_interrupt = (int )((uint8 )((((uint64 )(DML_shr((int64 )txd->bc, 31LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 549))) & (1ULL)) & (1ULL)));
                    #line 549 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                }
                {
                    #line 550 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                    _dev->pending_frame = v1034_frame;
                    #line 550 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                }
                {
                    #line 551 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                    v1034_result = (int32 )3LL;
                    #line 551 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                }
            }
            #line 554 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            return v1034_result;
        }
        #line 555 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        #line 555 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            _DML_M_compute_next_tx_descriptor(_dev, txd);
            #line 559 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _DML_M_set_tx_state(_dev, (int32 )1LL);
            {
                #line 560 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                v1034_ex = _DML_M_read_descriptor(_dev, txd, (uint32 )_dev->csr.current_tx_address.val);
                #line 560 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
            if (!((int64 )v1034_ex == 0x401LL))
            #line 561 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            {
                SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not read descriptor at address 0x%llx", _dev->csr.current_tx_address.val);
                #line 565 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                _DML_M_set_tx_state(_dev, (int32 )6LL);
                _DML_M_raise_interrupt(_dev, (int32 )2LL);
                dbuffer_free(v1034_frame);
                return (int32 )2LL;
            }
        }
    }
    return v1034_result;
}
#line 7741 "DEC21140A-dml.c"

/* pci_data_from_memory */
static exception_type_t _DML_M_pci_data_from_memory(DEC21140A_dml_t *_dev, addr_space_t space, void  *buffer, uint64 address, uint64 size)
#line 1263 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    exception_type_t v1082_ex UNUSED  = 0LL;
    if (_dev->pci_bus.obj == NULL)
    #line 1265 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to perform DMA read with the PCI bus disconnected");
        #line 1268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1082_ex = (int32 )0x407LL;
            #line 1268 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return v1082_ex;
    }
    #line 1272 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 138, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == 0LL && !((int64 )space == 0LL))
    {
        SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_PCI_DMA, "trying to access PCI bus, but Bus Master Enable bit in Command register is not set");
        #line 1277 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1277 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1082_ex = (int32 )0x407LL;
            #line 1277 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return v1082_ex;
    }
    #line 1281 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_DMA, "reading %lld bytes from %s %s space", size, "PCI", (int64 )space == 2LL ? "memory" : ((int64 )space == 0LL ? "config" : "io"));
    #line 1291 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (0)
    #line 1291 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        _DML_M_pci_config__bus_address__update(_dev);
        int v1087_rid UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__unmapped) {(&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped), ((_identity_t) {.id = 126, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.get._get));
        #line 1301 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1301 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1087_rid = (int32 )0LL;
            #line 1301 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        buffer_t v1087_buf UNUSED ;
        #line 1302 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        memset((void *)&v1087_buf, 0, sizeof(buffer_t ));
        {
            #line 1303 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1087_buf.data = buffer;
            #line 1303 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1304 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1087_buf.len = size;
            #line 1304 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1305 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1082_ex = ((pci_upstream_operation_interface_t const *)_dev->pci_bus.pci_upstream_operation.val)->read(_dev->pci_bus.obj, &_dev->obj, (uint16 )v1087_rid, space, address, v1087_buf);
            #line 1305 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
    }
    #line 1306 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 1306 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 1308 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        pci_memory_transaction_t v1092_trans UNUSED ;
        #line 1308 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        memset((void *)&v1092_trans, 0, sizeof(pci_memory_transaction_t ));
        map_info_t v1092_info UNUSED ;
        #line 1309 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        memset((void *)&v1092_info, 0, sizeof(map_info_t ));
        SIM_set_mem_op_physical_address(&v1092_trans._internal_s, address);
        SIM_set_mem_op_type(&v1092_trans._internal_s, (int32 )0LL);
        {
            #line 1312 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1092_trans._internal_s.size = (uint32 )size;
            #line 1312 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1313 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1092_trans._internal_s.block_STC = (uint8 )1ULL;
            #line 1313 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1314 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1092_trans._internal_s.may_stall = (uint8 )0ULL;
            #line 1314 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 1316 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_set_mem_op_initiator(&v1092_trans._internal_s, (int32 )0x2010LL, &_dev->obj);
        {
            #line 1317 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1092_trans._internal_s.real_address = buffer;
            #line 1317 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        _DML_M_pci_config__bus_address__update(_dev);
        {
            #line 1319 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1092_trans._internal_bus_address = (int )_dev->pci_config.bus_address.val;
            #line 1319 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1320 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1092_info.function = space;
            #line 1320 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        _DML_M__set_tlp_prefix(_dev, &v1092_trans);
        {
            #line 1322 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1082_ex = ((io_memory_interface_t const *)_dev->pci_bus.io_memory.val)->operation(_dev->pci_bus.obj, &v1092_trans._internal_s, v1092_info);
            #line 1322 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
    }
    #line 1325 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if ((int64 )v1082_ex == 0x407LL)
    #line 1325 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 1327 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_DMA, "Master Abort received");
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears) {(&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), ((_identity_t) {.id = 173, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field._set), 1ULL);
    }
    #line 1329 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 1329 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if ((int64 )v1082_ex == 0x408LL)
    #line 1329 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 1331 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_DMA, "Target Abort received");
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears) {(&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), ((_identity_t) {.id = 174, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field._set), 1ULL);
    }
    #line 1333 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 1333 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((int64 )v1082_ex == 0x401LL))
    SIM_LOG_ERROR(&_dev->obj, _dml_loggroup_PCI_DMA, "Unknown exception received on PCI bus: %s (%lld)", SIM_describe_pseudo_exception(v1082_ex), (uint64 )v1082_ex);
    #line 1337 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_DMA, "Reading %lld bytes from address 0x%llx", size, address);
    #line 1341 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return v1082_ex;
}
#line 7887 "DEC21140A-dml.c"

/* _set_tlp_prefix */
static void  _DML_M__set_tlp_prefix(DEC21140A_dml_t *_dev, pci_memory_transaction_t *trans)
#line 1254 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    if (0)
    #line 1255 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        VT_set_pci_mem_op_tlp_prefix(trans, _dev->_tlp_prefix);
        {
            #line 1257 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->_tlp_prefix = (uint32 )0ULL;
            #line 1257 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
    }
    return;
    #line 1259 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 7906 "DEC21140A-dml.c"

/* pci_config.bus_address.update */
static void  _DML_M_pci_config__bus_address__update(DEC21140A_dml_t *_dev)
#line 457 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    #line 459 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (_dev->pci_config.bus_address.val == 0xffffffffLL)
    {
        #line 460 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (!(_dev->pci_bus.obj == NULL))
        {
            #line 461 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            _dev->pci_config.bus_address.val = (uint64 )((pci_bus_interface_t const *)_dev->pci_bus.pci_bus.val)->get_bus_address(_dev->pci_bus.obj, &_dev->obj);
            #line 461 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        else
        SIM_LOG_INFO(2LL, _dev->pci_config._obj, _dml_loggroup_PCI_config, "Trying to access bus_address with the PCI bus disconnected");
        #line 460 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 467 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return;
    #line 467 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 7930 "DEC21140A-dml.c"

/* write_descriptor */
static exception_type_t _DML_M_write_descriptor(DEC21140A_dml_t *_dev, descriptor_t *desc, uint32 addr)
#line 103 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    exception_type_t v1110_ex UNUSED  = 0LL;
    uint32 v1110_i UNUSED  = 0LL;
    descriptor_t v1110_desc_tmp UNUSED ;
    #line 106 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    memset((void *)&v1110_desc_tmp, 0, sizeof(descriptor_t ));
    uint32 *v1110_desc_tmp_data UNUSED  = NULL;
    uint32 *v1110_desc_data UNUSED  = (uint32 *)desc;
    #line 111 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 111 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1110_desc_tmp_data = (uint32 *)&v1110_desc_tmp;
        #line 111 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    {
        #line 112 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1110_i = (uint32 )0ULL;
        #line 112 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 112 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    for (; DML_lt_iu((int64 )v1110_i, DML_divu((uint64 )sizeof(descriptor_t ), 4ULL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 112)); (int64 )(v1110_i)++)
    if ((int64 )((uint8 )(((DML_shru(_dev->csr.csr0.val, 20ULL)) & (1ULL)) & (1ULL))) == 1LL)
    STORE_BE32(&v1110_desc_tmp_data[(int64 )v1110_i], v1110_desc_data[(int64 )v1110_i]);
    else
    STORE_LE32(&v1110_desc_tmp_data[(int64 )v1110_i], v1110_desc_data[(int64 )v1110_i]);
    #line 119 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "writing a descriptor at address 0x%llx", (uint64 )addr);
    {
        #line 120 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1110_ex = _DML_M_pci_data_to_memory(_dev, (int32 )2LL, (void  *)&v1110_desc_tmp, (uint64 )addr, (uint64 )sizeof(descriptor_t ));
        #line 120 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 122 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    return v1110_ex;
}
#line 7970 "DEC21140A-dml.c"

/* pci_data_to_memory */
static exception_type_t _DML_M_pci_data_to_memory(DEC21140A_dml_t *_dev, addr_space_t space, void const  *buffer, uint64 address, uint64 size)
#line 1360 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    exception_type_t v1116_ex UNUSED  = 0LL;
    if (_dev->pci_bus.obj == NULL)
    #line 1362 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_config, "Attempt to perform DMA write with the PCI bus disconnected");
        #line 1365 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1365 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1116_ex = (int32 )0x407LL;
            #line 1365 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return v1116_ex;
    }
    #line 1369 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if ((CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write) {(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write), ((_identity_t) {.id = 138, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field._get))) == 0LL && !((int64 )space == 0LL))
    {
        SIM_LOG_SPEC_VIOLATION(1LL, &_dev->obj, _dml_loggroup_PCI_DMA, "trying to access PCI bus, but Bus Master Enable bit in Command register is not set");
        #line 1374 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1374 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1116_ex = (int32 )0x407LL;
            #line 1374 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        return v1116_ex;
    }
    #line 1378 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_DMA, "writing %lld bytes to %s %s space", size, "PCI", (int64 )space == 2LL ? "memory" : ((int64 )space == 0LL ? "config" : "io"));
    #line 1388 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (0)
    #line 1388 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        _DML_M_pci_config__bus_address__update(_dev);
        int v1121_rid UNUSED  = CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset__unmapped) {(&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped), ((_identity_t) {.id = 126, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.get._get));
        #line 1398 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 1398 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1121_rid = (int32 )0LL;
            #line 1398 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        bytes_t v1121_buf UNUSED ;
        #line 1399 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        memset((void *)&v1121_buf, 0, sizeof(bytes_t ));
        {
            #line 1400 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1121_buf.data = buffer;
            #line 1400 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1401 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1121_buf.len = size;
            #line 1401 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1402 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1116_ex = ((pci_upstream_operation_interface_t const *)_dev->pci_bus.pci_upstream_operation.val)->write(_dev->pci_bus.obj, &_dev->obj, (uint16 )v1121_rid, space, address, v1121_buf);
            #line 1402 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
    }
    #line 1403 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 1403 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 1405 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        pci_memory_transaction_t v1126_trans UNUSED ;
        #line 1405 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        memset((void *)&v1126_trans, 0, sizeof(pci_memory_transaction_t ));
        map_info_t v1126_info UNUSED ;
        #line 1406 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        memset((void *)&v1126_info, 0, sizeof(map_info_t ));
        SIM_set_mem_op_physical_address(&v1126_trans._internal_s, address);
        SIM_set_mem_op_type(&v1126_trans._internal_s, Sim_Trans_Store);
        {
            #line 1409 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1126_trans._internal_s.size = (uint32 )size;
            #line 1409 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1410 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1126_trans._internal_s.block_STC = (uint8 )1ULL;
            #line 1410 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1411 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1126_trans._internal_s.may_stall = (uint8 )0ULL;
            #line 1411 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 1413 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_set_mem_op_initiator(&v1126_trans._internal_s, (int32 )0x2010LL, &_dev->obj);
        {
            #line 1414 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1126_trans._internal_s.real_address = (void  *)buffer;
            #line 1414 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        _DML_M_pci_config__bus_address__update(_dev);
        {
            #line 1416 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1126_trans._internal_bus_address = (int )_dev->pci_config.bus_address.val;
            #line 1416 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        {
            #line 1417 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1126_info.function = space;
            #line 1417 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        _DML_M__set_tlp_prefix(_dev, &v1126_trans);
        {
            #line 1419 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1116_ex = ((io_memory_interface_t const *)_dev->pci_bus.io_memory.val)->operation(_dev->pci_bus.obj, &v1126_trans._internal_s, v1126_info);
            #line 1419 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
    }
    #line 1422 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if ((int64 )v1116_ex == 0x407LL)
    #line 1422 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 1424 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_DMA, "Master Abort received");
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears) {(&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), ((_identity_t) {.id = 173, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field._set), 1ULL);
    }
    #line 1426 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 1426 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if ((int64 )v1116_ex == 0x408LL)
    #line 1426 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 1428 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_LOG_INFO(2LL, &_dev->obj, _dml_loggroup_PCI_DMA, "Target Abort received");
        CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(((__implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears) {(&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears), ((_identity_t) {.id = 174, .encoded_index = 0})}), __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field._set), 1ULL);
    }
    #line 1430 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    #line 1430 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    if (!((int64 )v1116_ex == 0x401LL))
    SIM_LOG_ERROR(&_dev->obj, _dml_loggroup_PCI_DMA, "Unknown exception received on PCI bus: %s (%lld)", SIM_describe_pseudo_exception(v1116_ex), (uint64 )v1116_ex);
    #line 1434 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    else
    SIM_LOG_INFO(4LL, &_dev->obj, _dml_loggroup_PCI_DMA, "Writing %lld bytes to address 0x%llx", size, address);
    #line 1438 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    return v1116_ex;
}
#line 8116 "DEC21140A-dml.c"

/* read_descriptor */
static exception_type_t _DML_M_read_descriptor(DEC21140A_dml_t *_dev, descriptor_t *desc, uint32 addr)
#line 81 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    exception_type_t v1138_ex UNUSED  = 0LL;
    uint32 v1138_i UNUSED  = 0LL;
    uint32 *v1138_desc_data UNUSED  = (uint32 *)desc;
    #line 86 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "fetching a descriptor at address 0x%llx", (uint64 )addr);
    {
        #line 87 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1138_ex = _DML_M_pci_data_from_memory(_dev, (int32 )2LL, (void  *)desc, (uint64 )addr, (uint64 )sizeof(descriptor_t ));
        #line 87 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 91 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 91 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1138_i = (uint32 )0ULL;
        #line 91 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 91 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    for (; DML_lt_iu((int64 )v1138_i, DML_divu((uint64 )sizeof(descriptor_t ), 4ULL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 91)); (int64 )(v1138_i)++)
    if ((int64 )((uint8 )(((DML_shru(_dev->csr.csr0.val, 20ULL)) & (1ULL)) & (1ULL))) == 1LL)
    {
        #line 93 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1138_desc_data[(int64 )v1138_i] = LOAD_BE32(&v1138_desc_data[(int64 )v1138_i]);
        #line 93 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    else
    {
        #line 95 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1138_desc_data[(int64 )v1138_i] = LOAD_LE32(&v1138_desc_data[(int64 )v1138_i]);
        #line 95 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 97 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    return v1138_ex;
}
#line 8155 "DEC21140A-dml.c"

/* csr.csr6.sr.write */
static void  _DML_M_csr__csr6__sr__write(DEC21140A_dml_t *_dev, uint64 value)
#line 369 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if (value == 1LL && (int64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 1ULL)) & (1ULL)) & (1ULL))) == 0LL)
    #line 370 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        SIM_LOG_INFO(3LL, _dev->csr._obj, 0LL, "receive process started");
        _DML_M_set_rx_state(_dev, (int32 )3LL);
    }
    #line 373 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    else
    #line 373 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    if (value == 0LL && (int64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 1ULL)) & (1ULL)) & (1ULL))) == 1LL)
    #line 373 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        SIM_LOG_INFO(3LL, _dev->csr._obj, 0LL, "receive process stopped");
        _DML_M_set_rx_state(_dev, (int32 )0LL);
    }
    {
        #line 377 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 1LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 377)), 2ULL);
        #line 377 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 378 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8184 "DEC21140A-dml.c"

/* set_rx_state */
static void  _DML_M_set_rx_state(DEC21140A_dml_t *_dev, int state)
#line 310 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    if (!((int64 )state == (int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 17ULL)) & (7ULL)) & (7ULL)))))
    #line 311 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        {
            #line 312 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, (uint64 )(DML_shl((int64 )((uint8 )((((int64 )state) & (7LL)) & (7LL))), 17LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 312)), 0xe0000ULL);
            #line 312 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
        #line 314 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 0LL)
        #line 314 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: stopped");
            _DML_M_raise_interrupt(_dev, (int32 )8LL);
        }
        else
        #line 318 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 4LL)
        #line 318 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: suspended");
            _DML_M_lower_interrupt(_dev, (int32 )8LL);
        }
        else
        #line 322 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 3LL)
        #line 322 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: waiting");
            _DML_M_lower_interrupt(_dev, (int32 )7LL);
            _DML_M_lower_interrupt(_dev, (int32 )8LL);
        }
        else
        #line 327 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 1LL)
        #line 327 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: fetching");
            _DML_M_lower_interrupt(_dev, (int32 )7LL);
            _DML_M_lower_interrupt(_dev, (int32 )8LL);
        }
        else
        #line 332 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 2LL)
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: reading");
        #line 335 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        #line 335 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 5LL)
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: closing");
        #line 338 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        #line 338 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 6LL)
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: flushing");
        #line 341 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        else
        #line 341 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        if ((int64 )state == 7LL)
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "Rx State: queueing");
        #line 344 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    return;
    #line 345 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 8255 "DEC21140A-dml.c"

/* csr.csr6.sf.write */
static void  _DML_M_csr__csr6__sf__write(DEC21140A_dml_t *_dev, uint64 value)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) || !((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL)) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 21ULL)) & (1ULL)) & (1ULL)))))
    #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx or Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "sf");
    #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 21LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 242)), 0x200000ULL);
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 243 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8273 "DEC21140A-dml.c"

/* csr.csr6.sb.write */
static void  _DML_M_csr__csr6__sb__write(DEC21140A_dml_t *_dev, uint64 value)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) || !((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL)) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 5ULL)) & (1ULL)) & (1ULL)))))
    #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx or Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "sb");
    #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 5LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 242)), 32ULL);
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 243 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8291 "DEC21140A-dml.c"

/* csr.csr6.pb.write */
static void  _DML_M_csr__csr6__pb__write(DEC21140A_dml_t *_dev, uint64 value)
#line 224 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if (!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 3ULL)) & (1ULL)) & (1ULL)))))
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "pb");
    #line 229 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 229 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 3LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 229)), 8ULL);
        #line 229 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 230 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8308 "DEC21140A-dml.c"

/* csr.csr6.om.write */
static void  _DML_M_csr__csr6__om__write(DEC21140A_dml_t *_dev, uint64 value)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) || !((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL)) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 10ULL)) & (3ULL)) & (3ULL)))))
    #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx or Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "om");
    #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (3ULL)) & (3ULL))), 10LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 242)), 0xc00ULL);
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 243 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8326 "DEC21140A-dml.c"

/* csr.csr6.fd.write */
static void  _DML_M_csr__csr6__fd__write(DEC21140A_dml_t *_dev, uint64 value)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) || !((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL)) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 9ULL)) & (1ULL)) & (1ULL)))))
    #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx or Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "fd");
    #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 9LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 242)), 0x200ULL);
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 243 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8344 "DEC21140A-dml.c"

/* csr.csr6.fc.write */
static void  _DML_M_csr__csr6__fc__write(DEC21140A_dml_t *_dev, uint64 value)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) || !((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL)) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 12ULL)) & (1ULL)) & (1ULL)))))
    #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx or Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "fc");
    #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 12LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 242)), 0x1000ULL);
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 243 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8362 "DEC21140A-dml.c"

/* csr.csr6.ca.write */
static void  _DML_M_csr__csr6__ca__write(DEC21140A_dml_t *_dev, uint64 value)
#line 236 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if ((!((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL) || !((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 20ULL)) & (7ULL)) & (7ULL))) == 0LL)) && !DML_eq((int64 )value, (uint64 )((uint8 )(((DML_shru(_dev->csr.csr6.val, 17ULL)) & (1ULL)) & (1ULL)))))
    #line 239 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    SIM_LOG_SPEC_VIOLATION(3LL, _dev->csr._obj, 0LL, "writing 0x%llx to the %s.%s.%s field with running Tx or Rx process", value, "csr", VTABLE_PARAM(UPCAST(((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}), _register, _conf_attribute.object.name), struct _name, name), "ca");
    #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr6.val = DML_combine_bits(_dev->csr.csr6.val, (uint64 )(DML_shl((int64 )((uint8 )(((value) & (1ULL)) & (1ULL))), 17LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 242)), 0x20000ULL);
        #line 242 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 243 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8380 "DEC21140A-dml.c"

/* csr.csr5.write_register */
static void  _DML_M_csr__csr5__write_register(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 359 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 37, .encoded_index = 0})}), value, enabled_bytes, aux);
    _DML_M_update_interrupts(_dev);
    return;
    #line 362 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8391 "DEC21140A-dml.c"

/* csr.csr5.nis.write */
static void  _DML_M_csr__csr5__nis__write(DEC21140A_dml_t *_dev, uint64 value)
#line 347 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    return;
    #line 348 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8400 "DEC21140A-dml.c"

/* csr.csr5.nis.read */
static uint64 _DML_M_csr__csr5__nis__read(DEC21140A_dml_t *_dev)
#line 350 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    return (uint64 )(((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 16ULL)) & (1ULL)) & (1ULL)))) & ((int64 )((uint8 )(((DML_shru(_dev->csr.csr7.val, 16ULL)) & (1ULL)) & (1ULL)))));
}
#line 8408 "DEC21140A-dml.c"

/* csr.csr5.itr.write */
static void  _DML_M_csr__csr5__itr__write(DEC21140A_dml_t *_dev, uint64 value)
#line 326 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    #line 328 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 328 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.csr5.val = DML_combine_bits(_dev->csr.csr5.val, (uint64 )(DML_shl((int64 )((uint16 )(((((uint64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL)))) & (~value)) & (0x3fffULL)) & (0x3fffULL))), 0LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml", 328)), 0x3fffULL);
        #line 328 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 329 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8423 "DEC21140A-dml.c"

/* csr.csr5.itr.read */
static uint64 _DML_M_csr__csr5__itr__read(DEC21140A_dml_t *_dev)
#line 331 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    #line 333 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    return (uint64 )(((int64 )((uint16 )(((DML_shru(_dev->csr.csr5.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL)))) & ((int64 )((uint16 )(((DML_shru(_dev->csr.csr7.val, 0ULL)) & (0x3fffULL)) & (0x3fffULL)))));
}
#line 8432 "DEC21140A-dml.c"

/* csr.csr5.ais.write */
static void  _DML_M_csr__csr5__ais__write(DEC21140A_dml_t *_dev, uint64 value)
#line 338 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    return;
    #line 339 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8441 "DEC21140A-dml.c"

/* csr.csr5.ais.read */
static uint64 _DML_M_csr__csr5__ais__read(DEC21140A_dml_t *_dev)
#line 341 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    return (uint64 )(((int64 )((uint8 )(((DML_shru(_dev->csr.csr5.val, 15ULL)) & (1ULL)) & (1ULL)))) & ((int64 )((uint8 )(((DML_shru(_dev->csr.csr7.val, 15ULL)) & (1ULL)) & (1ULL)))));
}
#line 8449 "DEC21140A-dml.c"

/* csr.csr4.write_register */
static void  _DML_M_csr__csr4__write_register(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 313 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 29, .encoded_index = 0})}), value, enabled_bytes, aux);
    SIM_LOG_INFO(4LL, _dev->csr._obj, 0LL, "got new transmit list base address 0x%llx", _dev->csr.csr4.val);
    {
        #line 316 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.current_tx_address.val = _dev->csr.csr4.val;
        #line 316 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 317 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8465 "DEC21140A-dml.c"

/* csr.csr3.write_register */
static void  _DML_M_csr__csr3__write_register(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 302 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 28, .encoded_index = 0})}), value, enabled_bytes, aux);
    SIM_LOG_INFO(4LL, _dev->csr._obj, 0LL, "got new receive list base address 0x%llx", _dev->csr.csr3.val);
    {
        #line 305 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        _dev->csr.current_rx_address.val = _dev->csr.csr3.val;
        #line 305 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    return;
    #line 306 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8481 "DEC21140A-dml.c"

/* csr.csr2.write_register */
static void  _DML_M_csr__csr2__write_register(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 293 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 27, .encoded_index = 0})}), value, enabled_bytes, aux);
    #line 296 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    _DML_M_lower_interrupt(_dev, (int32 )7LL);
    _DML_M_set_rx_state(_dev, (int32 )3LL);
    return;
    #line 298 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8494 "DEC21140A-dml.c"

/* csr.csr1.write_register */
static void  _DML_M_csr__csr1__write_register(DEC21140A_dml_t *_dev, uint64 value, uint64 enabled_bytes, void  *aux)
#line 280 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_TM_register__write_register(_dev, ((write_register) {(&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register._register.write_register), ((_identity_t) {.id = 20, .encoded_index = 0})}), value, enabled_bytes, aux);
    int v1187_state UNUSED  = 0LL;
    {
        #line 283 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        v1187_state = _DML_M_get_tx_state(_dev);
        #line 283 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    #line 286 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    if (!((int64 )v1187_state == 2LL))
    _DML_M_transmit(_dev);
    return;
    #line 288 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8513 "DEC21140A-dml.c"

/* csr.csr0.swr.write */
static void  _DML_M_csr__csr0__swr__write(DEC21140A_dml_t *_dev, uint64 value)
#line 261 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    if (value == 1LL)
    SIM_LOG_INFO(2LL, _dev->csr._obj, 0LL, "software reset");
    return;
    #line 264 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8524 "DEC21140A-dml.c"

/* config_registers.get */
static attr_value_t _DML_M_config_registers__get(DEC21140A_dml_t *_dev)
#line 86 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    attr_value_t v1190_value UNUSED ;
    #line 87 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    memset((void *)&v1190_value, 0, sizeof(attr_value_t ));
    uint64 v1190_val UNUSED  = 0LL;
    uint32 v1190_i UNUSED  = 0LL;
    #line 91 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 91 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v1190_value = SIM_alloc_attr_list((uint32 )64ULL);
        #line 91 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 93 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 93 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        v1190_i = (uint32 )0ULL;
        #line 93 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    }
    #line 93 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    for (; (int64 )v1190_i < 64LL; (int64 )++(v1190_i))
    #line 93 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
    {
        #line 95 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 95 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            uint64 v1196__ret__out0 UNUSED  = 0LL;
            #line 95 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            if (CALL_TRAIT_METHOD(bank, get, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), (uint64 )v1190_i * 4ULL, 4ULL, &v1196__ret__out0))
            #line 95 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            goto throw8;
            #line 95 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1190_val = v1196__ret__out0;
            #line 8561 "DEC21140A-dml.c"
        }
        #line 97 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        if (false) throw8:
        #line 97 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        {
            #line 97 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
            v1190_val = 0ULL;
            #line 97 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        }
        #line 99 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
        SIM_attr_list_set_item(&v1190_value, v1190_i, SIM_make_attr_uint64(v1190_val));
    }
    return v1190_value;
}
#line 8576 "DEC21140A-dml.c"

/* post_init */
static void  _DML_M_post_init(DEC21140A_dml_t *_dev)
#line 109 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_M_pci_config__update_all_mappings(_dev);
    return;
    #line 111 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8586 "DEC21140A-dml.c"

/* init */
static void  _DML_M_init(DEC21140A_dml_t *_dev)
#line 575 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 575 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 575 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8596 "DEC21140A-dml.c"

/* pci_device.bus_reset */
static void  _DML_M_pci_device__bus_reset(DEC21140A_dml_t *_dev)
#line 1537 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
{
    _DML_M_pci_bus_disconnected(_dev);
    return;
    #line 1539 "/home/david/SIMICS/simics-6.0.185/src/devices/dml-lib/1.4/pci/common.dml"
}
#line 8606 "DEC21140A-dml.c"

/* pci_config.register_view_read_only.is_read_only */
static bool _DML_M_pci_config__register_view_read_only__is_read_only(DEC21140A_dml_t *_dev, uint32 reg)
#line 2510 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1202_r UNUSED ;
    #line 2511 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1202_r, 0, sizeof(_register ));
    #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1204__ret__out0 UNUSED ;
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1204__ret__out0, 0, sizeof(_register ));
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1204__ret__out0))
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw9;
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1202_r = v1204__ret__out0;
        #line 8627 "DEC21140A-dml.c"
    }
    #line 2515 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw9:
    #line 2515 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
    #line 2518 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return VTABLE_PARAM(v1202_r, struct __register, _is_read_only);
}
#line 8636 "DEC21140A-dml.c"

/* pci_config.register_view.set_register_value */
static void  _DML_M_pci_config__register_view__set_register_value(DEC21140A_dml_t *_dev, uint32 reg, uint64 val)
#line 2497 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1206_r UNUSED ;
    #line 2498 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1206_r, 0, sizeof(_register ));
    #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1208__ret__out0 UNUSED ;
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1208__ret__out0, 0, sizeof(_register ));
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1208__ret__out0))
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw10;
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1206_r = v1208__ret__out0;
        #line 8657 "DEC21140A-dml.c"
    }
    #line 2502 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw10:
    #line 2502 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2505 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1206_r, _register, set._set), val);
    return;
    #line 2506 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8668 "DEC21140A-dml.c"

/* pci_config.register_view.register_info */
static attr_value_t _DML_M_pci_config__register_view__register_info(DEC21140A_dml_t *_dev, uint32 reg)
#line 2447 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1210_r UNUSED ;
    #line 2448 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1210_r, 0, sizeof(_register ));
    #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1212__ret__out0 UNUSED ;
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1212__ret__out0, 0, sizeof(_register ));
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1212__ret__out0))
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw11;
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1210_r = v1212__ret__out0;
        #line 8689 "DEC21140A-dml.c"
    }
    #line 2452 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw11:
    #line 2452 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2455 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1210_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1210_r));
    #line 2458 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1210_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1210_r, offsetof(struct __register, fields));
        #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                field v1214_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    attr_value_t v1215_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1214_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1210_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1214_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1214_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1214_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1214_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1214_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2468 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    SIM_attr_list_set_item(&v1210_fields, v1210_idx, v1215_elem);
                    (int64 )(v1210_idx)++;
                }
                #line 8723 "DEC21140A-dml.c"
            }
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2472 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1210_ret UNUSED ;
    #line 2472 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1210_ret, 0, sizeof(attr_value_t ));
    {
        #line 2473 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1210_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1210_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1210_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1210_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1210_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1210_r, struct __register, offset)), v1210_fields, SIM_make_attr_boolean(0));
        #line 2473 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2485 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v1210_ret;
}
#line 8741 "DEC21140A-dml.c"

/* pci_config.register_view.number_of_registers */
static uint32 _DML_M_pci_config__register_view__number_of_registers(DEC21140A_dml_t *_dev)
#line 2444 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank));
}
#line 8749 "DEC21140A-dml.c"

/* pci_config.register_view.get_register_value */
static uint64 _DML_M_pci_config__register_view__get_register_value(DEC21140A_dml_t *_dev, uint32 reg)
#line 2487 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1219_r UNUSED ;
    #line 2488 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1219_r, 0, sizeof(_register ));
    #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1221__ret__out0 UNUSED ;
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1221__ret__out0, 0, sizeof(_register ));
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), reg, &v1221__ret__out0))
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw12;
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1219_r = v1221__ret__out0;
        #line 8770 "DEC21140A-dml.c"
    }
    #line 2492 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw12:
    #line 2492 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0ULL;
    #line 2495 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1219_r, _register, get._get));
}
#line 8779 "DEC21140A-dml.c"

/* pci_config.register_view.description */
static char const *_DML_M_pci_config__register_view__description(DEC21140A_dml_t *_dev)
#line 2435 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2439 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return "";
}
#line 8788 "DEC21140A-dml.c"

/* pci_config.register_view.big_endian_bitorder */
static bool _DML_M_pci_config__register_view__big_endian_bitorder(DEC21140A_dml_t *_dev)
#line 2441 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return 0;
}
#line 8796 "DEC21140A-dml.c"

/* pci_config.io_memory.operation */
static exception_type_t _DML_M_pci_config__io_memory__operation(DEC21140A_dml_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1527 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - map_info.base) + map_info.start, NULL))
    #line 1533 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1537 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8809 "DEC21140A-dml.c"

/* pci_config.instrumentation_order.move_before */
static bool _DML_M_pci_config__instrumentation_order__move_before(DEC21140A_dml_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2598 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->pci_config._connections);
}
#line 8817 "DEC21140A-dml.c"

/* pci_config.instrumentation_order.get_connections */
static attr_value_t _DML_M_pci_config__instrumentation_order__get_connections(DEC21140A_dml_t *_dev)
#line 2594 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _get_connections(&_dev->pci_config._connections);
}
#line 8825 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks(DEC21140A_dml_t *_dev, conf_object_t *connection)
#line 2581 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2583 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, &_dev->pci_config._connections);
    return;
    #line 2584 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8836 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__remove_callback(DEC21140A_dml_t *_dev, bank_callback_handle_t callback)
#line 2573 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2578 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_callback(callback, &_dev->pci_config._connections, &_dev->pci_config._before_read_callbacks, &_dev->pci_config._after_read_callbacks, &_dev->pci_config._before_write_callbacks, &_dev->pci_config._after_write_callbacks);
    return;
    #line 2579 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8847 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_before_write(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2555 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, before_write, user_data, &_dev->pci_config._connections, &_dev->pci_config._before_write_callbacks);
    #line 2560 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8856 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_before_read(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2532 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, before_read, user_data, &_dev->pci_config._connections, &_dev->pci_config._before_read_callbacks);
    #line 2537 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8865 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_after_write(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2566 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, after_write, user_data, &_dev->pci_config._connections, &_dev->pci_config._after_write_callbacks);
    #line 2571 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8874 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_pci_config__bank_instrumentation_subscribe__register_after_read(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2543 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((pci_config_type_0) {(&_tr_pci_config__pci_config_type_0), ((_identity_t) {.id = 181, .encoded_index = 0})}), pci_config_type_0, pci_config_generic._pci_config_generic.miss_pattern_bank.bank)), connection, offset, size, after_read, user_data, &_dev->pci_config._connections, &_dev->pci_config._after_read_callbacks);
    #line 2548 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8883 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks(DEC21140A_dml_t *_dev, conf_object_t *connection)
#line 2585 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->pci_config._connections);
    return;
    #line 2587 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8893 "DEC21140A-dml.c"

/* pci_config.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks(DEC21140A_dml_t *_dev, conf_object_t *connection)
#line 2588 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->pci_config._connections);
    return;
    #line 2590 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 8903 "DEC21140A-dml.c"

/* io_memory.operation */
static exception_type_t _DML_M_io_memory__operation(DEC21140A_dml_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1126 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    uint64 v1239_offset UNUSED  = map_info.start - map_info.base;
    {
        #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        _each_in_t __each_in_expr = (_each_in_t){_each__function_mapped_bank__in__dev, 2, 0, 1};
        #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            _vtable_list_t _list = _each__function_mapped_bank[__each_in_expr.base_idx + _outer_idx];
            #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
            {
                #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                function_mapped_bank v1240_b UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                if ((int64 )VTABLE_PARAM(v1240_b, struct _function_mapped_bank, function) == (int64 )map_info.function)
                #line 1129 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                {
                    if (!VTABLE_PARAM(UPCAST(v1240_b, function_mapped_bank, bank), struct _bank, use_io_memory))
                    #line 1130 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                    {
                        map_target_t *v1243_mt UNUSED  = SIM_new_map_target(_DML_TM_bank___bank_obj(_dev, UPCAST(v1240_b, function_mapped_bank, bank)), NULL, NULL);
                        #line 1133 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                        if (!(!(v1243_mt == NULL)))
                        #line 1133 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                        {
                            exception_type_t v1244__exc UNUSED  = SIM_clear_exception();
                            SIM_LOG_ERROR(&_dev->obj, 0LL, "failed to create map target for %s: %s", SIM_object_name(_DML_TM_bank___bank_obj(_dev, UPCAST(v1240_b, function_mapped_bank, bank))), SIM_last_error());
                            #line 1137 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                            return (int32 )0x407LL;
                        }
                        #line 1142 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                        uint64 v1243_before UNUSED  = SIM_get_mem_op_physical_address(mem_op);
                        #line 1144 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1243_before + v1239_offset);
                        exception_type_t v1243_ret UNUSED  = VT_map_target_access(v1243_mt, mem_op);
                        #line 1147 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                        SIM_set_mem_op_physical_address(mem_op, v1243_before);
                        SIM_free_map_target(v1243_mt);
                        return v1243_ret;
                    }
                    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(v1240_b, function_mapped_bank, bank), mem_op, SIM_get_mem_op_physical_address(mem_op) + v1239_offset, NULL))
                    #line 1155 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                    return (int32 )0x401LL;
                    else
                    return (int32 )0x407LL;
                    #line 1159 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
                }
                #line 8960 "DEC21140A-dml.c"
            }
            #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
        }
        #line 1128 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    }
    #line 1165 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    SIM_LOG_ERROR(&_dev->obj, 0LL, "Access to invalid function %lld using io_memory interface", (uint64 )map_info.function);
    #line 1168 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
    return (int32 )0x407LL;
}
#line 8971 "DEC21140A-dml.c"

/* ieee_802_3_mac_v3.tx_bandwidth_available */
static void  _DML_M_ieee_802_3_mac_v3__tx_bandwidth_available(DEC21140A_dml_t *_dev, int phy)
#line 164 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_M_transmit_more(_dev);
    return;
    #line 166 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 8981 "DEC21140A-dml.c"

/* transmit_more */
static void  _DML_M_transmit_more(DEC21140A_dml_t *_dev)
#line 581 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    int v1248_state UNUSED  = 0LL;
    int v1248_result UNUSED  = 0LL;
    #line 585 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "IEEE 802.3: bandwidth available");
    {
        #line 586 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1248_state = _DML_M_get_tx_state(_dev);
        #line 586 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    if ((int64 )v1248_state == 2LL)
    #line 587 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        if (!(_dev->pending_frame == NULL))
        #line 588 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            {
                #line 589 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                v1248_result = ((ieee_802_3_phy_v2_interface_t const *)_dev->phy.ieee_802_3_phy_v2.val)->send_frame(_dev->phy.obj, _dev->pending_frame, (int32 )1LL);
                #line 589 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
            DML_ASSERT("/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 590, !((int64 )v1248_result == -1LL));
            if ((int64 )_dev->pending_tx_interrupt == 1LL)
            #line 591 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            {
                _DML_M_raise_interrupt(_dev, (int32 )0LL);
                {
                    #line 593 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                    _dev->pending_tx_interrupt = (int32 )0LL;
                    #line 593 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                }
            }
            {
                #line 595 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
                _dev->pending_frame = NULL;
                #line 595 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            }
        }
        _DML_M_transmit(_dev);
    }
    return;
    #line 599 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 9029 "DEC21140A-dml.c"

/* ieee_802_3_mac_v3.receive_frame */
static void  _DML_M_ieee_802_3_mac_v3__receive_frame(DEC21140A_dml_t *_dev, int phy, frags_t const *frame, int crc_ok)
#line 147 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    int v1256_state UNUSED  = 0LL;
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "IEEE 802.3: frame received");
    #line 151 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    {
        #line 151 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        v1256_state = _DML_M_get_rx_state(_dev);
        #line 151 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    if ((int64 )v1256_state == 3LL)
    {
        #line 153 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        if ((int64 )crc_ok == 0LL)
        SIM_LOG_INFO(2LL, &_dev->obj, 0LL, "dropping received frame with wrong CRC");
        #line 156 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
        else
        _DML_M_receive(_dev, frame, crc_ok);
        #line 153 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    }
    #line 159 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    else
    SIM_LOG_INFO(2LL, &_dev->obj, 0LL, "dropping received frame since receive process is not running");
    #line 163 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    return;
    #line 163 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 9060 "DEC21140A-dml.c"

/* receive */
static void  _DML_M_receive(DEC21140A_dml_t *_dev, frags_t const *frame, int crc_ok)
#line 609 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    int v1262_size UNUSED  = frags_len(frame);
    uint8 v1262_buf[(int64 )v1262_size] UNUSED ;
    #line 611 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    memset((void *)&v1262_buf, 0, sizeof(uint8 [(int64 )v1262_size]));
    frags_extract(frame, v1262_buf);
    descriptor_t v1262_rxd UNUSED ;
    #line 613 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    memset((void *)&v1262_rxd, 0, sizeof(descriptor_t ));
    exception_type_t v1262_ex UNUSED  = 0LL;
    #line 616 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "received a %lld bytes packet", (uint64 )v1262_size);
    #line 619 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    _DML_M_set_rx_state(_dev, (int32 )1LL);
    {
        #line 620 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_ex = _DML_M_read_descriptor(_dev, &v1262_rxd, (uint32 )_dev->csr.current_rx_address.val);
        #line 620 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    if (!((int64 )v1262_ex == 0x401LL))
    #line 621 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not read descriptor at address 0x%llx", _dev->csr.current_rx_address.val);
        #line 624 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _DML_M_raise_interrupt(_dev, (int32 )7LL);
        _DML_M_set_rx_state(_dev, (int32 )4LL);
        return;
    }
    #line 629 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "new receive descriptor fetched: 0x%llx, 0x%llx, 0x%llx, 0x%llx", (uint64 )v1262_rxd.status, (uint64 )v1262_rxd.bc, (uint64 )v1262_rxd.buf1, (uint64 )v1262_rxd.buf2);
    #line 634 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )v1262_rxd.status, 31LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 634))) & (1ULL)) & (1ULL))) == 0LL)
    #line 634 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        SIM_LOG_INFO(2LL, &_dev->obj, 0LL, "no receive buffer available");
        _DML_M_raise_interrupt(_dev, (int32 )7LL);
        _DML_M_set_rx_state(_dev, (int32 )4LL);
        return;
    }
    #line 642 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if ((int64 )((uint16 )((((uint64 )(DML_shr((int64 )v1262_rxd.bc, 0LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 642))) & (0x7ffULL)) & (0x7ffULL))) < (int64 )v1262_size)
    #line 642 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        SIM_LOG_UNIMPLEMENTED(1LL, &_dev->obj, 0LL, "splitting a packet in several buffers is not implemented");
        #line 645 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        return;
    }
    #line 649 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 649 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_rxd.status = (uint32 )0ULL;
        #line 649 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    {
        #line 650 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_rxd.status = DML_combine_bits((uint64 )v1262_rxd.status, 0x200ULL, 0x200ULL);
        #line 650 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    {
        #line 651 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_rxd.status = DML_combine_bits((uint64 )v1262_rxd.status, 0x100ULL, 0x100ULL);
        #line 651 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 654 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 654 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_rxd.status = DML_combine_bits((uint64 )v1262_rxd.status, 0ULL, 0x3000ULL);
        #line 654 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 657 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 657 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_rxd.status = DML_combine_bits((uint64 )v1262_rxd.status, 0ULL, 32ULL);
        #line 657 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 660 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 660 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_rxd.status = DML_combine_bits((uint64 )v1262_rxd.status, (uint64 )(DML_shl((int64 )((uint16 )((((int64 )v1262_size) & (0x3fffLL)) & (0x3fffLL))), 16LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 660)), 0x3fff0000ULL);
        #line 660 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 663 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    _DML_M_set_rx_state(_dev, (int32 )6LL);
    {
        #line 664 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_ex = _DML_M_pci_data_to_memory(_dev, (int32 )2LL, v1262_buf, (uint64 )v1262_rxd.buf1, (uint64 )v1262_size);
        #line 664 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    if (!((int64 )v1262_ex == 0x401LL))
    #line 665 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not write data at address 0x%llx", (uint64 )v1262_rxd.buf1);
        #line 668 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _DML_M_raise_interrupt(_dev, (int32 )7LL);
        _DML_M_set_rx_state(_dev, (int32 )4LL);
        return;
    }
    #line 674 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 674 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_rxd.status = DML_combine_bits((uint64 )v1262_rxd.status, 0ULL, 0x80000000ULL);
        #line 674 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    #line 677 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 677 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        v1262_ex = _DML_M_write_descriptor(_dev, &v1262_rxd, (uint32 )_dev->csr.current_rx_address.val);
        #line 677 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    }
    if (!((int64 )v1262_ex == 0x401LL))
    #line 678 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        SIM_LOG_INFO(1LL, &_dev->obj, 0LL, "could not write descriptor at address 0x%llx", _dev->csr.current_rx_address.val);
        #line 681 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        _DML_M_raise_interrupt(_dev, (int32 )7LL);
        _DML_M_set_rx_state(_dev, (int32 )4LL);
        return;
    }
    #line 686 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    _DML_M_compute_next_rx_descriptor(_dev, &v1262_rxd);
    _DML_M_raise_interrupt(_dev, (int32 )6LL);
    _DML_M_set_rx_state(_dev, (int32 )3LL);
    return;
    #line 689 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 9190 "DEC21140A-dml.c"

/* compute_next_rx_descriptor */
static void  _DML_M_compute_next_rx_descriptor(DEC21140A_dml_t *_dev, descriptor_t *rxd)
#line 148 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )rxd->bc, 25LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 149))) & (1ULL)) & (1ULL))) == 1LL)
    #line 149 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 151 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "end of ring, starting again at 0x%llx", _dev->csr.csr3.val);
        {
            #line 152 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.current_rx_address.val = _dev->csr.csr3.val;
            #line 152 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
    }
    #line 153 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    else
    #line 153 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    if ((int64 )((uint8 )((((uint64 )(DML_shr((int64 )rxd->bc, 24LL, "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml", 153))) & (1ULL)) & (1ULL))) == 1LL)
    #line 153 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 155 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "chained descriptor, next address is 0x%llx", (uint64 )rxd->buf2);
        #line 157 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        {
            #line 157 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.current_rx_address.val = (uint64 )rxd->buf2;
            #line 157 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
    }
    #line 158 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    else
    #line 158 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
    {
        #line 160 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        uint32 v1283_new_address UNUSED  = (uint32 )((_dev->csr.current_rx_address.val + 16ULL) + 4ULL * (uint64 )((uint8 )(((DML_shru(_dev->csr.csr0.val, 2ULL)) & (31ULL)) & (31ULL))));
        #line 162 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "next ring descriptor is 0x%llx", (uint64 )v1283_new_address);
        {
            #line 163 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
            _dev->csr.current_rx_address.val = (uint64 )v1283_new_address;
            #line 163 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
        }
    }
    return;
    #line 165 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
}
#line 9239 "DEC21140A-dml.c"

/* get_rx_state */
static int _DML_M_get_rx_state(DEC21140A_dml_t *_dev)
#line 347 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A-eth.dml"
{
    return (int )((uint8 )(((DML_shru(_dev->csr.csr5.val, 17ULL)) & (7ULL)) & (7ULL)));
}
#line 9247 "DEC21140A-dml.c"

/* ieee_802_3_mac_v3.link_status_changed */
static void  _DML_M_ieee_802_3_mac_v3__link_status_changed(DEC21140A_dml_t *_dev, int phy, ieee_802_3_link_status_t status)
#line 167 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    SIM_LOG_INFO(4LL, &_dev->obj, 0LL, "IEEE 802.3: link status changed");
    return;
    #line 169 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 9257 "DEC21140A-dml.c"

/* ieee_802_3_mac.tx_bandwidth_available */
static void  _DML_M_ieee_802_3_mac__tx_bandwidth_available(DEC21140A_dml_t *_dev, int phy)
#line 137 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_M_ieee_802_3_mac_v3__tx_bandwidth_available(_dev, phy);
    return;
    #line 139 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 9267 "DEC21140A-dml.c"

/* ieee_802_3_mac.receive_frame */
static int _DML_M_ieee_802_3_mac__receive_frame(DEC21140A_dml_t *_dev, int phy, dbuffer_t *buf, int crc_ok)
#line 130 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    frags_t v1288_f UNUSED ;
    #line 131 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
    memset((void *)&v1288_f, 0, sizeof(frags_t ));
    frags_init_add(&v1288_f, dbuffer_read_all(buf), dbuffer_len(buf));
    _DML_M_ieee_802_3_mac_v3__receive_frame(_dev, phy, &v1288_f, crc_ok);
    return (int32 )0LL;
}
#line 9280 "DEC21140A-dml.c"

/* ieee_802_3_mac.link_status_changed */
static void  _DML_M_ieee_802_3_mac__link_status_changed(DEC21140A_dml_t *_dev, int phy, ieee_802_3_link_status_t status)
#line 141 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
{
    _DML_M_ieee_802_3_mac_v3__link_status_changed(_dev, phy, status);
    return;
    #line 143 "/home/david/Documents/Empotrados/Proyecto2-Embebidos/modules/DEC21140A-dml/DEC21140A.dml"
}
#line 9290 "DEC21140A-dml.c"

/* csr.register_view_read_only.is_read_only */
static bool _DML_M_csr__register_view_read_only__is_read_only(DEC21140A_dml_t *_dev, uint32 reg)
#line 2510 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1290_r UNUSED ;
    #line 2511 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1290_r, 0, sizeof(_register ));
    #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1292__ret__out0 UNUSED ;
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1292__ret__out0, 0, sizeof(_register ));
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1292__ret__out0))
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw13;
        #line 2513 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1290_r = v1292__ret__out0;
        #line 9311 "DEC21140A-dml.c"
    }
    #line 2515 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw13:
    #line 2515 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0;
    #line 2518 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return VTABLE_PARAM(v1290_r, struct __register, _is_read_only);
}
#line 9320 "DEC21140A-dml.c"

/* csr.register_view.set_register_value */
static void  _DML_M_csr__register_view__set_register_value(DEC21140A_dml_t *_dev, uint32 reg, uint64 val)
#line 2497 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1294_r UNUSED ;
    #line 2498 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1294_r, 0, sizeof(_register ));
    #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1296__ret__out0 UNUSED ;
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1296__ret__out0, 0, sizeof(_register ));
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1296__ret__out0))
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw14;
        #line 2500 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1294_r = v1296__ret__out0;
        #line 9341 "DEC21140A-dml.c"
    }
    #line 2502 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw14:
    #line 2502 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return;
    #line 2505 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    CALL_TRAIT_METHOD(_set, set, _dev, UPCAST(v1294_r, _register, set._set), val);
    return;
    #line 2506 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9352 "DEC21140A-dml.c"

/* csr.register_view.register_info */
static attr_value_t _DML_M_csr__register_view__register_info(DEC21140A_dml_t *_dev, uint32 reg)
#line 2447 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1298_r UNUSED ;
    #line 2448 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1298_r, 0, sizeof(_register ));
    #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1300__ret__out0 UNUSED ;
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1300__ret__out0, 0, sizeof(_register ));
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1300__ret__out0))
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw15;
        #line 2450 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1298_r = v1300__ret__out0;
        #line 9373 "DEC21140A-dml.c"
    }
    #line 2452 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw15:
    #line 2452 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return SIM_make_attr_nil();
    #line 2455 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1298_fields UNUSED  = SIM_alloc_attr_list(_DML_TM_register___num_fields(_dev, v1298_r));
    #line 2458 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1298_idx UNUSED  = (uint32 )0ULL;
    {
        #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _each_in_t __each_in_expr = _vtable_sequence_param(v1298_r, offsetof(struct __register, fields));
        #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (uint32 _outer_idx = 0; _outer_idx < __each_in_expr.num; ++_outer_idx) {
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            _vtable_list_t _list = _each__field[__each_in_expr.base_idx + _outer_idx];
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _num = _list.num / __each_in_expr.array_size;
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            uint32 _start = _num * __each_in_expr.array_idx;
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            for (uint32 _inner_idx = _start; _inner_idx < _start + _num; ++_inner_idx)
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                field v1302_f UNUSED  = {_list.vtable, {_list.id, _inner_idx}};
                #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    attr_value_t v1303_elem UNUSED  = SIM_make_attr_list((uint32 )4ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1302_f, field, object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(v1298_r, _register, _conf_attribute.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1302_f, field, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1302_f, field, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )VTABLE_PARAM(UPCAST(v1302_f, field, _lsb), struct __lsb, lsb)), SIM_make_attr_uint64(((uint64 )VTABLE_PARAM(UPCAST(v1302_f, field, _lsb), struct __lsb, lsb) + (uint64 )VTABLE_PARAM(UPCAST(v1302_f, field, _bitsize), struct __bitsize, bitsize)) - 1ULL));
                    #line 2468 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    SIM_attr_list_set_item(&v1298_fields, v1298_idx, v1303_elem);
                    (int64 )(v1298_idx)++;
                }
                #line 9407 "DEC21140A-dml.c"
            }
            #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        }
        #line 2459 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2472 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1298_ret UNUSED ;
    #line 2472 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1298_ret, 0, sizeof(attr_value_t ));
    {
        #line 2473 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1298_ret = SIM_make_attr_list((uint32 )6ULL, SIM_make_attr_string(((_DML_TM__qname___qname(_dev, UPCAST(v1298_r, _register, _conf_attribute.object._qname))) + (uint64 )strlen(_DML_TM__qname___qname(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank.object._qname)))) + 1LL), SIM_make_attr_string(VTABLE_PARAM(UPCAST(v1298_r, _register, shown_desc), struct _shown_desc, shown_desc) == NULL ? "" : VTABLE_PARAM(UPCAST(v1298_r, _register, shown_desc), struct _shown_desc, shown_desc)), SIM_make_attr_uint64((uint64 )(_DML_TM_register___size(v1298_r))), SIM_make_attr_uint64(VTABLE_PARAM(v1298_r, struct __register, offset)), v1298_fields, SIM_make_attr_boolean(0));
        #line 2473 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 2485 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return v1298_ret;
}
#line 9425 "DEC21140A-dml.c"

/* csr.register_view.number_of_registers */
static uint32 _DML_M_csr__register_view__number_of_registers(DEC21140A_dml_t *_dev)
#line 2444 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _DML_TM_bank___num_registers(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank));
}
#line 9433 "DEC21140A-dml.c"

/* csr.register_view.get_register_value */
static uint64 _DML_M_csr__register_view__get_register_value(DEC21140A_dml_t *_dev, uint32 reg)
#line 2487 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _register v1307_r UNUSED ;
    #line 2488 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    memset((void *)&v1307_r, 0, sizeof(_register ));
    #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        _register v1309__ret__out0 UNUSED ;
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        memset((void *)&v1309__ret__out0, 0, sizeof(_register ));
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        if (CALL_TRAIT_METHOD(bank, _get_register, _dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank), reg, &v1309__ret__out0))
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        goto throw16;
        #line 2490 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        v1307_r = v1309__ret__out0;
        #line 9454 "DEC21140A-dml.c"
    }
    #line 2492 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if (false) throw16:
    #line 2492 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return 0ULL;
    #line 2495 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return CALL_TRAIT_METHOD0(_get, get, _dev, UPCAST(v1307_r, _register, get._get));
}
#line 9463 "DEC21140A-dml.c"

/* csr.register_view.description */
static char const *_DML_M_csr__register_view__description(DEC21140A_dml_t *_dev)
#line 2435 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2439 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return "";
}
#line 9472 "DEC21140A-dml.c"

/* csr.register_view.big_endian_bitorder */
static bool _DML_M_csr__register_view__big_endian_bitorder(DEC21140A_dml_t *_dev)
#line 2441 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return 0;
}
#line 9480 "DEC21140A-dml.c"

/* csr.io_memory.operation */
static exception_type_t _DML_M_csr__io_memory__operation(DEC21140A_dml_t *_dev, generic_transaction_t *mem_op, map_info_t map_info)
#line 1527 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    if (CALL_TRAIT_METHOD(bank, io_memory_access, _dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank), mem_op, (SIM_get_mem_op_physical_address(mem_op) - map_info.base) + map_info.start, NULL))
    #line 1533 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (int32 )0x401LL;
    else
    return (int32 )0x407LL;
    #line 1537 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9493 "DEC21140A-dml.c"

/* csr.instrumentation_order.move_before */
static bool _DML_M_csr__instrumentation_order__move_before(DEC21140A_dml_t *_dev, conf_object_t *connection, conf_object_t *before)
#line 2598 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _move_before(connection, before, &_dev->csr._connections);
}
#line 9501 "DEC21140A-dml.c"

/* csr.instrumentation_order.get_connections */
static attr_value_t _DML_M_csr__instrumentation_order__get_connections(DEC21140A_dml_t *_dev)
#line 2594 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _get_connections(&_dev->csr._connections);
}
#line 9509 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.remove_connection_callbacks */
static void  _DML_M_csr__bank_instrumentation_subscribe__remove_connection_callbacks(DEC21140A_dml_t *_dev, conf_object_t *connection)
#line 2581 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2583 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_connection_callbacks(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank)), connection, &_dev->csr._connections);
    return;
    #line 2584 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9520 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.remove_callback */
static void  _DML_M_csr__bank_instrumentation_subscribe__remove_callback(DEC21140A_dml_t *_dev, bank_callback_handle_t callback)
#line 2573 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 2578 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _remove_callback(callback, &_dev->csr._connections, &_dev->csr._before_read_callbacks, &_dev->csr._after_read_callbacks, &_dev->csr._before_write_callbacks, &_dev->csr._after_write_callbacks);
    return;
    #line 2579 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9531 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.register_before_write */
static bank_callback_handle_t _DML_M_csr__bank_instrumentation_subscribe__register_before_write(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_write_callback_t before_write, void  *user_data)
#line 2555 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_before_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_write, user_data, &_dev->csr._connections, &_dev->csr._before_write_callbacks);
    #line 2560 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9540 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.register_before_read */
static bank_callback_handle_t _DML_M_csr__bank_instrumentation_subscribe__register_before_read(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, before_read_callback_t before_read, void  *user_data)
#line 2532 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_before_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, before_read, user_data, &_dev->csr._connections, &_dev->csr._before_read_callbacks);
    #line 2537 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9549 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.register_after_write */
static bank_callback_handle_t _DML_M_csr__bank_instrumentation_subscribe__register_after_write(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_write_callback_t after_write, void  *user_data)
#line 2566 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_after_write(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_write, user_data, &_dev->csr._connections, &_dev->csr._after_write_callbacks);
    #line 2571 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9558 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.register_after_read */
static bank_callback_handle_t _DML_M_csr__bank_instrumentation_subscribe__register_after_read(DEC21140A_dml_t *_dev, conf_object_t *connection, uint64 offset, uint64 size, after_read_callback_t after_read, void  *user_data)
#line 2543 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return _register_after_read(_DML_TM_bank___bank_obj(_dev, UPCAST(((function_mapped_bank) {(&_tr_csr__function_mapped_bank), ((_identity_t) {.id = 93, .encoded_index = 0})}), function_mapped_bank, bank)), connection, offset, size, after_read, user_data, &_dev->csr._connections, &_dev->csr._after_read_callbacks);
    #line 2548 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9567 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.enable_connection_callbacks */
static void  _DML_M_csr__bank_instrumentation_subscribe__enable_connection_callbacks(DEC21140A_dml_t *_dev, conf_object_t *connection)
#line 2585 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _enable_connection_callbacks(connection, &_dev->csr._connections);
    return;
    #line 2587 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9577 "DEC21140A-dml.c"

/* csr.bank_instrumentation_subscribe.disable_connection_callbacks */
static void  _DML_M_csr__bank_instrumentation_subscribe__disable_connection_callbacks(DEC21140A_dml_t *_dev, conf_object_t *connection)
#line 2588 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _disable_connection_callbacks(connection, &_dev->csr._connections);
    return;
    #line 2590 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9587 "DEC21140A-dml.c"

/* SRESET.signal.signal_raise */
static void  _DML_M_SRESET__signal__signal_raise(DEC21140A_dml_t *_dev)
#line 322 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    CALL_TRAIT_METHOD0(_soft_reset, soft_reset, _dev, UPCAST(((sreset) {(&_tr__dev__sreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), sreset, _soft_reset));
    return;
    #line 324 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 9597 "DEC21140A-dml.c"

/* SRESET.signal.signal_lower */
static void  _DML_M_SRESET__signal__signal_lower(DEC21140A_dml_t *_dev)
#line 325 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 326 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 9606 "DEC21140A-dml.c"

/* HRESET.signal.signal_raise */
static void  _DML_M_HRESET__signal__signal_raise(DEC21140A_dml_t *_dev)
#line 244 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    CALL_TRAIT_METHOD0(_hard_reset, hard_reset, _dev, UPCAST(((hreset) {(&_tr__dev__hreset), ((_identity_t) {.id = 1, .encoded_index = 0})}), hreset, _hard_reset));
    return;
    #line 246 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 9616 "DEC21140A-dml.c"

/* HRESET.signal.signal_lower */
static void  _DML_M_HRESET__signal__signal_lower(DEC21140A_dml_t *_dev)
#line 247 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
{
    return;
    #line 248 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/utility.dml"
}
#line 9625 "DEC21140A-dml.c"

/* _register_all_attributes */
static void  _DML_M__register_all_attributes()
#line 1038 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    #line 1048 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    _DML_register_attributes(SIM_get_class("DEC21140A-dml"), _id_infos, _port_object_assocs, _each___conf_attribute, (_each_in_t){_each___conf_attribute__in__dev, 54, 0, 1}, (&_DML_M__get_attribute_info), (&_DML_M__get_attribute_attr_trampoline), (&_DML_M__set_attribute_attr_trampoline), (&_DML_M__get_attribute_attr_portobj_trampoline), (&_DML_M__set_attribute_attr_portobj_trampoline));
    return;
    #line 1049 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9636 "DEC21140A-dml.c"

/* _set_attribute_attr_portobj_trampoline */
static set_error_t _DML_M__set_attribute_attr_portobj_trampoline(void  *_info, conf_object_t *_portobj, attr_value_t *val, attr_value_t *_idx)
#line 943 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _port_object_t *v1332_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1332_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 947 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1332_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1332_offset_coefficient UNUSED  = v1332_info->num;
    {
        #line 949 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint32 v1333_i UNUSED  = (uint32 )0ULL;
        #line 949 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1333_i < (int64 )v1332_portobj->ndims; (int64 )++(v1333_i))
        #line 949 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            uint32 *v1335_tmp UNUSED  = &v1332_offset_coefficient;
            #line 950 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1335_tmp = (uint32 )(DML_div((int64 )*v1335_tmp, (int64 )v1332_info->id_info->dimsizes[(int64 )v1333_i], "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 950));
            uint32 *v1336_tmp UNUSED  = &v1332_flat_index_offset;
            #line 951 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1336_tmp = (uint32 )((uint64 )*v1336_tmp + (uint64 )v1332_portobj->indices[(int64 )v1333_i] * (uint64 )v1332_offset_coefficient);
        }
        #line 949 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 954 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (&_trampoline_DML_M__set_attribute_attr)(v1332_portobj->dev, _info, (uint32 )v1332_portobj->ndims, v1332_flat_index_offset, val);
    #line 956 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9667 "DEC21140A-dml.c"

/* _set_attribute_attr */
static set_error_t _DML_M__set_attribute_attr(DEC21140A_dml_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
#line 960 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _dml_attr_getset_info_t v1337_conf_info UNUSED  = *_conf_info;
    _id_info_t v1337_id_info UNUSED  = *v1337_conf_info.id_info;
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 963, (int64 )start_dim <= (int64 )v1337_id_info.dimensions);
    if ((int64 )((uint64 )v1337_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 964 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        _traitref_t v1338_traitref UNUSED  = {.trait=v1337_conf_info.vtable, .id={.id=v1337_id_info.id, .encoded_index=flat_index_offset}};
        #line 967 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1338_traitref), *val);
    }
    #line 970 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t *v1337_items UNUSED  = MM_ZALLOC((int64 )v1337_conf_info.num, attr_value_t );
    attr_value_t *v1337_items_buf UNUSED  = MM_ZALLOC((int64 )v1337_conf_info.num, attr_value_t );
    {
        #line 972 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        *v1337_items = *val;
        #line 972 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    size_t v1337_no_items UNUSED  = 1LL;
    bool v1337_allow_cutoff UNUSED  = v1337_conf_info.allow_cutoff;
    #line 976 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 976 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1341_i UNUSED  = (int )start_dim;
        #line 976 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1341_i < (int64 )((int )v1337_id_info.dimensions); (int64 )++(v1341_i))
        #line 976 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            uint32 v1342_frag_size UNUSED  = v1337_id_info.dimsizes[(int64 )v1341_i];
            size_t v1342_new_no_items UNUSED  = (uint64 )v1337_no_items * (uint64 )v1342_frag_size;
            if (v1337_allow_cutoff)
            {
                #line 980 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v1344_j UNUSED  = (int32 )0LL;
                #line 980 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1344_j, (uint64 )v1337_no_items); (int64 )++(v1344_j))
                #line 980 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    uint32 v1345_subfrag_size UNUSED  = (uint32 )(SIM_attr_is_list(v1337_items[(int64 )v1344_j]) ? (int64 )SIM_attr_list_size(v1337_items[(int64 )v1344_j]) : 0LL);
                    #line 984 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    attr_value_t *v1345_subfrags UNUSED  = 0LL < (int64 )v1345_subfrag_size ? SIM_attr_list(v1337_items[(int64 )v1344_j]) : NULL;
                    #line 987 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    {
                        #line 987 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1346_k UNUSED  = (int32 )0LL;
                        #line 987 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1346_k < (int64 )v1345_subfrag_size; (int64 )++(v1346_k))
                        #line 989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        {
                            #line 989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1337_items_buf[(int64 )((uint64 )v1344_j * (uint64 )v1342_frag_size + (uint64 )v1346_k)] = v1345_subfrags[(int64 )v1346_k];
                            #line 989 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        }
                        #line 987 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    #line 991 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    {
                        #line 991 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1349_k UNUSED  = (int )v1345_subfrag_size;
                        #line 991 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1349_k < (int64 )v1342_frag_size; (int64 )++(v1349_k))
                        {
                            #line 992 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1337_items_buf[(int64 )((uint64 )v1344_j * (uint64 )v1342_frag_size + (uint64 )v1349_k)] = SIM_make_attr_nil();
                            #line 992 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        }
                        #line 991 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    #line 994 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 980 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 995 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            else
            {
                #line 996 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v1353_j UNUSED  = (int32 )0LL;
                #line 996 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1353_j, (uint64 )v1337_no_items); (int64 )++(v1353_j))
                #line 996 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    attr_value_t *v1354_subfrags UNUSED  = SIM_attr_list(v1337_items[(int64 )v1353_j]);
                    {
                        #line 998 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1355_k UNUSED  = (int32 )0LL;
                        #line 998 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1355_k < (int64 )v1342_frag_size; (int64 )++(v1355_k))
                        {
                            #line 999 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1337_items_buf[(int64 )((uint64 )v1353_j * (uint64 )v1342_frag_size + (uint64 )v1355_k)] = v1354_subfrags[(int64 )v1355_k];
                            #line 999 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        }
                        #line 998 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    #line 1001 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 996 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            attr_value_t *v1358_tmp0 UNUSED  = v1337_items_buf;
            #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            attr_value_t *v1358_tmp1 UNUSED  = v1337_items;
            #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v1337_items = v1358_tmp0;
                #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v1337_items_buf = v1358_tmp1;
                #line 1003 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            {
                #line 1004 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v1337_no_items = v1342_new_no_items;
                #line 1004 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
        #line 976 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1006 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    MM_FREE(v1337_items_buf);
    {
        #line 1007 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1360_i UNUSED  = (int32 )0LL;
        #line 1007 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1360_i, (uint64 )v1337_no_items); (int64 )++(v1360_i))
        #line 1007 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            _traitref_t v1361_traitref UNUSED  = {.trait=v1337_conf_info.vtable, .id={.id=v1337_id_info.id, .encoded_index=(uint32 )((uint64 )v1360_i + (uint64 )flat_index_offset)}};
            #line 1010 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            set_error_t v1361_status UNUSED  = CALL_TRAIT_METHOD(_conf_attribute, set_attribute, _dev, *((_conf_attribute *)&v1361_traitref), v1337_items[(int64 )v1360_i]);
            #line 1012 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            if (!((int64 )v1361_status == 0LL))
            #line 1012 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                MM_FREE(v1337_items);
                return v1361_status;
            }
        }
        #line 1007 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 1017 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    MM_FREE(v1337_items);
    return (int32 )0LL;
}
#line 9821 "DEC21140A-dml.c"

/* _get_attribute_attr_portobj_trampoline */
static attr_value_t _DML_M__get_attribute_attr_portobj_trampoline(void  *_info, conf_object_t *_portobj, attr_value_t *_idx)
#line 876 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _port_object_t *v1363_portobj UNUSED  = (_port_object_t *)_portobj;
    _dml_attr_getset_info_t *v1363_info UNUSED  = (_dml_attr_getset_info_t *)_info;
    #line 880 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    uint32 v1363_flat_index_offset UNUSED  = (uint32 )0ULL;
    uint32 v1363_offset_coefficient UNUSED  = v1363_info->num;
    {
        #line 882 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint32 v1364_i UNUSED  = (uint32 )0ULL;
        #line 882 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1364_i < (int64 )v1363_portobj->ndims; (int64 )++(v1364_i))
        #line 882 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            uint32 *v1366_tmp UNUSED  = &v1363_offset_coefficient;
            #line 883 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1366_tmp = (uint32 )(DML_div((int64 )*v1366_tmp, (int64 )v1363_info->id_info->dimsizes[(int64 )v1364_i], "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 883));
            uint32 *v1367_tmp UNUSED  = &v1363_flat_index_offset;
            #line 884 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1367_tmp = (uint32 )((uint64 )*v1367_tmp + (uint64 )v1363_portobj->indices[(int64 )v1364_i] * (uint64 )v1363_offset_coefficient);
        }
        #line 882 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 887 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    return (&_trampoline_DML_M__get_attribute_attr)(v1363_portobj->dev, _info, (uint32 )v1363_portobj->ndims, v1363_flat_index_offset);
    #line 889 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9852 "DEC21140A-dml.c"

/* _get_attribute_attr */
static attr_value_t _DML_M__get_attribute_attr(DEC21140A_dml_t *_dev, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
#line 893 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    _dml_attr_getset_info_t v1368_conf_info UNUSED  = *_conf_info;
    _id_info_t v1368_id_info UNUSED  = *v1368_conf_info.id_info;
    DML_ASSERT("/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 896, (int64 )start_dim <= (int64 )v1368_id_info.dimensions);
    #line 898 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    if ((int64 )((uint64 )v1368_id_info.dimensions - (uint64 )start_dim) == 0LL)
    #line 898 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        _traitref_t v1369_traitref UNUSED  = {.trait=v1368_conf_info.vtable, .id={.id=v1368_id_info.id, .encoded_index=flat_index_offset}};
        #line 901 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        return CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1369_traitref));
    }
    #line 904 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    size_t v1368_no_items UNUSED  = v1368_conf_info.num;
    {
        #line 905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        uint32 v1371_i UNUSED  = (uint32 )0ULL;
        #line 905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )v1371_i < (int64 )start_dim; (int64 )++(v1371_i))
        #line 905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            size_t *v1373_tmp UNUSED  = &v1368_no_items;
            #line 906 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            *v1373_tmp = DML_divu((uint64 )*v1373_tmp, (uint64 )v1368_id_info.dimsizes[(int64 )v1371_i], "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 906);
        }
        #line 905 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 908 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t *v1368_items UNUSED  = MM_ZALLOC((uint64 )v1368_no_items, attr_value_t );
    attr_value_t *v1368_items_buf UNUSED  = MM_ZALLOC((uint64 )v1368_no_items, attr_value_t );
    {
        #line 910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1374_i UNUSED  = (int32 )0LL;
        #line 910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; DML_lt_iu((int64 )v1374_i, (uint64 )v1368_no_items); (int64 )++(v1374_i))
        #line 910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        {
            _traitref_t v1375_traitref UNUSED  = {.trait=v1368_conf_info.vtable, .id={.id=v1368_id_info.id, .encoded_index=(uint32 )((uint64 )v1374_i + (uint64 )flat_index_offset)}};
            #line 913 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 913 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v1368_items[(int64 )v1374_i] = CALL_TRAIT_METHOD0(_conf_attribute, get_attribute, _dev, *((_conf_attribute *)&v1375_traitref));
                #line 913 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
        #line 910 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 915 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    {
        #line 915 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        int v1377_i UNUSED  = (int )((uint64 )((int )v1368_id_info.dimensions) - 1ULL);
        #line 915 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
        for (; (int64 )start_dim <= (int64 )v1377_i; (int64 )--(v1377_i))
        {
            uint32 v1378_new_frag_size UNUSED  = v1368_id_info.dimsizes[(int64 )v1377_i];
            size_t v1378_new_no_items UNUSED  = DML_divu((uint64 )v1368_no_items, (uint64 )v1378_new_frag_size, "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml", 918);
            {
                #line 919 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                int v1379_j UNUSED  = (int32 )0LL;
                #line 919 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                for (; DML_lt_iu((int64 )v1379_j, (uint64 )v1378_new_no_items); (int64 )++(v1379_j))
                #line 919 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                {
                    {
                        #line 920 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        v1368_items_buf[(int64 )v1379_j] = SIM_alloc_attr_list(v1378_new_frag_size);
                        #line 920 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    attr_value_t *v1380_new_frag UNUSED  = SIM_attr_list(v1368_items_buf[(int64 )v1379_j]);
                    {
                        #line 922 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        int v1382_k UNUSED  = (int32 )0LL;
                        #line 922 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        for (; (int64 )v1382_k < (int64 )v1378_new_frag_size; (int64 )++(v1382_k))
                        {
                            #line 923 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                            v1380_new_frag[(int64 )v1382_k] = v1368_items[(int64 )((uint64 )v1379_j * (uint64 )v1378_new_frag_size + (uint64 )v1382_k)];
                            #line 923 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                        }
                        #line 922 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                    }
                    #line 925 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                }
                #line 919 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            attr_value_t *v1385_tmp0 UNUSED  = v1368_items_buf;
            #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            attr_value_t *v1385_tmp1 UNUSED  = v1368_items;
            #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v1368_items = v1385_tmp0;
                #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            {
                #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v1368_items_buf = v1385_tmp1;
                #line 926 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
            {
                #line 927 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
                v1368_no_items = v1378_new_no_items;
                #line 927 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
            }
        }
        #line 915 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    }
    #line 929 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
    attr_value_t v1368_to_ret UNUSED  = *v1368_items;
    MM_FREE(v1368_items);
    MM_FREE(v1368_items_buf);
    return v1368_to_ret;
}
#line 9972 "DEC21140A-dml.c"

/* _set_attribute_attr_trampoline */
static set_error_t _DML_M__set_attribute_attr_trampoline(void  *info, conf_object_t *obj, attr_value_t *val, attr_value_t *_idx)
#line 937 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return (&_trampoline_DML_M__set_attribute_attr)(obj, info, (uint32 )0ULL, (uint32 )0ULL, val);
}
#line 9980 "DEC21140A-dml.c"

/* _get_attribute_attr_trampoline */
static attr_value_t _DML_M__get_attribute_attr_trampoline(void  *info, conf_object_t *obj, attr_value_t *_idx)
#line 870 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return (&_trampoline_DML_M__get_attribute_attr)(obj, info, (uint32 )0ULL, (uint32 )0ULL);
}
#line 9988 "DEC21140A-dml.c"

/* _get_attribute_info */
static _dml_attr_conf_info_t _DML_M__get_attribute_info(_conf_attribute attr)
#line 844 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
{
    return (_dml_attr_conf_info_t ) {.name=VTABLE_PARAM(attr, struct __conf_attribute, _attr_name), .type=VTABLE_PARAM(attr, struct __conf_attribute, _attr_type), .doc=VTABLE_PARAM(attr, struct __conf_attribute, _documentation), .parent_obj_class=!(VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) == NULL) ? *VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_class) : NULL, .proxy_info=VTABLE_PARAM(attr, struct __conf_attribute, _parent_obj_proxy_info), .flags=VTABLE_PARAM(attr, struct __conf_attribute, _flags), .object_relative_dims=VTABLE_PARAM(attr, struct __conf_attribute, _object_relative_dims), .readable=VTABLE_PARAM(attr, struct __conf_attribute, readable), .writable=VTABLE_PARAM(attr, struct __conf_attribute, writable), .should_be_registered=VTABLE_PARAM(attr, struct __conf_attribute, _should_be_registered), .allow_cutoff=VTABLE_PARAM(attr, struct __conf_attribute, _attr_allow_cutoff)};
    #line 852 "/home/david/SIMICS/simics-6.0.185/linux64/bin/dml/1.4/dml-builtins.dml"
}
#line 9997 "DEC21140A-dml.c"

conf_class_t *
_initialize_DEC21140A_dml(void)
{

    const class_info_t funcs = {
        .alloc = DEC21140A_dml_alloc,
        .init = DEC21140A_dml_init,
        .finalize = DEC21140A_dml_finalize,
        .dealloc = DEC21140A_dml_dealloc,
        .description = "DEC21140A Ethernet controller.",
        .short_desc = "model of DEC21140A Ethernet controller",
    };

    conf_class_t *class = SIM_create_class("DEC21140A-dml", &funcs);
    _dev_class = class;
    if (SIM_clear_exception() != SimExc_No_Exception) {
        fprintf(stderr, "Failed to register class DEC21140A-dml: %s\n", SIM_last_error());
        return NULL;
    }

    GET_API_FUNCTION(_SIM_rtn, SIM_register_tracked_notifier);
    if (_SIM_rtn != NULL) {
        _SIM_rtn(class, Sim_Notify_State_Change, "Notifier on potential DML state change" , _DEC21140A_dml_update_has_state_notifier);
    }
    _initialize_traits();
    _initialize_identity_ht();
    _initialize_vtable_hts();
    _initialize_typeseq_after_on_hook_hts();
    _register_events(class);
    _port_class_HRESET = _register_port_class("DEC21140A-dml.HRESET", NULL, NULL);
    SIM_register_port(class, "port.HRESET", _port_class_HRESET, NULL);
    _port_class_SRESET = _register_port_class("DEC21140A-dml.SRESET", NULL, NULL);
    SIM_register_port(class, "port.SRESET", _port_class_SRESET, NULL);
    _port_class_csr = _register_port_class("DEC21140A-dml.csr", NULL, "Control and Status Register Mapping");
    SIM_register_port(class, "bank.csr", _port_class_csr, NULL);
    _port_class_pci_config = _register_port_class("DEC21140A-dml.pci_config", NULL, "The PCI configuration space.");
    SIM_register_port(class, "bank.pci_config", _port_class_pci_config, NULL);
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_HRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_HRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_HRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_HRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "HRESET", NULL);
    }
    {
        static const signal_interface_t signal_interface = {
        .signal_lower = &_DML_PIFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_PIFACE_SRESET__signal__signal_raise,
    };
        SIM_register_interface(_port_class_SRESET, "signal", &signal_interface);
        static const signal_interface_t port_iface = {
        .signal_lower = &_DML_IFACE_SRESET__signal__signal_lower,
        .signal_raise = &_DML_IFACE_SRESET__signal__signal_raise,
    };
        SIM_register_port_interface(class, "signal", &port_iface, "SRESET", NULL);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_csr__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_csr__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_csr__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_csr__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_csr__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_csr__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_csr__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_csr__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_csr, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_csr__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_csr__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_csr__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_csr__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_csr__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_csr__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_csr__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_csr__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "csr", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_csr__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_csr__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_csr, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_csr__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_csr__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "csr", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_csr__io_memory__operation,
    };
        SIM_register_interface(_port_class_csr, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_csr__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "csr", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_csr__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_csr__register_view__description,
        .get_register_value = &_DML_PIFACE_csr__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_csr__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_csr__register_view__register_info,
        .set_register_value = &_DML_PIFACE_csr__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_csr, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_csr__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_csr__register_view__description,
        .get_register_value = &_DML_IFACE_csr__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_csr__register_view__number_of_registers,
        .register_info = &_DML_IFACE_csr__register_view__register_info,
        .set_register_value = &_DML_IFACE_csr__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "csr", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_csr__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_csr, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_csr__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "csr", NULL);
    }
    {
        static const ieee_802_3_mac_interface_t ieee_802_3_mac_interface = {
        .link_status_changed = &_DML_IFACE_ieee_802_3_mac__link_status_changed,
        .receive_frame = &_DML_IFACE_ieee_802_3_mac__receive_frame,
        .tx_bandwidth_available = &_DML_IFACE_ieee_802_3_mac__tx_bandwidth_available,
    };
        SIM_register_interface(class, "ieee_802_3_mac", &ieee_802_3_mac_interface);
    }
    {
        static const ieee_802_3_mac_v3_interface_t ieee_802_3_mac_v3_interface = {
        .link_status_changed = &_DML_IFACE_ieee_802_3_mac_v3__link_status_changed,
        .receive_frame = &_DML_IFACE_ieee_802_3_mac_v3__receive_frame,
        .tx_bandwidth_available = &_DML_IFACE_ieee_802_3_mac_v3__tx_bandwidth_available,
    };
        SIM_register_interface(class, "ieee_802_3_mac_v3", &ieee_802_3_mac_v3_interface);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_IFACE_io_memory__operation,
    };
        SIM_register_interface(class, "io_memory", &io_memory_interface);
    }
    {
        static const bank_instrumentation_subscribe_interface_t bank_instrumentation_subscribe_interface = {
        .disable_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_PIFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_interface(_port_class_pci_config, "bank_instrumentation_subscribe", &bank_instrumentation_subscribe_interface);
        static const bank_instrumentation_subscribe_interface_t port_iface = {
        .disable_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__disable_connection_callbacks,
        .enable_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__enable_connection_callbacks,
        .register_after_read = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_read,
        .register_after_write = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_after_write,
        .register_before_read = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_read,
        .register_before_write = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__register_before_write,
        .remove_callback = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_callback,
        .remove_connection_callbacks = &_DML_IFACE_pci_config__bank_instrumentation_subscribe__remove_connection_callbacks,
    };
        SIM_register_port_interface(class, "bank_instrumentation_subscribe", &port_iface, "pci_config", NULL);
    }
    {
        static const instrumentation_order_interface_t instrumentation_order_interface = {
        .get_connections = &_DML_PIFACE_pci_config__instrumentation_order__get_connections,
        .move_before = &_DML_PIFACE_pci_config__instrumentation_order__move_before,
    };
        SIM_register_interface(_port_class_pci_config, "instrumentation_order", &instrumentation_order_interface);
        static const instrumentation_order_interface_t port_iface = {
        .get_connections = &_DML_IFACE_pci_config__instrumentation_order__get_connections,
        .move_before = &_DML_IFACE_pci_config__instrumentation_order__move_before,
    };
        SIM_register_port_interface(class, "instrumentation_order", &port_iface, "pci_config", NULL);
    }
    {
        static const io_memory_interface_t io_memory_interface = {
        .operation = &_DML_PIFACE_pci_config__io_memory__operation,
    };
        SIM_register_interface(_port_class_pci_config, "io_memory", &io_memory_interface);
        static const io_memory_interface_t port_iface = {
        .operation = &_DML_IFACE_pci_config__io_memory__operation,
    };
        SIM_register_port_interface(class, "io_memory", &port_iface, "pci_config", NULL);
    }
    {
        static const register_view_interface_t register_view_interface = {
        .big_endian_bitorder = &_DML_PIFACE_pci_config__register_view__big_endian_bitorder,
        .description = &_DML_PIFACE_pci_config__register_view__description,
        .get_register_value = &_DML_PIFACE_pci_config__register_view__get_register_value,
        .number_of_registers = &_DML_PIFACE_pci_config__register_view__number_of_registers,
        .register_info = &_DML_PIFACE_pci_config__register_view__register_info,
        .set_register_value = &_DML_PIFACE_pci_config__register_view__set_register_value,
    };
        SIM_register_interface(_port_class_pci_config, "register_view", &register_view_interface);
        static const register_view_interface_t port_iface = {
        .big_endian_bitorder = &_DML_IFACE_pci_config__register_view__big_endian_bitorder,
        .description = &_DML_IFACE_pci_config__register_view__description,
        .get_register_value = &_DML_IFACE_pci_config__register_view__get_register_value,
        .number_of_registers = &_DML_IFACE_pci_config__register_view__number_of_registers,
        .register_info = &_DML_IFACE_pci_config__register_view__register_info,
        .set_register_value = &_DML_IFACE_pci_config__register_view__set_register_value,
    };
        SIM_register_port_interface(class, "register_view", &port_iface, "pci_config", NULL);
    }
    {
        static const register_view_read_only_interface_t register_view_read_only_interface = {
        .is_read_only = &_DML_PIFACE_pci_config__register_view_read_only__is_read_only,
    };
        SIM_register_interface(_port_class_pci_config, "register_view_read_only", &register_view_read_only_interface);
        static const register_view_read_only_interface_t port_iface = {
        .is_read_only = &_DML_IFACE_pci_config__register_view_read_only__is_read_only,
    };
        SIM_register_port_interface(class, "register_view_read_only", &port_iface, "pci_config", NULL);
    }
    {
        static const pci_device_interface_t pci_device_interface = {
        .bus_reset = &_DML_IFACE_pci_device__bus_reset,
    };
        SIM_register_interface(class, "pci_device", &pci_device_interface);
    }

    const char *const log_groups[] = {
        "PCI_config",
        "PCI_DMA",
        "PCI_IRQ",
        "Register_Read",
        "Register_Write",
        NULL
    };
    SIM_log_register_groups(class, log_groups);
    SIM_log_register_groups(_port_class_HRESET, log_groups);
    SIM_log_register_groups(_port_class_SRESET, log_groups);
    SIM_log_register_groups(_port_class_csr, log_groups);
    SIM_log_register_groups(_port_class_pci_config, log_groups);

    _startup_calls();
    return class;
}

static void _initialize_vtable_hts(void)
{
}
static void __attribute__((optimize("O0")))
_tinit_init(struct _init *_ret, _each_in_param_t _init__each_init, void  (*_init_init)(DEC21140A_dml_t *arg0, init arg1))
{
    *_ret = (struct _init){
        .init = _init_init,
        ._each_init = _init__each_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit__qname(struct __qname *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_desc(struct _desc *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_documentation(struct _documentation *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_limitations(struct _limitations *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_name(struct _name *_ret, char const **_name_name)
{
    *_ret = (struct _name){
        .name = _name_name,
        };
}
static void __attribute__((optimize("O0")))
_tinit_object(struct _object *_ret, char const **_object_name)
{
    _tinit__qname(&_ret->_qname);
    _tinit_desc(&_ret->desc);
    _tinit_documentation(&_ret->documentation);
    _tinit_limitations(&_ret->limitations);
    _tinit_name(&_ret->name, _object_name);
}
static void __attribute__((optimize("O0")))
_tinit_post_init(struct _post_init *_ret, _each_in_param_t _post_init__each_post_init, void  (*_post_init_post_init)(DEC21140A_dml_t *arg0, post_init arg1))
{
    *_ret = (struct _post_init){
        .post_init = _post_init_post_init,
        ._each_post_init = _post_init__each_post_init,
        };
}
static void __attribute__((optimize("O0")))
_tinit_device(struct _device *_ret, _each_in_param_t _device__each_init, _each_in_param_t _device__each_post_init, void  (*_device_init)(DEC21140A_dml_t *arg0, init arg1), char const **_device_name, void  (*_device_post_init)(DEC21140A_dml_t *arg0, post_init arg1))
{
    _tinit_init(&_ret->init, _device__each_init, _device_init);
    _tinit_object(&_ret->object, _device_name);
    _tinit_post_init(&_ret->post_init, _device__each_post_init, _device_post_init);
}
static void __attribute__((optimize("O0")))
_tinit_implement(struct _implement *_ret, char const **_implement_name)
{
    _tinit_object(&_ret->object, _implement_name);
}
static void __attribute__((optimize("O0")))
_tinit_port(struct _port *_ret, uint32 _port__cached_port_obj, char const **_port_name)
{
    *_ret = (struct _port){
        ._cached_port_obj = _port__cached_port_obj,
        };
    _tinit_object(&_ret->object, _port_name);
}
static void __attribute__((optimize("O0")))
_tinit__conf_attribute(struct __conf_attribute *_ret, bool *__conf_attribute__attr_allow_cutoff, char const **__conf_attribute__attr_name, char const **__conf_attribute__attr_type, char const **__conf_attribute__documentation, attr_attr_t *__conf_attribute__flags, uint32 *__conf_attribute__object_relative_dims, conf_class_t ***__conf_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__conf_attribute__parent_obj_proxy_info, bool *__conf_attribute__should_be_registered, attr_value_t (*__conf_attribute_get_attribute)(DEC21140A_dml_t *arg0, _conf_attribute arg1), char const **__conf_attribute_name, bool *__conf_attribute_readable, set_error_t (*__conf_attribute_set_attribute)(DEC21140A_dml_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *__conf_attribute_writable)
{
    *_ret = (struct __conf_attribute){
        .get_attribute = __conf_attribute_get_attribute,
        .set_attribute = __conf_attribute_set_attribute,
        ._attr_allow_cutoff = __conf_attribute__attr_allow_cutoff,
        ._attr_name = __conf_attribute__attr_name,
        ._attr_type = __conf_attribute__attr_type,
        ._documentation = __conf_attribute__documentation,
        ._flags = __conf_attribute__flags,
        ._object_relative_dims = __conf_attribute__object_relative_dims,
        ._parent_obj_class = __conf_attribute__parent_obj_class,
        ._parent_obj_proxy_info = __conf_attribute__parent_obj_proxy_info,
        ._should_be_registered = __conf_attribute__should_be_registered,
        .readable = __conf_attribute_readable,
        .writable = __conf_attribute_writable,
        };
    _tinit_object(&_ret->object, __conf_attribute_name);
}
static void __attribute__((optimize("O0")))
_tinit_attribute(struct _attribute *_ret, bool *_attribute__attr_allow_cutoff, char const **_attribute__attr_name, char const **_attribute__attr_type, char const **_attribute__documentation, attr_attr_t *_attribute__flags, uint32 *_attribute__object_relative_dims, conf_class_t ***_attribute__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_attribute__parent_obj_proxy_info, bool *_attribute__should_be_registered, attr_value_t (*_attribute_get)(DEC21140A_dml_t *arg0, attribute arg1), char const **_attribute_name, bool *_attribute_readable, bool (*_attribute_set)(DEC21140A_dml_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_attribute_set_attribute)(DEC21140A_dml_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_attribute_writable)
{
    *_ret = (struct _attribute){
        .get = _attribute_get,
        .set = _attribute_set,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _attribute__attr_allow_cutoff, _attribute__attr_name, _attribute__attr_type, _attribute__documentation, _attribute__flags, _attribute__object_relative_dims, _attribute__parent_obj_class, _attribute__parent_obj_proxy_info, _attribute__should_be_registered, _DML_TM_attribute__get_attribute, _attribute_name, _attribute_readable, _attribute_set_attribute == NULL ? _DML_TM_attribute__set_attribute : _attribute_set_attribute, _attribute_writable);
}
static void __attribute__((optimize("O0")))
_tinit_pseudo_attr(struct _pseudo_attr *_ret, bool *_pseudo_attr__attr_allow_cutoff, char const **_pseudo_attr__attr_name, char const **_pseudo_attr__attr_type, char const **_pseudo_attr__documentation, attr_attr_t *_pseudo_attr__flags, uint32 *_pseudo_attr__object_relative_dims, conf_class_t ***_pseudo_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_pseudo_attr__parent_obj_proxy_info, bool *_pseudo_attr__should_be_registered, attr_value_t (*_pseudo_attr_get)(DEC21140A_dml_t *arg0, attribute arg1), char const **_pseudo_attr_name, bool *_pseudo_attr_readable, bool (*_pseudo_attr_set)(DEC21140A_dml_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_pseudo_attr_set_attribute)(DEC21140A_dml_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_pseudo_attr_writable)
{
    _tinit_attribute(&_ret->attribute, _pseudo_attr__attr_allow_cutoff, _pseudo_attr__attr_name, _pseudo_attr__attr_type, _pseudo_attr__documentation, _pseudo_attr__flags, _pseudo_attr__object_relative_dims, _pseudo_attr__parent_obj_class, _pseudo_attr__parent_obj_proxy_info, _pseudo_attr__should_be_registered, _pseudo_attr_get, _pseudo_attr_name, _pseudo_attr_readable, _pseudo_attr_set, _pseudo_attr_set_attribute, _pseudo_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit_read_only_attr(struct _read_only_attr *_ret, bool *_read_only_attr__attr_allow_cutoff, char const **_read_only_attr__attr_name, char const **_read_only_attr__attr_type, char const **_read_only_attr__documentation, attr_attr_t *_read_only_attr__flags, uint32 *_read_only_attr__object_relative_dims, conf_class_t ***_read_only_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_read_only_attr__parent_obj_proxy_info, bool *_read_only_attr__should_be_registered, attr_value_t (*_read_only_attr_get)(DEC21140A_dml_t *arg0, attribute arg1), char const **_read_only_attr_name, bool *_read_only_attr_readable, set_error_t (*_read_only_attr_set_attribute)(DEC21140A_dml_t *arg0, _conf_attribute arg1, attr_value_t arg2), bool *_read_only_attr_writable)
{
    _tinit_pseudo_attr(&_ret->pseudo_attr, _read_only_attr__attr_allow_cutoff, _read_only_attr__attr_name, _read_only_attr__attr_type, _read_only_attr__documentation, _read_only_attr__flags, _read_only_attr__object_relative_dims, _read_only_attr__parent_obj_class, _read_only_attr__parent_obj_proxy_info, _read_only_attr__should_be_registered, _read_only_attr_get, _read_only_attr_name, _read_only_attr_readable, _DML_TM_read_only_attr__set, _read_only_attr_set_attribute, _read_only_attr_writable);
}
static void __attribute__((optimize("O0")))
_tinit_hard_reset(struct __hard_reset *_ret, void  (*_hard_reset__default_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), _each_in_param_t _hard_reset__each_hard_reset, void  (*_hard_reset_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1))
{
    *_ret = (struct __hard_reset){
        ._default_hard_reset = _hard_reset__default_hard_reset == NULL ? _DML_TM_hard_reset___default_hard_reset : _hard_reset__default_hard_reset,
        .hard_reset = _hard_reset_hard_reset == NULL ? _DML_TM_hard_reset__hard_reset : _hard_reset_hard_reset,
        ._each_hard_reset = _hard_reset__each_hard_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit_init_val(struct _init_val *_ret, void  (*_init_val__default_init)(DEC21140A_dml_t *arg0, init_val arg1), _each_in_param_t _init_val__each_init, void  (*_init_val_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_init_val_init_val)
{
    *_ret = (struct _init_val){
        ._default_init = _init_val__default_init,
        .init_val = _init_val_init_val,
        };
    _tinit_init(&_ret->init, _init_val__each_init, _init_val_init == NULL ? _DML_TM_init_val__init : _init_val_init);
}
static void __attribute__((optimize("O0")))
_tinit__init_val_hard_reset(struct __init_val_hard_reset *_ret, void  (*__init_val_hard_reset__default_init)(DEC21140A_dml_t *arg0, init_val arg1), _each_in_param_t __init_val_hard_reset__each_hard_reset, _each_in_param_t __init_val_hard_reset__each_init, void  (*__init_val_hard_reset_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*__init_val_hard_reset_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *__init_val_hard_reset_init_val)
{
    _tinit_hard_reset(&_ret->_hard_reset, _DML_TM__init_val_hard_reset___default_hard_reset, __init_val_hard_reset__each_hard_reset, __init_val_hard_reset_hard_reset);
    _tinit_init_val(&_ret->init_val, __init_val_hard_reset__default_init, __init_val_hard_reset__each_init, __init_val_hard_reset_init, __init_val_hard_reset_init_val);
}
static void __attribute__((optimize("O0")))
_tinit_soft_reset(struct __soft_reset *_ret, void  (*_soft_reset__default_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), _each_in_param_t _soft_reset__each_soft_reset, void  (*_soft_reset_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    *_ret = (struct __soft_reset){
        ._default_soft_reset = _soft_reset__default_soft_reset == NULL ? _DML_TM_soft_reset___default_soft_reset : _soft_reset__default_soft_reset,
        .soft_reset = _soft_reset_soft_reset == NULL ? _DML_TM_soft_reset__soft_reset : _soft_reset_soft_reset,
        ._each_soft_reset = _soft_reset__each_soft_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit__init_val_soft_reset(struct __init_val_soft_reset *_ret, void  (*__init_val_soft_reset__default_init)(DEC21140A_dml_t *arg0, init_val arg1), _each_in_param_t __init_val_soft_reset__each_init, _each_in_param_t __init_val_soft_reset__each_soft_reset, void  (*__init_val_soft_reset_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *__init_val_soft_reset_init_val, void  (*__init_val_soft_reset_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit_init_val(&_ret->init_val, __init_val_soft_reset__default_init, __init_val_soft_reset__each_init, __init_val_soft_reset_init, __init_val_soft_reset_init_val);
    _tinit_soft_reset(&_ret->_soft_reset, _DML_TM__init_val_soft_reset___default_soft_reset, __init_val_soft_reset__each_soft_reset, __init_val_soft_reset_soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit__bitsize(struct __bitsize *_ret, uint8 *__bitsize_bitsize)
{
    *_ret = (struct __bitsize){
        .bitsize = __bitsize_bitsize,
        };
}
static void __attribute__((optimize("O0")))
_tinit_get_val(struct _get_val *_ret, uint64 (*_get_val__default_get)(DEC21140A_dml_t *arg0, get_val arg1), uint64 (*_get_val_get_val)(DEC21140A_dml_t *arg0, get_val arg1))
{
    *_ret = (struct _get_val){
        ._default_get = _get_val__default_get,
        .get_val = _get_val_get_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__get(struct __get *_ret, uint64 (*__get__default_get)(DEC21140A_dml_t *arg0, get_val arg1), uint64 (*__get_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*__get_get_val)(DEC21140A_dml_t *arg0, get_val arg1))
{
    *_ret = (struct __get){
        .get = __get_get == NULL ? _DML_TM__get__get : __get_get,
        };
    _tinit_get_val(&_ret->get_val, __get__default_get, __get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit__lsb(struct __lsb *_ret, uint8 *__lsb_lsb)
{
    *_ret = (struct __lsb){
        .lsb = __lsb_lsb,
        };
}
static void __attribute__((optimize("O0")))
_tinit_set_val(struct _set_val *_ret, void  (*_set_val__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), void  (*_set_val_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct _set_val){
        ._default_set = _set_val__default_set,
        .set_val = _set_val_set_val,
        };
}
static void __attribute__((optimize("O0")))
_tinit__set(struct __set *_ret, void  (*__set__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), void  (*__set_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), void  (*__set_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct __set){
        .set = __set_set == NULL ? _DML_TM__set__set : __set_set,
        };
    _tinit_set_val(&_ret->set_val, __set__default_set, __set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_shown_desc(struct _shown_desc *_ret, char const **_shown_desc_shown_desc)
{
    *_ret = (struct _shown_desc){
        .shown_desc = _shown_desc_shown_desc,
        };
    _tinit_desc(&_ret->desc);
}
static void __attribute__((optimize("O0")))
_tinit_field(struct _field *_ret, _each_in_param_t _field__each_init, uint8 *_field_bitsize, uint64 (*_field_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*_field_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_field_init_val, uint8 *_field_lsb, char const **_field_name, _register *_field_reg, void  (*_field_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_field_shown_desc)
{
    *_ret = (struct _field){
        .reg = _field_reg,
        };
    _tinit__bitsize(&_ret->_bitsize, _field_bitsize);
    _tinit__get(&_ret->_get, _DML_TM_field___default_get, _field_get, _DML_TM_field__get_val);
    _tinit__lsb(&_ret->_lsb, _field_lsb);
    _tinit__set(&_ret->_set, _DML_TM_field___default_set, _field_set, _DML_TM_field__set_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_field___default_init, _field__each_init, _field_init, _field_init_val);
    _tinit_object(&_ret->object, _field_name);
    _tinit_shown_desc(&_ret->shown_desc, _field_shown_desc);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__field, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(struct ___implicit__init_val_hard_reset___init_val_soft_reset__field *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__field_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset__field_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_soft_reset);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset__field__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__field_get, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__field__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__field_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__field_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset__field_name, ___implicit__init_val_hard_reset___init_val_soft_reset__field_reg, ___implicit__init_val_hard_reset___init_val_soft_reset__field_set, ___implicit__init_val_hard_reset___init_val_soft_reset__field_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_write_field(struct _write_field *_ret, void  (*_write_field_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_field){
        .write_field = _write_field_write_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__write_field(struct __write_field *_ret, uint8 *__write_field_bitsize, uint8 *__write_field_lsb, void  (*__write_field_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__bitsize(&_ret->_bitsize, __write_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __write_field_lsb);
    _tinit_write_field(&_ret->write_field, __write_field_write_field);
}
static void __attribute__((optimize("O0")))
_tinit__reg_or_field(struct __reg_or_field *_ret, bool *__reg_or_field_is_register)
{
    *_ret = (struct __reg_or_field){
        .is_register = __reg_or_field_is_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_power_on_reset(struct _power_on_reset *_ret, void  (*_power_on_reset__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), _each_in_param_t _power_on_reset__each_power_on_reset, void  (*_power_on_reset_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1))
{
    *_ret = (struct _power_on_reset){
        ._default_power_on_reset = _power_on_reset__default_power_on_reset == NULL ? _DML_TM_power_on_reset___default_power_on_reset : _power_on_reset__default_power_on_reset,
        .power_on_reset = _power_on_reset_power_on_reset == NULL ? _DML_TM_power_on_reset__power_on_reset : _power_on_reset_power_on_reset,
        ._each_power_on_reset = _power_on_reset__each_power_on_reset,
        };
}
static void __attribute__((optimize("O0")))
_tinit_no_reset(struct _no_reset *_ret, void  (*_no_reset__default_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_no_reset__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_no_reset__default_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), _each_in_param_t _no_reset__each_hard_reset, _each_in_param_t _no_reset__each_power_on_reset, _each_in_param_t _no_reset__each_soft_reset, void  (*_no_reset_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_no_reset_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_no_reset_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _no_reset__default_hard_reset, _no_reset__each_hard_reset, _no_reset_hard_reset == NULL ? _DML_TM_no_reset__hard_reset : _no_reset_hard_reset);
    _tinit_power_on_reset(&_ret->power_on_reset, _no_reset__default_power_on_reset, _no_reset__each_power_on_reset, _no_reset_power_on_reset == NULL ? _DML_TM_no_reset__power_on_reset : _no_reset_power_on_reset);
    _tinit_soft_reset(&_ret->_soft_reset, _no_reset__default_soft_reset, _no_reset__each_soft_reset, _no_reset_soft_reset == NULL ? _DML_TM_no_reset__soft_reset : _no_reset_soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_constant(struct _constant *_ret, uint64 (*_constant__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_constant__default_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_constant__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_constant__default_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), _each_in_param_t _constant__each_hard_reset, _each_in_param_t _constant__each_power_on_reset, _each_in_param_t _constant__each_soft_reset, uint64 (*_constant_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_constant_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), bool *_constant_is_register, void  (*_constant_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_constant_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _constant_is_register);
    _tinit_get_val(&_ret->get_val, _constant__default_get, _constant_get_val);
    _tinit_no_reset(&_ret->no_reset, _constant__default_hard_reset, _constant__default_power_on_reset, _constant__default_soft_reset, _constant__each_hard_reset, _constant__each_power_on_reset, _constant__each_soft_reset, _constant_hard_reset, _constant_power_on_reset, _constant_soft_reset);
    _tinit_write_field(&_ret->write_field, _DML_TM_constant__write_field);
}
static void __attribute__((optimize("O0")))
_tinit_zeros(struct _zeros *_ret, uint64 (*_zeros__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_zeros__default_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_zeros__default_init)(DEC21140A_dml_t *arg0, init_val arg1), void  (*_zeros__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_zeros__default_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), _each_in_param_t _zeros__each_hard_reset, _each_in_param_t _zeros__each_init, _each_in_param_t _zeros__each_power_on_reset, _each_in_param_t _zeros__each_soft_reset, uint64 (*_zeros_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_zeros_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_zeros_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_zeros_init_val, bool *_zeros_is_register, void  (*_zeros_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_zeros_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit_constant(&_ret->constant, _zeros__default_get, _zeros__default_hard_reset, _zeros__default_power_on_reset, _zeros__default_soft_reset, _zeros__each_hard_reset, _zeros__each_power_on_reset, _zeros__each_soft_reset, _zeros_get_val, _zeros_hard_reset, _zeros_is_register, _zeros_power_on_reset, _zeros_soft_reset);
    _tinit_init_val(&_ret->init_val, _zeros__default_init, _zeros__each_init, _zeros_init, _zeros_init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_hard_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, _init_val_hard_reset._hard_reset).trait)->zeros.constant.no_reset._hard_reset;
    _DML_TM_no_reset__hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_soft_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, _init_val_soft_reset._soft_reset).trait)->zeros.constant.no_reset._soft_reset;
    _DML_TM_no_reset__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, _write_field.write_field).trait)->zeros.constant.write_field;
    _DML_TM_constant__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.constant.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__hard_reset___default_hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__soft_reset___default_soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.constant.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, zeros.constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros *_ret, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_power_on_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_is_register, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_name, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_hard_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_hard_reset__hard_reset__hard_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_soft_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___init_val_soft_reset__soft_reset__soft_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_shown_desc);
    _tinit_zeros(&_ret->zeros, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__hard_reset___default_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__default_power_on_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__each_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_is_register, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros__zeros__constant__no_reset__soft_reset__soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_ones(struct _ones *_ret, uint64 (*_ones__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_ones__default_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_ones__default_init)(DEC21140A_dml_t *arg0, init_val arg1), void  (*_ones__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_ones__default_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), _each_in_param_t _ones__each_hard_reset, _each_in_param_t _ones__each_init, _each_in_param_t _ones__each_power_on_reset, _each_in_param_t _ones__each_soft_reset, uint64 (*_ones_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_ones_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_ones_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_ones_init_val, bool *_ones_is_register, void  (*_ones_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_ones_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit_constant(&_ret->constant, _ones__default_get, _ones__default_hard_reset, _ones__default_power_on_reset, _ones__default_soft_reset, _ones__each_hard_reset, _ones__each_power_on_reset, _ones__each_soft_reset, _ones_get_val, _ones_hard_reset, _ones_is_register, _ones_power_on_reset, _ones_soft_reset);
    _tinit_init_val(&_ret->init_val, _ones__default_init, _ones__each_init, _ones_init, _ones_init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_hard_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, _init_val_hard_reset._hard_reset).trait)->ones.constant.no_reset._hard_reset;
    _DML_TM_no_reset__hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_soft_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, _init_val_soft_reset._soft_reset).trait)->ones.constant.no_reset._soft_reset;
    _DML_TM_no_reset__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, _write_field.write_field).trait)->ones.constant.write_field;
    _DML_TM_constant__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.constant.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__hard_reset___default_hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__soft_reset___default_soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.constant.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, ones.constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones *_ret, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_power_on_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_is_register, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_name, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_hard_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_hard_reset__hard_reset__hard_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_soft_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___init_val_soft_reset__soft_reset__soft_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_shown_desc);
    _tinit_ones(&_ret->ones, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__hard_reset___default_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__default_power_on_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__each_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_is_register, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones__ones__constant__no_reset__soft_reset__soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_write(struct ___write *_ret, uint64 (*_write__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_write__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_write_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), void  (*_write_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), void  (*_write_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    *_ret = (struct ___write){
        .write = _write_write == NULL ? _DML_TM_write__write : _write_write,
        };
    _tinit__get(&_ret->_get, _write__default_get, _write_get, _write_get_val);
    _tinit__set(&_ret->_set, _write__default_set, _write_set, _write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_shown_desc);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_write);
}
static void __attribute__((optimize("O0")))
_tinit_read_field(struct _read_field *_ret, uint64 (*_read_field_read_field)(DEC21140A_dml_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_field){
        .read_field = _read_field_read_field,
        };
}
static void __attribute__((optimize("O0")))
_tinit__read_field(struct __read_field *_ret, uint8 *__read_field_bitsize, uint8 *__read_field_lsb, uint64 (*__read_field_read_field)(DEC21140A_dml_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit__bitsize(&_ret->_bitsize, __read_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __read_field_lsb);
    _tinit_read_field(&_ret->read_field, __read_field_read_field);
}
static void __attribute__((optimize("O0")))
_tinit__log_unimpl_read(struct __log_unimpl_read *_ret, uint64 (*__log_unimpl_read__default_get)(DEC21140A_dml_t *arg0, get_val arg1), uint64 (*__log_unimpl_read_get_val)(DEC21140A_dml_t *arg0, get_val arg1), bool *__log_unimpl_read_is_register)
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, __log_unimpl_read_is_register);
    _tinit_get_val(&_ret->get_val, __log_unimpl_read__default_get, __log_unimpl_read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM__log_unimpl_read__read_field);
}
static void __attribute__((optimize("O0")))
_tinit__simple_write(struct __simple_write *_ret, uint64 (*__simple_write__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*__simple_write__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*__simple_write_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*__simple_write_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit_get_val(&_ret->get_val, __simple_write__default_get, __simple_write_get_val);
    _tinit_set_val(&_ret->set_val, __simple_write__default_set, __simple_write_set_val);
}
static void __attribute__((optimize("O0")))
_tinit__log_unimpl_write(struct __log_unimpl_write *_ret, uint64 (*__log_unimpl_write__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*__log_unimpl_write__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*__log_unimpl_write_get_val)(DEC21140A_dml_t *arg0, get_val arg1), bool *__log_unimpl_write_is_register, void  (*__log_unimpl_write_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, __log_unimpl_write_is_register);
    _tinit__simple_write(&_ret->_simple_write, __log_unimpl_write__default_get, __log_unimpl_write__default_set, __log_unimpl_write_get_val, __log_unimpl_write_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM__log_unimpl_write__write_field);
}
static uint64 
__adj_unimpl___log_unimpl_write___simple_write__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _unimpl *) DOWNCAST(_get_val, unimpl, _log_unimpl_write._simple_write.get_val).trait)->_log_unimpl_read.get_val;
    return ((struct _get_val *) _get_val.trait)->_default_get(_dev, _get_val);
}
static uint64 
__adj_unimpl___log_unimpl_write___simple_write__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _unimpl *) DOWNCAST(_get_val, unimpl, _log_unimpl_write._simple_write.get_val).trait)->_log_unimpl_read.get_val;
    return ((struct _get_val *) _get_val.trait)->get_val(_dev, _get_val);
}
static void __attribute__((optimize("O0")))
_tinit_unimpl(struct _unimpl *_ret, uint64 (*_unimpl__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_unimpl__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*_unimpl_get_val)(DEC21140A_dml_t *arg0, get_val arg1), bool *_unimpl_is_register, void  (*_unimpl_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__log_unimpl_read(&_ret->_log_unimpl_read, _unimpl__default_get, _unimpl_get_val, _unimpl_is_register);
    _tinit__log_unimpl_write(&_ret->_log_unimpl_write, __adj_unimpl___log_unimpl_write___simple_write__get_val___default_get, _unimpl__default_set, __adj_unimpl___log_unimpl_write___simple_write__get_val__get_val, _unimpl_is_register, _unimpl_set_val);
    _tinit_limitations(&_ret->limitations);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___read_field__read_field__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, _read_field.read_field).trait)->unimpl._log_unimpl_read.read_field;
    return _DML_TM__log_unimpl_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, _write_field.write_field).trait)->unimpl._log_unimpl_write.write_field;
    _DML_TM__log_unimpl_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, unimpl._log_unimpl_read.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, unimpl._log_unimpl_write._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, unimpl._log_unimpl_read.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, unimpl._log_unimpl_write._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_is_register, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_soft_reset);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_name, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_shown_desc);
    _tinit_unimpl(&_ret->unimpl, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val___default_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_read__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl_is_register, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl__unimpl___log_unimpl_write___simple_write__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit_get(struct _get *_ret, uint64 (*_get__default_get)(DEC21140A_dml_t *arg0, get_val arg1), uint64 (*_get_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_get_get_val)(DEC21140A_dml_t *arg0, get_val arg1))
{
    _tinit__get(&_ret->_get, _get__default_get, _get_get, _get_get_val);
}
static void __attribute__((optimize("O0")))
_tinit_read_register(struct _read_register *_ret, uint64 (*_read_register_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3))
{
    *_ret = (struct _read_register){
        .read_register = _read_register_read_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_set(struct _set *_ret, void  (*_set__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), void  (*_set_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), void  (*_set_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__set(&_ret->_set, _set__default_set, _set_set, _set_set_val);
}
static void __attribute__((optimize("O0")))
_tinit_write_register(struct _write_register *_ret, void  (*_write_register_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _write_register){
        .write_register = _write_register_write_register,
        };
}
static void __attribute__((optimize("O0")))
_tinit_register(struct __register *_ret, bool *_register__attr_allow_cutoff, char const **_register__attr_name, char const **_register__attr_type, char const **_register__documentation, _each_in_param_t _register__each_init, attr_attr_t *_register__flags, _each_in_param_t _register__get_fields, bool *_register__is_read_only, bool *_register__le_byte_order, uint32 *_register__object_relative_dims, conf_class_t ***_register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_register__parent_obj_proxy_info, _each_in_param_t _register__read_fields, _each_in_param_t _register__set_fields, bool *_register__should_be_registered, _each_in_param_t _register__write_fields, uint8 *_register_bitsize, _each_in_param_t _register_fields, uint64 (*_register_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*_register_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_register_init_val, bool *_register_mapped, char const **_register_name, uint64 *_register_offset, uint64 (*_register_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_register_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_register_readable, void  (*_register_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_register_shown_desc, uint32 _register_val, bool *_register_writable, void  (*_register_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_register_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct __register){
        .read_unmapped_bits = _register_read_unmapped_bits == NULL ? _DML_TM_register__read_unmapped_bits : _register_read_unmapped_bits,
        .write_unmapped_bits = _register_write_unmapped_bits == NULL ? _DML_TM_register__write_unmapped_bits : _register_write_unmapped_bits,
        ._get_fields = _register__get_fields,
        ._is_read_only = _register__is_read_only,
        ._le_byte_order = _register__le_byte_order,
        ._read_fields = _register__read_fields,
        ._set_fields = _register__set_fields,
        ._write_fields = _register__write_fields,
        .fields = _register_fields,
        .mapped = _register_mapped,
        .offset = _register_offset,
        .val = _register_val,
        };
    _tinit__bitsize(&_ret->_bitsize, _register_bitsize);
    _tinit__conf_attribute(&_ret->_conf_attribute, _register__attr_allow_cutoff, _register__attr_name, _register__attr_type, _register__documentation, _register__flags, _register__object_relative_dims, _register__parent_obj_class, _register__parent_obj_proxy_info, _register__should_be_registered, _DML_TM_register__get_attribute, _register_name, _register_readable, _DML_TM_register__set_attribute, _register_writable);
    _tinit_get(&_ret->get, _DML_TM_register___default_get, _register_get, _DML_TM_register__get_val);
    _tinit_init_val(&_ret->init_val, _DML_TM_register___default_init, _register__each_init, _register_init, _register_init_val);
    _tinit_read_register(&_ret->read_register, _register_read_register == NULL ? _DML_TM_register__read_register : _register_read_register);
    _tinit_set(&_ret->set, _DML_TM_register___default_set, _register_set, _DML_TM_register__set_val);
    _tinit_shown_desc(&_ret->shown_desc, _register_shown_desc);
    _tinit_write_register(&_ret->write_register, _register_write_register == NULL ? _DML_TM_register__write_register : _register_write_register);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_hard_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val).trait)->_register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__register, _register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(struct ___implicit__init_val_hard_reset___init_val_soft_reset__register *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__register__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__register_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__register_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_soft_reset);
    _tinit_register(&_ret->_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__register__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__register__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__register__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__register__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__register__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__register__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__register__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__register__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__register__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__register_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__register_get, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__register__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__register_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__register_name, ___implicit__init_val_hard_reset___init_val_soft_reset__register_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__register_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__register_set, ___implicit__init_val_hard_reset___init_val_soft_reset__register_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__register_val, ___implicit__init_val_hard_reset___init_val_soft_reset__register_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__register_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__reg_read_as_field(struct __reg_read_as_field *_ret, bool *__reg_read_as_field__attr_allow_cutoff, char const **__reg_read_as_field__attr_name, char const **__reg_read_as_field__attr_type, char const **__reg_read_as_field__documentation, _each_in_param_t __reg_read_as_field__each_init, attr_attr_t *__reg_read_as_field__flags, _each_in_param_t __reg_read_as_field__get_fields, bool *__reg_read_as_field__is_read_only, bool *__reg_read_as_field__le_byte_order, uint32 *__reg_read_as_field__object_relative_dims, conf_class_t ***__reg_read_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_read_as_field__parent_obj_proxy_info, _each_in_param_t __reg_read_as_field__read_fields, _each_in_param_t __reg_read_as_field__set_fields, bool *__reg_read_as_field__should_be_registered, _each_in_param_t __reg_read_as_field__write_fields, uint8 *__reg_read_as_field_bitsize, _each_in_param_t __reg_read_as_field_fields, uint64 (*__reg_read_as_field_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*__reg_read_as_field_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *__reg_read_as_field_init_val, bool *__reg_read_as_field_mapped, char const **__reg_read_as_field_name, uint64 *__reg_read_as_field_offset, uint64 (*__reg_read_as_field_read_field)(DEC21140A_dml_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*__reg_read_as_field_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_read_as_field_readable, void  (*__reg_read_as_field_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **__reg_read_as_field_shown_desc, uint32 __reg_read_as_field_val, bool *__reg_read_as_field_writable, void  (*__reg_read_as_field_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_read_as_field_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_read_field(&_ret->read_field, __reg_read_as_field_read_field);
    _tinit_register(&_ret->_register, __reg_read_as_field__attr_allow_cutoff, __reg_read_as_field__attr_name, __reg_read_as_field__attr_type, __reg_read_as_field__documentation, __reg_read_as_field__each_init, __reg_read_as_field__flags, __reg_read_as_field__get_fields, __reg_read_as_field__is_read_only, __reg_read_as_field__le_byte_order, __reg_read_as_field__object_relative_dims, __reg_read_as_field__parent_obj_class, __reg_read_as_field__parent_obj_proxy_info, __reg_read_as_field__read_fields, __reg_read_as_field__set_fields, __reg_read_as_field__should_be_registered, __reg_read_as_field__write_fields, __reg_read_as_field_bitsize, __reg_read_as_field_fields, __reg_read_as_field_get, __reg_read_as_field_init, __reg_read_as_field_init_val, __reg_read_as_field_mapped, __reg_read_as_field_name, __reg_read_as_field_offset, _DML_TM__reg_read_as_field__read_register, __reg_read_as_field_read_unmapped_bits, __reg_read_as_field_readable, __reg_read_as_field_set, __reg_read_as_field_shown_desc, __reg_read_as_field_val, __reg_read_as_field_writable, __reg_read_as_field_write_register, __reg_read_as_field_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__reg_write_as_field(struct __reg_write_as_field *_ret, bool *__reg_write_as_field__attr_allow_cutoff, char const **__reg_write_as_field__attr_name, char const **__reg_write_as_field__attr_type, char const **__reg_write_as_field__documentation, _each_in_param_t __reg_write_as_field__each_init, attr_attr_t *__reg_write_as_field__flags, _each_in_param_t __reg_write_as_field__get_fields, bool *__reg_write_as_field__is_read_only, bool *__reg_write_as_field__le_byte_order, uint32 *__reg_write_as_field__object_relative_dims, conf_class_t ***__reg_write_as_field__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *__reg_write_as_field__parent_obj_proxy_info, _each_in_param_t __reg_write_as_field__read_fields, _each_in_param_t __reg_write_as_field__set_fields, bool *__reg_write_as_field__should_be_registered, _each_in_param_t __reg_write_as_field__write_fields, uint8 *__reg_write_as_field_bitsize, _each_in_param_t __reg_write_as_field_fields, uint64 (*__reg_write_as_field_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*__reg_write_as_field_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *__reg_write_as_field_init_val, bool *__reg_write_as_field_mapped, char const **__reg_write_as_field_name, uint64 *__reg_write_as_field_offset, uint64 (*__reg_write_as_field_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*__reg_write_as_field_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *__reg_write_as_field_readable, void  (*__reg_write_as_field_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **__reg_write_as_field_shown_desc, uint32 __reg_write_as_field_val, bool *__reg_write_as_field_writable, void  (*__reg_write_as_field_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*__reg_write_as_field_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, __reg_write_as_field__attr_allow_cutoff, __reg_write_as_field__attr_name, __reg_write_as_field__attr_type, __reg_write_as_field__documentation, __reg_write_as_field__each_init, __reg_write_as_field__flags, __reg_write_as_field__get_fields, __reg_write_as_field__is_read_only, __reg_write_as_field__le_byte_order, __reg_write_as_field__object_relative_dims, __reg_write_as_field__parent_obj_class, __reg_write_as_field__parent_obj_proxy_info, __reg_write_as_field__read_fields, __reg_write_as_field__set_fields, __reg_write_as_field__should_be_registered, __reg_write_as_field__write_fields, __reg_write_as_field_bitsize, __reg_write_as_field_fields, __reg_write_as_field_get, __reg_write_as_field_init, __reg_write_as_field_init_val, __reg_write_as_field_mapped, __reg_write_as_field_name, __reg_write_as_field_offset, __reg_write_as_field_read_register, __reg_write_as_field_read_unmapped_bits, __reg_write_as_field_readable, __reg_write_as_field_set, __reg_write_as_field_shown_desc, __reg_write_as_field_val, __reg_write_as_field_writable, _DML_TM__reg_write_as_field__write_register, __reg_write_as_field_write_unmapped_bits);
    _tinit_write_field(&_ret->write_field, __reg_write_as_field_write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _init_val_hard_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _init_val_soft_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_read_as_field__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_read_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_read_as_field__read_field__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_read_as_field.read_field).trait)->unimpl._log_unimpl_read.read_field;
    return _DML_TM__log_unimpl_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_read_as_field__register__write_register__write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_read_as_field._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__get___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_write_as_field._register.get._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__read_register__read_register(DEC21140A_dml_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_write_as_field._register.read_register).trait)->_reg_read_as_field._register.read_register;
    return _DML_TM__reg_read_as_field__read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__read_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__set___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_write_as_field._register.set._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_write_as_field.write_field).trait)->unimpl._log_unimpl_write.write_field;
    _DML_TM__log_unimpl_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__write_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_read__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, unimpl._log_unimpl_read.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_write___simple_write__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, unimpl._log_unimpl_write._simple_write.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_read__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, unimpl._log_unimpl_read.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_write___simple_write__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, unimpl._log_unimpl_write._simple_write.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_is_register, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_soft_reset);
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_read_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_read_as_field__read_field__read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_read_as_field__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_write_unmapped_bits);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl___reg_write_as_field__register__write_unmapped_bits);
    _tinit_unimpl(&_ret->unimpl, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_read__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_write___simple_write__set_val___default_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_read__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl_is_register, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl__unimpl___log_unimpl_write___simple_write__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit_reserved(struct _reserved *_ret, uint64 (*_reserved__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_reserved__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint32 _reserved__has_logged, uint64 (*_reserved_get_val)(DEC21140A_dml_t *arg0, get_val arg1), bool *_reserved_is_register, void  (*_reserved_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    *_ret = (struct _reserved){
        ._has_logged = _reserved__has_logged,
        };
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _reserved_is_register);
    _tinit__simple_write(&_ret->_simple_write, _reserved__default_get, _reserved__default_set, _reserved_get_val, _reserved_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_reserved__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___reg_write_as_field__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___reg_write_as_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, _reg_write_as_field.write_field).trait)->reserved.write_field;
    _DML_TM_reserved__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, reserved._simple_write.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, reserved._simple_write.set_val).trait)->_reg_write_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, reserved._simple_write.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, reserved._simple_write.set_val).trait)->_reg_write_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__get_fields, uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__has_logged, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_is_register, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_write_unmapped_bits);
    _tinit_reserved(&_ret->reserved, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__has_logged, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved_is_register, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved__reserved___simple_write__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit_read(struct ___read *_ret, uint64 (*_read__default_get)(DEC21140A_dml_t *arg0, get_val arg1), uint64 (*_read_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_read_get_val)(DEC21140A_dml_t *arg0, get_val arg1), uint64 (*_read_read)(DEC21140A_dml_t *arg0, __read arg1))
{
    *_ret = (struct ___read){
        .read = _read_read == NULL ? _DML_TM_read__read : _read_read,
        };
    _tinit__get(&_ret->_get, _read__default_get, _read_get, _read_get_val);
    _tinit_read_field(&_ret->read_field, _DML_TM_read__read_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___read_field__read_field__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _read_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, _write_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, __write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_name, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_read)(DEC21140A_dml_t *arg0, __read arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_soft_reset);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___read_field__read_field__read_field);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_shown_desc);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__read___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_read);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write_write);
}
static void __attribute__((optimize("O0")))
_tinit_read_only(struct _read_only *_ret, uint64 (*_read_only__default_get)(DEC21140A_dml_t *arg0, get_val arg1), uint64 (*_read_only_get_val)(DEC21140A_dml_t *arg0, get_val arg1), bool *_read_only_is_register)
{
    _tinit__qname(&_ret->_qname);
    _tinit__reg_or_field(&_ret->_reg_or_field, _read_only_is_register);
    _tinit_get_val(&_ret->get_val, _read_only__default_get, _read_only_get_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_read_only__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, _write_field.write_field).trait)->read_only.write_field;
    _DML_TM_read_only__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__read_only__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, read_only.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__read_only__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, read_only.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_is_register, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_shown_desc);
    _tinit_read_only(&_ret->read_only, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__read_only__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only__read_only__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only_is_register);
}
static void __attribute__((optimize("O0")))
_tinit_rw_rx_tx_stopped(struct _rw_rx_tx_stopped *_ret, uint64 (*_rw_rx_tx_stopped__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_rw_rx_tx_stopped__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*_rw_rx_tx_stopped_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_rw_rx_tx_stopped_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_rw_rx_tx_stopped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), void  (*_rw_rx_tx_stopped_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), void  (*_rw_rx_tx_stopped_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit_write(&_ret->__write, _rw_rx_tx_stopped__default_get, _rw_rx_tx_stopped__default_set, _rw_rx_tx_stopped_get, _rw_rx_tx_stopped_get_val, _rw_rx_tx_stopped_set, _rw_rx_tx_stopped_set_val, _rw_rx_tx_stopped_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, _write_field.write_field).trait)->rw_rx_tx_stopped.__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, rw_rx_tx_stopped.__write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, rw_rx_tx_stopped.__write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, rw_rx_tx_stopped.__write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, rw_rx_tx_stopped.__write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, rw_rx_tx_stopped.__write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, rw_rx_tx_stopped.__write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_shown_desc);
    _tinit_rw_rx_tx_stopped(&_ret->rw_rx_tx_stopped, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped__rw_rx_tx_stopped__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped_write);
}
static void __attribute__((optimize("O0")))
_tinit_rw_rx_stopped(struct _rw_rx_stopped *_ret, uint64 (*_rw_rx_stopped__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_rw_rx_stopped__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*_rw_rx_stopped_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_rw_rx_stopped_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_rw_rx_stopped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), void  (*_rw_rx_stopped_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), void  (*_rw_rx_stopped_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit_write(&_ret->__write, _rw_rx_stopped__default_get, _rw_rx_stopped__default_set, _rw_rx_stopped_get, _rw_rx_stopped_get_val, _rw_rx_stopped_set, _rw_rx_stopped_set_val, _rw_rx_stopped_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, _write_field.write_field).trait)->rw_rx_stopped.__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, rw_rx_stopped.__write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, rw_rx_stopped.__write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, rw_rx_stopped.__write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, rw_rx_stopped.__write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, rw_rx_stopped.__write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, rw_rx_stopped.__write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_shown_desc);
    _tinit_rw_rx_stopped(&_ret->rw_rx_stopped, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped__rw_rx_stopped__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped_write);
}
static void __attribute__((optimize("O0")))
_tinit_rw_tx_stopped(struct _rw_tx_stopped *_ret, uint64 (*_rw_tx_stopped__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_rw_tx_stopped__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*_rw_tx_stopped_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_rw_tx_stopped_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_rw_tx_stopped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), void  (*_rw_tx_stopped_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), void  (*_rw_tx_stopped_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit_write(&_ret->__write, _rw_tx_stopped__default_get, _rw_tx_stopped__default_set, _rw_tx_stopped_get, _rw_tx_stopped_get_val, _rw_tx_stopped_set, _rw_tx_stopped_set_val, _rw_tx_stopped_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, _write_field.write_field).trait)->rw_tx_stopped.__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, rw_tx_stopped.__write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, rw_tx_stopped.__write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, rw_tx_stopped.__write._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, rw_tx_stopped.__write._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, rw_tx_stopped.__write._set).trait)->field._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, rw_tx_stopped.__write._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_shown_desc);
    _tinit_rw_tx_stopped(&_ret->rw_tx_stopped, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped__rw_tx_stopped__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___read_field__read_field__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, _read_field.read_field).trait)->__read.read_field;
    return _DML_TM_read__read_field(_dev, _read_field, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__read___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__read___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, __read._get).trait)->field._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__read___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, __read._get.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read(struct ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_name, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_read)(DEC21140A_dml_t *arg0, __read arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_soft_reset);
    _tinit__read_field(&_ret->_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read___read_field__read_field__read_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_name, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_set, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_shown_desc);
    _tinit_read(&_ret->__read, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__read___get__get_val___default_get, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__read___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read__read___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read_read);
}
static void __attribute__((optimize("O0")))
_tinit_unmapped(struct _unmapped *_ret, bool *_unmapped__attr_allow_cutoff, char const **_unmapped__attr_name, char const **_unmapped__attr_type, char const **_unmapped__documentation, _each_in_param_t _unmapped__each_init, attr_attr_t *_unmapped__flags, _each_in_param_t _unmapped__get_fields, bool *_unmapped__is_read_only, bool *_unmapped__le_byte_order, uint32 *_unmapped__object_relative_dims, conf_class_t ***_unmapped__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_unmapped__parent_obj_proxy_info, _each_in_param_t _unmapped__read_fields, _each_in_param_t _unmapped__set_fields, bool *_unmapped__should_be_registered, _each_in_param_t _unmapped__write_fields, uint8 *_unmapped_bitsize, _each_in_param_t _unmapped_fields, uint64 (*_unmapped_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*_unmapped_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_unmapped_init_val, bool *_unmapped_mapped, char const **_unmapped_name, uint64 *_unmapped_offset, uint64 (*_unmapped_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_unmapped_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_unmapped_readable, void  (*_unmapped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_unmapped_shown_desc, uint32 _unmapped_val, bool *_unmapped_writable, void  (*_unmapped_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_unmapped_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, _unmapped__attr_allow_cutoff, _unmapped__attr_name, _unmapped__attr_type, _unmapped__documentation, _unmapped__each_init, _unmapped__flags, _unmapped__get_fields, _unmapped__is_read_only, _unmapped__le_byte_order, _unmapped__object_relative_dims, _unmapped__parent_obj_class, _unmapped__parent_obj_proxy_info, _unmapped__read_fields, _unmapped__set_fields, _unmapped__should_be_registered, _unmapped__write_fields, _unmapped_bitsize, _unmapped_fields, _unmapped_get, _unmapped_init, _unmapped_init_val, _unmapped_mapped, _unmapped_name, _unmapped_offset, _unmapped_read_register, _unmapped_read_unmapped_bits, _unmapped_readable, _unmapped_set, _unmapped_shown_desc, _unmapped_val, _unmapped_writable, _unmapped_write_register, _unmapped_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_hard_reset.init_val).trait)->unmapped._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset.init_val).trait)->unmapped._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__unmapped__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__unmapped, unmapped._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(struct ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_soft_reset);
    _tinit_unmapped(&_ret->unmapped, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_get, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__unmapped__unmapped__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_name, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_set, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_val, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__unmapped_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_bank_io_memory(struct _bank_io_memory *_ret, char const **_bank_io_memory_name)
{
    _tinit_implement(&_ret->implement, _bank_io_memory_name);
}
static void __attribute__((optimize("O0")))
_tinit_bank(struct _bank *_ret, uint32 _bank__after_read_callbacks, uint32 _bank__after_write_callbacks, uint32 _bank__before_read_callbacks, uint32 _bank__before_write_callbacks, uint32 _bank__cached_bank_obj, uint32 _bank__connections, _each_in_param_t _bank__each_register, bool (*_bank__get_register)(DEC21140A_dml_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_bank__le_byte_order, struct _memo_bank___reginfo_table *_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_bank__memo_outs__sorted_regs, bool *_bank_be_bitorder, bool (*_bank_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_io_memory_access)(DEC21140A_dml_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_bank_name, bool *_bank_overlapping, bool *_bank_partial, bool (*_bank_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_bank_set)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_bank_shown_desc, exception_type_t (*_bank_transaction_access)(DEC21140A_dml_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_bank_unmapped_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_bank_unmapped_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_bank_unmapped_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_bank_use_io_memory, bool (*_bank_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _bank){
        ._get_register = _bank__get_register == NULL ? _DML_TM_bank___get_register : _bank__get_register,
        .get = _bank_get == NULL ? _DML_TM_bank__get : _bank_get,
        .io_memory_access = _bank_io_memory_access == NULL ? _DML_TM_bank__io_memory_access : _bank_io_memory_access,
        .read = _bank_read == NULL ? _DML_TM_bank__read : _bank_read,
        .set = _bank_set == NULL ? _DML_TM_bank__set : _bank_set,
        .transaction_access = _bank_transaction_access == NULL ? _DML_TM_bank__transaction_access : _bank_transaction_access,
        .unmapped_get = _bank_unmapped_get == NULL ? _DML_TM_bank__unmapped_get : _bank_unmapped_get,
        .unmapped_read = _bank_unmapped_read == NULL ? _DML_TM_bank__unmapped_read : _bank_unmapped_read,
        .unmapped_write = _bank_unmapped_write == NULL ? _DML_TM_bank__unmapped_write : _bank_unmapped_write,
        .write = _bank_write == NULL ? _DML_TM_bank__write : _bank_write,
        ._each_register = _bank__each_register,
        ._le_byte_order = _bank__le_byte_order,
        .be_bitorder = _bank_be_bitorder,
        .overlapping = _bank_overlapping,
        .partial = _bank_partial,
        .use_io_memory = _bank_use_io_memory,
        ._after_read_callbacks = _bank__after_read_callbacks,
        ._after_write_callbacks = _bank__after_write_callbacks,
        ._before_read_callbacks = _bank__before_read_callbacks,
        ._before_write_callbacks = _bank__before_write_callbacks,
        ._cached_bank_obj = _bank__cached_bank_obj,
        ._connections = _bank__connections,
        ._memo_outs__reginfo_table = _bank__memo_outs__reginfo_table,
        ._memo_outs__sorted_regs = _bank__memo_outs__sorted_regs,
        };
    _tinit_object(&_ret->object, _bank_name);
    _tinit_shown_desc(&_ret->shown_desc, _bank_shown_desc);
}
static void __attribute__((optimize("O0")))
_tinit_function_mapped_bank(struct _function_mapped_bank *_ret, uint32 _function_mapped_bank__after_read_callbacks, uint32 _function_mapped_bank__after_write_callbacks, uint32 _function_mapped_bank__before_read_callbacks, uint32 _function_mapped_bank__before_write_callbacks, uint32 _function_mapped_bank__cached_bank_obj, uint32 _function_mapped_bank__connections, _each_in_param_t _function_mapped_bank__each_register, bool (*_function_mapped_bank__get_register)(DEC21140A_dml_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_function_mapped_bank__le_byte_order, struct _memo_bank___reginfo_table *_function_mapped_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_function_mapped_bank__memo_outs__sorted_regs, bool *_function_mapped_bank_be_bitorder, int *_function_mapped_bank_function, bool (*_function_mapped_bank_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_io_memory_access)(DEC21140A_dml_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_function_mapped_bank_name, bool *_function_mapped_bank_overlapping, bool *_function_mapped_bank_partial, bool (*_function_mapped_bank_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_function_mapped_bank_set)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_function_mapped_bank_shown_desc, exception_type_t (*_function_mapped_bank_transaction_access)(DEC21140A_dml_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_function_mapped_bank_unmapped_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_function_mapped_bank_unmapped_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_function_mapped_bank_unmapped_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_function_mapped_bank_use_io_memory, bool (*_function_mapped_bank_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _function_mapped_bank){
        .function = _function_mapped_bank_function,
        };
    _tinit_bank(&_ret->bank, _function_mapped_bank__after_read_callbacks, _function_mapped_bank__after_write_callbacks, _function_mapped_bank__before_read_callbacks, _function_mapped_bank__before_write_callbacks, _function_mapped_bank__cached_bank_obj, _function_mapped_bank__connections, _function_mapped_bank__each_register, _function_mapped_bank__get_register, _function_mapped_bank__le_byte_order, _function_mapped_bank__memo_outs__reginfo_table, _function_mapped_bank__memo_outs__sorted_regs, _function_mapped_bank_be_bitorder, _function_mapped_bank_get, _function_mapped_bank_io_memory_access, _function_mapped_bank_name, _function_mapped_bank_overlapping, _function_mapped_bank_partial, _function_mapped_bank_read, _function_mapped_bank_set, _function_mapped_bank_shown_desc, _function_mapped_bank_transaction_access, _function_mapped_bank_unmapped_get, _function_mapped_bank_unmapped_read, _function_mapped_bank_unmapped_write, _function_mapped_bank_use_io_memory, _function_mapped_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_interface(struct __interface *_ret, bool *_interface__required, char const **_interface_name, uint32 _interface_val)
{
    *_ret = (struct __interface){
        ._required = _interface__required,
        .val = _interface_val,
        };
    _tinit_object(&_ret->object, _interface_name);
}
static void __attribute__((optimize("O0")))
_tinit_connect(struct __connect *_ret, bool *_connect__attr_allow_cutoff, char const **_connect__attr_name, char const **_connect__attr_type, char const **_connect__documentation, _each_in_param_t _connect__each_interface, attr_attr_t *_connect__flags, uint32 *_connect__object_relative_dims, conf_class_t ***_connect__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_connect__parent_obj_proxy_info, bool *_connect__should_be_registered, char const **_connect_name, uint32 _connect_obj, uint32 _connect_port, bool *_connect_readable, void  (*_connect_set)(DEC21140A_dml_t *arg0, _connect arg1, conf_object_t *arg2), bool (*_connect_validate)(DEC21140A_dml_t *arg0, _connect arg1, conf_object_t *arg2), bool *_connect_writable)
{
    *_ret = (struct __connect){
        .set = _connect_set == NULL ? _DML_TM_connect__set : _connect_set,
        .validate = _connect_validate == NULL ? _DML_TM_connect__validate : _connect_validate,
        ._each_interface = _connect__each_interface,
        .obj = _connect_obj,
        .port = _connect_port,
        };
    _tinit__conf_attribute(&_ret->_conf_attribute, _connect__attr_allow_cutoff, _connect__attr_name, _connect__attr_type, _connect__documentation, _connect__flags, _connect__object_relative_dims, _connect__parent_obj_class, _connect__parent_obj_proxy_info, _connect__should_be_registered, _DML_TM_connect__get_attribute, _connect_name, _connect_readable, _DML_TM_connect__set_attribute, _connect_writable);
}
static void __attribute__((optimize("O0")))
_tinit_uint64_attr(struct _uint64_attr *_ret, bool *_uint64_attr__attr_allow_cutoff, char const **_uint64_attr__attr_name, char const **_uint64_attr__attr_type, char const **_uint64_attr__documentation, _each_in_param_t _uint64_attr__each_init, attr_attr_t *_uint64_attr__flags, uint32 *_uint64_attr__object_relative_dims, conf_class_t ***_uint64_attr__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_uint64_attr__parent_obj_proxy_info, bool *_uint64_attr__should_be_registered, attr_value_t (*_uint64_attr_get)(DEC21140A_dml_t *arg0, attribute arg1), void  (*_uint64_attr_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_uint64_attr_init_val, char const **_uint64_attr_name, bool *_uint64_attr_readable, bool (*_uint64_attr_set)(DEC21140A_dml_t *arg0, attribute arg1, attr_value_t arg2), set_error_t (*_uint64_attr_set_attribute)(DEC21140A_dml_t *arg0, _conf_attribute arg1, attr_value_t arg2), uint32 _uint64_attr_val, bool *_uint64_attr_writable)
{
    *_ret = (struct _uint64_attr){
        .init_val = _uint64_attr_init_val,
        .val = _uint64_attr_val,
        };
    _tinit_attribute(&_ret->attribute, _uint64_attr__attr_allow_cutoff, _uint64_attr__attr_name, _uint64_attr__attr_type, _uint64_attr__documentation, _uint64_attr__flags, _uint64_attr__object_relative_dims, _uint64_attr__parent_obj_class, _uint64_attr__parent_obj_proxy_info, _uint64_attr__should_be_registered, _uint64_attr_get == NULL ? _DML_TM_uint64_attr__get : _uint64_attr_get, _uint64_attr_name, _uint64_attr_readable, _uint64_attr_set == NULL ? _DML_TM_uint64_attr__set : _uint64_attr_set, _uint64_attr_set_attribute, _uint64_attr_writable);
    _tinit_init(&_ret->init, _uint64_attr__each_init, _uint64_attr_init == NULL ? _DML_TM_uint64_attr__init : _uint64_attr_init);
}
static void __attribute__((optimize("O0")))
_tinit_ignore_write(struct _ignore_write *_ret, void  (*_ignore_write_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_write_field(&_ret->write_field, _ignore_write_write_field);
}
static void __attribute__((optimize("O0")))
_tinit_silent_constant(struct _silent_constant *_ret, void  (*_silent_constant__default_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_silent_constant__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_silent_constant__default_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), _each_in_param_t _silent_constant__each_hard_reset, _each_in_param_t _silent_constant__each_power_on_reset, _each_in_param_t _silent_constant__each_soft_reset, void  (*_silent_constant_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*_silent_constant_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), void  (*_silent_constant_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*_silent_constant_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_ignore_write(&_ret->ignore_write, _silent_constant_write_field);
    _tinit_no_reset(&_ret->no_reset, _silent_constant__default_hard_reset, _silent_constant__default_power_on_reset, _silent_constant__default_soft_reset, _silent_constant__each_hard_reset, _silent_constant__each_power_on_reset, _silent_constant__each_soft_reset, _silent_constant_hard_reset, _silent_constant_power_on_reset, _silent_constant_soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_hard_reset._hard_reset).trait)->silent_constant.no_reset._hard_reset;
    _DML_TM_no_reset__hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, _init_val_soft_reset._soft_reset).trait)->silent_constant.no_reset._soft_reset;
    _DML_TM_no_reset__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset___default_hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset___default_soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__ignore_write__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, silent_constant.ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant *_ret, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_power_on_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_name, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_hard_reset__hard_reset__hard_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant___init_val_soft_reset__soft_reset__soft_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_shown_desc);
    _tinit_silent_constant(&_ret->silent_constant, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset___default_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__default_power_on_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__no_reset__soft_reset__soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant__silent_constant__ignore_write__write_field__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__ignore_write__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write_shown_desc);
    _tinit_ignore_write(&_ret->ignore_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write__ignore_write__write_field__write_field);
}
static void __attribute__((optimize("O0")))
_tinit_map_params(struct _map_params *_ret, uint64 *_map_params_map_bit, int64 *_map_params_map_func, char const **_map_params_map_type)
{
    *_ret = (struct _map_params){
        .map_bit = _map_params_map_bit,
        .map_func = _map_params_map_func,
        .map_type = _map_params_map_type,
        };
}
static void __attribute__((optimize("O0")))
_tinit_base_address(struct _base_address *_ret, bool *_base_address__attr_allow_cutoff, char const **_base_address__attr_name, char const **_base_address__attr_type, field *_base_address__base, char const **_base_address__documentation, _each_in_param_t _base_address__each_init, attr_attr_t *_base_address__flags, _each_in_param_t _base_address__get_fields, bool *_base_address__is_read_only, bool *_base_address__le_byte_order, uint32 *_base_address__object_relative_dims, conf_class_t ***_base_address__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_base_address__parent_obj_proxy_info, _each_in_param_t _base_address__read_fields, _each_in_param_t _base_address__set_fields, bool *_base_address__should_be_registered, _each_in_param_t _base_address__write_fields, void  (*_base_address_add_map)(DEC21140A_dml_t *arg0, base_address arg1), uint8 *_base_address_bitsize, _pci_config_generic_command_reg *_base_address_command, _each_in_param_t _base_address_fields, uint64 (*_base_address_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_base_address_get_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_base_address_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_base_address_init_val, uint64 *_base_address_map_bit, int64 *_base_address_map_func, char const **_base_address_map_type, bool *_base_address_mapped, uint64 *_base_address_min_size_bits, char const **_base_address_name, uint64 *_base_address_offset, _pci_config_generic *_base_address_parent_bank, int (*_base_address_pci_bar_size_bits)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_base_address_pci_mapping_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_base_address_pci_mapping_customize)(DEC21140A_dml_t *arg0, base_address arg1, map_info_t *arg2), bool (*_base_address_pci_mapping_enabled)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_base_address_pci_mapping_length)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_base_address_pci_mapping_object)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_base_address_pci_mapping_target)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_base_address_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_base_address_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_base_address_readable, void  (*_base_address_remove_map)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_base_address_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_base_address_shown_desc, uint64 *_base_address_size_bits, void  (*_base_address_update_mapping)(DEC21140A_dml_t *arg0, base_address arg1), uint32 _base_address_val, bool *_base_address_writable, void  (*_base_address_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_base_address_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _base_address){
        .add_map = _base_address_add_map == NULL ? _DML_TM_base_address__add_map : _base_address_add_map,
        .get_base = _base_address_get_base == NULL ? _DML_TM_base_address__get_base : _base_address_get_base,
        .pci_bar_size_bits = _base_address_pci_bar_size_bits == NULL ? _DML_TM_base_address__pci_bar_size_bits : _base_address_pci_bar_size_bits,
        .pci_mapping_base = _base_address_pci_mapping_base == NULL ? _DML_TM_base_address__pci_mapping_base : _base_address_pci_mapping_base,
        .pci_mapping_customize = _base_address_pci_mapping_customize == NULL ? _DML_TM_base_address__pci_mapping_customize : _base_address_pci_mapping_customize,
        .pci_mapping_enabled = _base_address_pci_mapping_enabled == NULL ? _DML_TM_base_address__pci_mapping_enabled : _base_address_pci_mapping_enabled,
        .pci_mapping_length = _base_address_pci_mapping_length == NULL ? _DML_TM_base_address__pci_mapping_length : _base_address_pci_mapping_length,
        .pci_mapping_object = _base_address_pci_mapping_object == NULL ? _DML_TM_base_address__pci_mapping_object : _base_address_pci_mapping_object,
        .pci_mapping_target = _base_address_pci_mapping_target == NULL ? _DML_TM_base_address__pci_mapping_target : _base_address_pci_mapping_target,
        .remove_map = _base_address_remove_map == NULL ? _DML_TM_base_address__remove_map : _base_address_remove_map,
        .update_mapping = _base_address_update_mapping,
        ._base = _base_address__base,
        .command = _base_address_command,
        .min_size_bits = _base_address_min_size_bits,
        .parent_bank = _base_address_parent_bank,
        .size_bits = _base_address_size_bits,
        };
    _tinit_map_params(&_ret->map_params, _base_address_map_bit, _base_address_map_func, _base_address_map_type);
    _tinit_register(&_ret->_register, _base_address__attr_allow_cutoff, _base_address__attr_name, _base_address__attr_type, _base_address__documentation, _base_address__each_init, _base_address__flags, _base_address__get_fields, _base_address__is_read_only, _base_address__le_byte_order, _base_address__object_relative_dims, _base_address__parent_obj_class, _base_address__parent_obj_proxy_info, _base_address__read_fields, _base_address__set_fields, _base_address__should_be_registered, _base_address__write_fields, _base_address_bitsize, _base_address_fields, _base_address_get, _base_address_init, _base_address_init_val, _base_address_mapped, _base_address_name, _base_address_offset, _base_address_read_register, _base_address_read_unmapped_bits, _base_address_readable, _base_address_set, _base_address_shown_desc, _base_address_val, _base_address_writable, _base_address_write_register, _base_address_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_io_base_address(struct _io_base_address *_ret, bool *_io_base_address__attr_allow_cutoff, char const **_io_base_address__attr_name, char const **_io_base_address__attr_type, field *_io_base_address__base, char const **_io_base_address__documentation, _each_in_param_t _io_base_address__each_init, attr_attr_t *_io_base_address__flags, _each_in_param_t _io_base_address__get_fields, bool *_io_base_address__is_read_only, bool *_io_base_address__le_byte_order, uint32 *_io_base_address__object_relative_dims, conf_class_t ***_io_base_address__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_io_base_address__parent_obj_proxy_info, _each_in_param_t _io_base_address__read_fields, _each_in_param_t _io_base_address__set_fields, bool *_io_base_address__should_be_registered, _each_in_param_t _io_base_address__write_fields, void  (*_io_base_address_add_map)(DEC21140A_dml_t *arg0, base_address arg1), uint8 *_io_base_address_bitsize, _pci_config_generic_command_reg *_io_base_address_command, _each_in_param_t _io_base_address_fields, uint64 (*_io_base_address_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_io_base_address_get_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_io_base_address_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_io_base_address_init_val, uint64 *_io_base_address_map_bit, int64 *_io_base_address_map_func, char const **_io_base_address_map_type, bool *_io_base_address_mapped, uint64 *_io_base_address_min_size_bits, char const **_io_base_address_name, uint64 *_io_base_address_offset, _pci_config_generic *_io_base_address_parent_bank, int (*_io_base_address_pci_bar_size_bits)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_io_base_address_pci_mapping_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_io_base_address_pci_mapping_customize)(DEC21140A_dml_t *arg0, base_address arg1, map_info_t *arg2), bool (*_io_base_address_pci_mapping_enabled)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_io_base_address_pci_mapping_length)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_io_base_address_pci_mapping_object)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_io_base_address_pci_mapping_target)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_io_base_address_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_io_base_address_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_io_base_address_readable, void  (*_io_base_address_remove_map)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_io_base_address_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_io_base_address_shown_desc, uint64 *_io_base_address_size_bits, void  (*_io_base_address_update_mapping)(DEC21140A_dml_t *arg0, base_address arg1), uint32 _io_base_address_val, bool *_io_base_address_writable, void  (*_io_base_address_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_io_base_address_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_base_address(&_ret->base_address, _io_base_address__attr_allow_cutoff, _io_base_address__attr_name, _io_base_address__attr_type, _io_base_address__base, _io_base_address__documentation, _io_base_address__each_init, _io_base_address__flags, _io_base_address__get_fields, _io_base_address__is_read_only, _io_base_address__le_byte_order, _io_base_address__object_relative_dims, _io_base_address__parent_obj_class, _io_base_address__parent_obj_proxy_info, _io_base_address__read_fields, _io_base_address__set_fields, _io_base_address__should_be_registered, _io_base_address__write_fields, _io_base_address_add_map, _io_base_address_bitsize, _io_base_address_command, _io_base_address_fields, _io_base_address_get, _io_base_address_get_base, _io_base_address_init, _io_base_address_init_val, _io_base_address_map_bit, _io_base_address_map_func, _io_base_address_map_type, _io_base_address_mapped, _io_base_address_min_size_bits, _io_base_address_name, _io_base_address_offset, _io_base_address_parent_bank, _io_base_address_pci_bar_size_bits, _io_base_address_pci_mapping_base, _io_base_address_pci_mapping_customize, _io_base_address_pci_mapping_enabled, _io_base_address_pci_mapping_length, _io_base_address_pci_mapping_object, _io_base_address_pci_mapping_target, _io_base_address_read_register, _io_base_address_read_unmapped_bits, _io_base_address_readable, _io_base_address_remove_map, _io_base_address_set, _io_base_address_shown_desc, _io_base_address_size_bits, _io_base_address_update_mapping, _io_base_address_val, _io_base_address_writable, _io_base_address_write_register, _io_base_address_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, _init_val_hard_reset.init_val).trait)->io_base_address.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, _init_val_soft_reset.init_val).trait)->io_base_address.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__io_base_address__base_address__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, io_base_address.base_address._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address(struct ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__attr_type, field *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__base, char const **___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__write_fields, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_add_map)(DEC21140A_dml_t *arg0, base_address arg1), uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_bitsize, _pci_config_generic_command_reg *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_command, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_get_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init_val, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_map_bit, int64 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_map_func, char const **___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_map_type, bool *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_mapped, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_min_size_bits, char const **___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_offset, _pci_config_generic *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_parent_bank, int (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_bar_size_bits)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_customize)(DEC21140A_dml_t *arg0, base_address arg1, map_info_t *arg2), bool (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_enabled)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_length)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_object)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_target)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_remove_map)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_shown_desc, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_size_bits, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_update_mapping)(DEC21140A_dml_t *arg0, base_address arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_soft_reset);
    _tinit_io_base_address(&_ret->io_base_address, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__base, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_add_map, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_command, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_get, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_get_base, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address__io_base_address__base_address__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_min_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_name, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_parent_bank, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_bar_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_base, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_customize, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_enabled, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_length, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_object, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_pci_mapping_target, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_remove_map, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_set, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_update_mapping, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_val, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__set_field(struct __set_field *_ret, void  (*__set_field__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint8 *__set_field_bitsize, uint8 *__set_field_lsb, void  (*__set_field_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), void  (*__set_field_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__bitsize(&_ret->_bitsize, __set_field_bitsize);
    _tinit__lsb(&_ret->_lsb, __set_field_lsb);
    _tinit_set(&_ret->set, __set_field__default_set, __set_field_set, __set_field_set_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, _set_field.set._set.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, field._set).trait)->_set_field.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__ignore_write__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, ignore_write.write_field).trait)->_write_field.write_field;
    ((struct _write_field *) _write_field.trait)->write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_write_field)(DEC21140A_dml_t *arg0, write_field arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_soft_reset);
    _tinit__set_field(&_ret->_set_field, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write___set_field__set___set__set_val__set_val);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__field___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write_shown_desc);
    _tinit_ignore_write(&_ret->ignore_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write__ignore_write__write_field__write_field);
}
static void __attribute__((optimize("O0")))
_tinit_memory_base_address_generic(struct _memory_base_address_generic *_ret, bool *_memory_base_address_generic__attr_allow_cutoff, char const **_memory_base_address_generic__attr_name, char const **_memory_base_address_generic__attr_type, field *_memory_base_address_generic__base, char const **_memory_base_address_generic__documentation, _each_in_param_t _memory_base_address_generic__each_init, attr_attr_t *_memory_base_address_generic__flags, _each_in_param_t _memory_base_address_generic__get_fields, bool *_memory_base_address_generic__is_read_only, bool *_memory_base_address_generic__le_byte_order, uint32 *_memory_base_address_generic__object_relative_dims, conf_class_t ***_memory_base_address_generic__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_memory_base_address_generic__parent_obj_proxy_info, _each_in_param_t _memory_base_address_generic__read_fields, _each_in_param_t _memory_base_address_generic__set_fields, bool *_memory_base_address_generic__should_be_registered, field *_memory_base_address_generic__type, _each_in_param_t _memory_base_address_generic__write_fields, void  (*_memory_base_address_generic_add_map)(DEC21140A_dml_t *arg0, base_address arg1), uint8 *_memory_base_address_generic_bitsize, _pci_config_generic_command_reg *_memory_base_address_generic_command, _each_in_param_t _memory_base_address_generic_fields, uint64 (*_memory_base_address_generic_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_memory_base_address_generic_get_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_memory_base_address_generic_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_memory_base_address_generic_init_val, uint64 *_memory_base_address_generic_map_bit, int64 *_memory_base_address_generic_map_func, char const **_memory_base_address_generic_map_type, bool *_memory_base_address_generic_mapped, uint64 *_memory_base_address_generic_min_size_bits, char const **_memory_base_address_generic_name, uint64 *_memory_base_address_generic_offset, _pci_config_generic *_memory_base_address_generic_parent_bank, int (*_memory_base_address_generic_pci_bar_size_bits)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_memory_base_address_generic_pci_mapping_customize)(DEC21140A_dml_t *arg0, base_address arg1, map_info_t *arg2), bool (*_memory_base_address_generic_pci_mapping_enabled)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_memory_base_address_generic_pci_mapping_length)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_generic_pci_mapping_object)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_generic_pci_mapping_target)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_memory_base_address_generic_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_memory_base_address_generic_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_memory_base_address_generic_readable, void  (*_memory_base_address_generic_remove_map)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_memory_base_address_generic_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_memory_base_address_generic_shown_desc, uint64 *_memory_base_address_generic_size_bits, void  (*_memory_base_address_generic_update_mapping)(DEC21140A_dml_t *arg0, base_address arg1), uint32 _memory_base_address_generic_val, bool *_memory_base_address_generic_writable, void  (*_memory_base_address_generic_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_memory_base_address_generic_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    *_ret = (struct _memory_base_address_generic){
        ._type = _memory_base_address_generic__type,
        };
    _tinit_base_address(&_ret->base_address, _memory_base_address_generic__attr_allow_cutoff, _memory_base_address_generic__attr_name, _memory_base_address_generic__attr_type, _memory_base_address_generic__base, _memory_base_address_generic__documentation, _memory_base_address_generic__each_init, _memory_base_address_generic__flags, _memory_base_address_generic__get_fields, _memory_base_address_generic__is_read_only, _memory_base_address_generic__le_byte_order, _memory_base_address_generic__object_relative_dims, _memory_base_address_generic__parent_obj_class, _memory_base_address_generic__parent_obj_proxy_info, _memory_base_address_generic__read_fields, _memory_base_address_generic__set_fields, _memory_base_address_generic__should_be_registered, _memory_base_address_generic__write_fields, _memory_base_address_generic_add_map, _memory_base_address_generic_bitsize, _memory_base_address_generic_command, _memory_base_address_generic_fields, _memory_base_address_generic_get, _memory_base_address_generic_get_base, _memory_base_address_generic_init, _memory_base_address_generic_init_val, _memory_base_address_generic_map_bit, _memory_base_address_generic_map_func, _memory_base_address_generic_map_type, _memory_base_address_generic_mapped, _memory_base_address_generic_min_size_bits, _memory_base_address_generic_name, _memory_base_address_generic_offset, _memory_base_address_generic_parent_bank, _memory_base_address_generic_pci_bar_size_bits, _DML_TM_memory_base_address_generic__pci_mapping_base, _memory_base_address_generic_pci_mapping_customize, _memory_base_address_generic_pci_mapping_enabled, _memory_base_address_generic_pci_mapping_length, _memory_base_address_generic_pci_mapping_object, _memory_base_address_generic_pci_mapping_target, _memory_base_address_generic_read_register, _memory_base_address_generic_read_unmapped_bits, _memory_base_address_generic_readable, _memory_base_address_generic_remove_map, _memory_base_address_generic_set, _memory_base_address_generic_shown_desc, _memory_base_address_generic_size_bits, _memory_base_address_generic_update_mapping == NULL ? _DML_TM_memory_base_address_generic__update_mapping : _memory_base_address_generic_update_mapping, _memory_base_address_generic_val, _memory_base_address_generic_writable, _memory_base_address_generic_write_register, _memory_base_address_generic_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_memory_base_address_32(struct _memory_base_address_32 *_ret, bool *_memory_base_address_32__attr_allow_cutoff, char const **_memory_base_address_32__attr_name, char const **_memory_base_address_32__attr_type, field *_memory_base_address_32__base, char const **_memory_base_address_32__documentation, _each_in_param_t _memory_base_address_32__each_init, attr_attr_t *_memory_base_address_32__flags, _each_in_param_t _memory_base_address_32__get_fields, bool *_memory_base_address_32__is_read_only, bool *_memory_base_address_32__le_byte_order, uint32 *_memory_base_address_32__object_relative_dims, conf_class_t ***_memory_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_memory_base_address_32__parent_obj_proxy_info, _each_in_param_t _memory_base_address_32__read_fields, _each_in_param_t _memory_base_address_32__set_fields, bool *_memory_base_address_32__should_be_registered, field *_memory_base_address_32__type, _each_in_param_t _memory_base_address_32__write_fields, void  (*_memory_base_address_32_add_map)(DEC21140A_dml_t *arg0, base_address arg1), uint8 *_memory_base_address_32_bitsize, _pci_config_generic_command_reg *_memory_base_address_32_command, _each_in_param_t _memory_base_address_32_fields, uint64 (*_memory_base_address_32_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*_memory_base_address_32_get_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_memory_base_address_32_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_memory_base_address_32_init_val, uint64 *_memory_base_address_32_map_bit, int64 *_memory_base_address_32_map_func, char const **_memory_base_address_32_map_type, bool *_memory_base_address_32_mapped, uint64 *_memory_base_address_32_min_size_bits, char const **_memory_base_address_32_name, uint64 *_memory_base_address_32_offset, _pci_config_generic *_memory_base_address_32_parent_bank, int (*_memory_base_address_32_pci_bar_size_bits)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_memory_base_address_32_pci_mapping_customize)(DEC21140A_dml_t *arg0, base_address arg1, map_info_t *arg2), bool (*_memory_base_address_32_pci_mapping_enabled)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_memory_base_address_32_pci_mapping_length)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_32_pci_mapping_object)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*_memory_base_address_32_pci_mapping_target)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*_memory_base_address_32_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_memory_base_address_32_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_memory_base_address_32_readable, void  (*_memory_base_address_32_remove_map)(DEC21140A_dml_t *arg0, base_address arg1), void  (*_memory_base_address_32_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_memory_base_address_32_shown_desc, uint64 *_memory_base_address_32_size_bits, void  (*_memory_base_address_32_update_mapping)(DEC21140A_dml_t *arg0, base_address arg1), uint32 _memory_base_address_32_val, bool *_memory_base_address_32_writable, void  (*_memory_base_address_32_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_memory_base_address_32_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_memory_base_address_generic(&_ret->memory_base_address_generic, _memory_base_address_32__attr_allow_cutoff, _memory_base_address_32__attr_name, _memory_base_address_32__attr_type, _memory_base_address_32__base, _memory_base_address_32__documentation, _memory_base_address_32__each_init, _memory_base_address_32__flags, _memory_base_address_32__get_fields, _memory_base_address_32__is_read_only, _memory_base_address_32__le_byte_order, _memory_base_address_32__object_relative_dims, _memory_base_address_32__parent_obj_class, _memory_base_address_32__parent_obj_proxy_info, _memory_base_address_32__read_fields, _memory_base_address_32__set_fields, _memory_base_address_32__should_be_registered, _memory_base_address_32__type, _memory_base_address_32__write_fields, _memory_base_address_32_add_map, _memory_base_address_32_bitsize, _memory_base_address_32_command, _memory_base_address_32_fields, _memory_base_address_32_get, _memory_base_address_32_get_base, _memory_base_address_32_init, _memory_base_address_32_init_val, _memory_base_address_32_map_bit, _memory_base_address_32_map_func, _memory_base_address_32_map_type, _memory_base_address_32_mapped, _memory_base_address_32_min_size_bits, _memory_base_address_32_name, _memory_base_address_32_offset, _memory_base_address_32_parent_bank, _memory_base_address_32_pci_bar_size_bits, _memory_base_address_32_pci_mapping_customize, _memory_base_address_32_pci_mapping_enabled, _memory_base_address_32_pci_mapping_length, _memory_base_address_32_pci_mapping_object, _memory_base_address_32_pci_mapping_target, _memory_base_address_32_read_register, _memory_base_address_32_read_unmapped_bits, _memory_base_address_32_readable, _memory_base_address_32_remove_map, _memory_base_address_32_set, _memory_base_address_32_shown_desc, _memory_base_address_32_size_bits, _memory_base_address_32_update_mapping, _memory_base_address_32_val, _memory_base_address_32_writable, _memory_base_address_32_write_register, _memory_base_address_32_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_hard_reset.init_val).trait)->memory_base_address_32.memory_base_address_generic.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_soft_reset.init_val).trait)->memory_base_address_32.memory_base_address_generic.base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__memory_base_address_32__memory_base_address_generic__base_address__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, memory_base_address_32.memory_base_address_generic.base_address._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32(struct ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_type, field *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__base, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__should_be_registered, field *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__type, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__write_fields, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_add_map)(DEC21140A_dml_t *arg0, base_address arg1), uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_bitsize, _pci_config_generic_command_reg *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_command, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_bit, int64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_func, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_type, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_mapped, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_min_size_bits, char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_offset, _pci_config_generic *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_parent_bank, int (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_bar_size_bits)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_customize)(DEC21140A_dml_t *arg0, base_address arg1, map_info_t *arg2), bool (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_enabled)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_length)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_object)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_target)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_remove_map)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_shown_desc, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_size_bits, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_update_mapping)(DEC21140A_dml_t *arg0, base_address arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_soft_reset);
    _tinit_memory_base_address_32(&_ret->memory_base_address_32, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__base, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_add_map, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_command, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_get_base, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32__memory_base_address_32__memory_base_address_generic__base_address__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_min_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_name, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_parent_bank, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_bar_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_customize, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_enabled, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_length, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_object, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_pci_mapping_target, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_remove_map, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_set, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_update_mapping, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_val, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit__no_base_address(struct __no_base_address *_ret, uint64 *__no_base_address_map_bit, int64 *__no_base_address_map_func, char const **__no_base_address_map_type)
{
    _tinit_map_params(&_ret->map_params, __no_base_address_map_bit, __no_base_address_map_func, __no_base_address_map_type);
}
static void __attribute__((optimize("O0")))
_tinit_no_base_address_32(struct _no_base_address_32 *_ret, bool *_no_base_address_32__attr_allow_cutoff, char const **_no_base_address_32__attr_name, char const **_no_base_address_32__attr_type, char const **_no_base_address_32__documentation, _each_in_param_t _no_base_address_32__each_init, attr_attr_t *_no_base_address_32__flags, _each_in_param_t _no_base_address_32__get_fields, bool *_no_base_address_32__is_read_only, bool *_no_base_address_32__le_byte_order, uint32 *_no_base_address_32__object_relative_dims, conf_class_t ***_no_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_no_base_address_32__parent_obj_proxy_info, _each_in_param_t _no_base_address_32__read_fields, _each_in_param_t _no_base_address_32__set_fields, bool *_no_base_address_32__should_be_registered, _each_in_param_t _no_base_address_32__write_fields, uint8 *_no_base_address_32_bitsize, _each_in_param_t _no_base_address_32_fields, uint64 (*_no_base_address_32_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*_no_base_address_32_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_no_base_address_32_init_val, uint64 *_no_base_address_32_map_bit, int64 *_no_base_address_32_map_func, char const **_no_base_address_32_map_type, bool *_no_base_address_32_mapped, char const **_no_base_address_32_name, uint64 *_no_base_address_32_offset, uint64 (*_no_base_address_32_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_no_base_address_32_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_no_base_address_32_readable, void  (*_no_base_address_32_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_no_base_address_32_shown_desc, uint32 _no_base_address_32_val, bool *_no_base_address_32_writable, void  (*_no_base_address_32_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_no_base_address_32_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__no_base_address(&_ret->_no_base_address, _no_base_address_32_map_bit, _no_base_address_32_map_func, _no_base_address_32_map_type);
    _tinit_register(&_ret->_register, _no_base_address_32__attr_allow_cutoff, _no_base_address_32__attr_name, _no_base_address_32__attr_type, _no_base_address_32__documentation, _no_base_address_32__each_init, _no_base_address_32__flags, _no_base_address_32__get_fields, _no_base_address_32__is_read_only, _no_base_address_32__le_byte_order, _no_base_address_32__object_relative_dims, _no_base_address_32__parent_obj_class, _no_base_address_32__parent_obj_proxy_info, _no_base_address_32__read_fields, _no_base_address_32__set_fields, _no_base_address_32__should_be_registered, _no_base_address_32__write_fields, _no_base_address_32_bitsize, _no_base_address_32_fields, _no_base_address_32_get, _no_base_address_32_init, _no_base_address_32_init_val, _no_base_address_32_mapped, _no_base_address_32_name, _no_base_address_32_offset, _no_base_address_32_read_register, _no_base_address_32_read_unmapped_bits, _no_base_address_32_readable, _no_base_address_32_set, _no_base_address_32_shown_desc, _no_base_address_32_val, _no_base_address_32_writable, _no_base_address_32_write_register, _no_base_address_32_write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, _init_val_hard_reset.init_val).trait)->no_base_address_32._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, _init_val_soft_reset.init_val).trait)->no_base_address_32._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__no_base_address_32__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, no_base_address_32._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(struct ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_bit, int64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_func, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_type, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_soft_reset);
    _tinit_no_base_address_32(&_ret->no_base_address_32, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_get, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32__no_base_address_32__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_name, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_set, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_val, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_read_zero(struct _read_zero *_ret, uint64 (*_read_zero_read_field)(DEC21140A_dml_t *arg0, read_field arg1, uint64 arg2, void  *arg3))
{
    _tinit_read_field(&_ret->read_field, _read_zero_read_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_hard_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_soft_reset.init_val).trait)->_reg_read_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__write_register__write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_read_as_field._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__get___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.get._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_register__read_register(DEC21140A_dml_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.read_register).trait)->_reg_read_as_field._register.read_register;
    return _DML_TM__reg_read_as_field__read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__set___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register.set._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field.write_field).trait)->__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__write_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, _reg_write_as_field._register).trait)->_reg_read_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_zero__read_field__read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    _read_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_read_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, read_zero.read_field).trait)->_reg_read_as_field.read_field;
    return ((struct _read_field *) _read_field.trait)->read_field(_dev, _read_field, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get).trait)->_reg_read_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._get.get_val).trait)->_reg_read_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set).trait)->_reg_read_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, __write._set.set_val).trait)->_reg_read_as_field._register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_field)(DEC21140A_dml_t *arg0, read_field arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_soft_reset);
    _tinit__reg_read_as_field(&_ret->_reg_read_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_read_as_field__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_offset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write___reg_write_as_field__register__write_unmapped_bits);
    _tinit_read_zero(&_ret->read_zero, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__read_zero__read_field__read_field);
    _tinit_write(&_ret->__write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val___default_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___get__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write__write___set__set_val__set_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_hard_reset._hard_reset).trait)->constant.no_reset._hard_reset;
    _DML_TM_no_reset__hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _init_val_soft_reset._soft_reset).trait)->constant.no_reset._soft_reset;
    _DML_TM_no_reset__soft_reset(_dev, __soft_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, _reg_write_as_field.write_field).trait)->constant.write_field;
    _DML_TM_constant__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset___default_hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    _DML_TM__init_val_hard_reset___default_hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset___default_soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    _DML_TM__init_val_soft_reset___default_soft_reset(_dev, __soft_reset);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.get_val).trait)->_reg_write_as_field._register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset__hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    __hard_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__hard_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._hard_reset).trait)->_init_val_hard_reset._hard_reset;
    ((struct __hard_reset *) __hard_reset.trait)->hard_reset(_dev, __hard_reset);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset__soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    __soft_reset.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *) DOWNCAST(__soft_reset, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, constant.no_reset._soft_reset).trait)->_init_val_soft_reset._soft_reset;
    ((struct __soft_reset *) __soft_reset.trait)->soft_reset(_dev, __soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_type, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__default_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_power_on_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_is_register, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_offset, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_power_on_reset)(DEC21140A_dml_t *arg0, power_on_reset arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_hard_reset__hard_reset__hard_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset == NULL ? __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___init_val_soft_reset__soft_reset__soft_reset : ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_write_unmapped_bits);
    _tinit_constant(&_ret->constant, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset___default_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__default_power_on_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset___default_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__each_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__get_val__get_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_hard_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__hard_reset__hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_is_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_power_on_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant_soft_reset == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant__constant__no_reset__soft_reset__soft_reset);
}
static uint64 
__adj_read_only_custom_write__write___get__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_get_val, read_only_custom_write, __write._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register___default_get(_dev, _get_val);
}
static void  
__adj_read_only_custom_write__write___set__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_set_val, read_only_custom_write, __write._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register___default_set(_dev, _set_val, value);
}
static uint64 
__adj_read_only_custom_write__write___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct _read_only_custom_write *) DOWNCAST(__get, read_only_custom_write, __write._get).trait)->_register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static uint64 
__adj_read_only_custom_write__write___get__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_get_val, read_only_custom_write, __write._get.get_val).trait)->_register.get._get.get_val;
    return _DML_TM_register__get_val(_dev, _get_val);
}
static void  
__adj_read_only_custom_write__write___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct _read_only_custom_write *) DOWNCAST(__set, read_only_custom_write, __write._set).trait)->_register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj_read_only_custom_write__write___set__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct _read_only_custom_write *) DOWNCAST(_set_val, read_only_custom_write, __write._set.set_val).trait)->_register.set._set.set_val;
    _DML_TM_register__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit_read_only_custom_write(struct _read_only_custom_write *_ret, bool *_read_only_custom_write__attr_allow_cutoff, char const **_read_only_custom_write__attr_name, char const **_read_only_custom_write__attr_type, char const **_read_only_custom_write__documentation, _each_in_param_t _read_only_custom_write__each_init, attr_attr_t *_read_only_custom_write__flags, _each_in_param_t _read_only_custom_write__get_fields, bool *_read_only_custom_write__is_read_only, bool *_read_only_custom_write__le_byte_order, uint32 *_read_only_custom_write__object_relative_dims, conf_class_t ***_read_only_custom_write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *_read_only_custom_write__parent_obj_proxy_info, _each_in_param_t _read_only_custom_write__read_fields, _each_in_param_t _read_only_custom_write__set_fields, bool *_read_only_custom_write__should_be_registered, _each_in_param_t _read_only_custom_write__write_fields, uint8 *_read_only_custom_write_bitsize, _each_in_param_t _read_only_custom_write_fields, uint64 (*_read_only_custom_write_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*_read_only_custom_write_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *_read_only_custom_write_init_val, bool *_read_only_custom_write_mapped, char const **_read_only_custom_write_name, uint64 *_read_only_custom_write_offset, uint64 (*_read_only_custom_write_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*_read_only_custom_write_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *_read_only_custom_write_readable, void  (*_read_only_custom_write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **_read_only_custom_write_shown_desc, uint32 _read_only_custom_write_val, bool *_read_only_custom_write_writable, void  (*_read_only_custom_write_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2), void  (*_read_only_custom_write_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*_read_only_custom_write_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit_register(&_ret->_register, _read_only_custom_write__attr_allow_cutoff, _read_only_custom_write__attr_name, _read_only_custom_write__attr_type, _read_only_custom_write__documentation, _read_only_custom_write__each_init, _read_only_custom_write__flags, _read_only_custom_write__get_fields, _read_only_custom_write__is_read_only, _read_only_custom_write__le_byte_order, _read_only_custom_write__object_relative_dims, _read_only_custom_write__parent_obj_class, _read_only_custom_write__parent_obj_proxy_info, _read_only_custom_write__read_fields, _read_only_custom_write__set_fields, _read_only_custom_write__should_be_registered, _read_only_custom_write__write_fields, _read_only_custom_write_bitsize, _read_only_custom_write_fields, _read_only_custom_write_get, _read_only_custom_write_init, _read_only_custom_write_init_val, _read_only_custom_write_mapped, _read_only_custom_write_name, _read_only_custom_write_offset, _read_only_custom_write_read_register, _read_only_custom_write_read_unmapped_bits, _read_only_custom_write_readable, _read_only_custom_write_set, _read_only_custom_write_shown_desc, _read_only_custom_write_val, _read_only_custom_write_writable, _read_only_custom_write_write_register, _read_only_custom_write_write_unmapped_bits);
    _tinit_write(&_ret->__write, __adj_read_only_custom_write__write___get__get_val___default_get, __adj_read_only_custom_write__write___set__set_val___default_set, _read_only_custom_write_get == NULL ? NULL : __adj_read_only_custom_write__write___get__get, __adj_read_only_custom_write__write___get__get_val__get_val, _read_only_custom_write_set == NULL ? NULL : __adj_read_only_custom_write__write___set__set, __adj_read_only_custom_write__write___set__set_val__set_val, _read_only_custom_write_write);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_hard_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset.init_val).trait)->_reg_write_as_field._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, _reg_write_as_field.write_field).trait)->read_only_custom_write.__write.write_field;
    _DML_TM_write__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__get___get__get(DEC21140A_dml_t *_dev, _get __get)
{
    __get.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__get, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.get._get).trait)->_reg_write_as_field._register.get._get;
    return ((struct __get *) __get.trait)->get(_dev, __get);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_register__read_register(DEC21140A_dml_t *_dev, read_register _read_register, uint64 enabled_bytes, void  *aux)
{
    _read_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_read_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.read_register).trait)->_reg_write_as_field._register.read_register;
    return ((struct _read_register *) _read_register.trait)->read_register(_dev, _read_register, enabled_bytes, aux);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register).trait)->_reg_write_as_field._register;
    return ((struct __register *) __register.trait)->read_unmapped_bits(_dev, __register, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__set___set__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    __set.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__set, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.set._set).trait)->_reg_write_as_field._register.set._set;
    ((struct __set *) __set.trait)->set(_dev, __set, value);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_register__write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 val, uint64 enabled_bytes, void  *aux)
{
    _write_register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(_write_register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register.write_register).trait)->_reg_write_as_field._register.write_register;
    _DML_TM__reg_write_as_field__write_register(_dev, _write_register, val, enabled_bytes, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_unmapped_bits(DEC21140A_dml_t *_dev, _register __register, uint64 value, uint64 enabled_bits, void  *aux)
{
    __register.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *) DOWNCAST(__register, __implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, read_only_custom_write._register).trait)->_reg_write_as_field._register;
    ((struct __register *) __register.trait)->write_unmapped_bits(_dev, __register, value, enabled_bits, aux);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(struct ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_type, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write)(DEC21140A_dml_t *arg0, __write arg1, uint64 arg2), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_soft_reset);
    _tinit__reg_write_as_field(&_ret->_reg_write_as_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_writable, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write___reg_write_as_field__write_field__write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits);
    _tinit_read_only_custom_write(&_ret->read_only_custom_write, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__flags, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_get == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__get___get__get, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_name, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_offset, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_register == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_register__read_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_read_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_readable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_set == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__set___set__set, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_val, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_writable, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write, __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_register__write_register, ___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write_write_unmapped_bits == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write__read_only_custom_write__register__write_unmapped_bits);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_hard_reset.init_val).trait)->base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_soft_reset.init_val).trait)->base_address._register.init_val;
    _DML_TM_register___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base_address__register__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset__base_address, base_address._register.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset__base_address(struct ___implicit__init_val_hard_reset___init_val_soft_reset__base_address *_ret, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_allow_cutoff, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_name, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_type, field *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address__documentation, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_soft_reset, attr_attr_t *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__flags, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__get_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__is_read_only, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__le_byte_order, uint32 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__object_relative_dims, conf_class_t ***___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_class, _dml_attr_parent_obj_proxy_info_t *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_proxy_info, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__read_fields, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__set_fields, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address__should_be_registered, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__write_fields, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_add_map)(DEC21140A_dml_t *arg0, base_address arg1), uint8 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_bitsize, _pci_config_generic_command_reg *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_command, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_fields, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get)(DEC21140A_dml_t *arg0, _get arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_bit, int64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_func, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_type, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_mapped, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_min_size_bits, char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address_name, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_offset, _pci_config_generic *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_parent_bank, int (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_bar_size_bits)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_base)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_customize)(DEC21140A_dml_t *arg0, base_address arg1, map_info_t *arg2), bool (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_enabled)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_length)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_object)(DEC21140A_dml_t *arg0, base_address arg1), conf_object_t *(*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_target)(DEC21140A_dml_t *arg0, base_address arg1), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_register)(DEC21140A_dml_t *arg0, read_register arg1, uint64 arg2, void  *arg3), uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, void  *arg3), bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_readable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_remove_map)(DEC21140A_dml_t *arg0, base_address arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset__base_address_shown_desc, uint64 *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_size_bits, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_update_mapping)(DEC21140A_dml_t *arg0, base_address arg1), uint32 ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_val, bool *___implicit__init_val_hard_reset___init_val_soft_reset__base_address_writable, void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_register)(DEC21140A_dml_t *arg0, write_register arg1, uint64 arg2, uint64 arg3, void  *arg4), void  (*___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_unmapped_bits)(DEC21140A_dml_t *arg0, _register arg1, uint64 arg2, uint64 arg3, void  *arg4))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_soft_reset);
    _tinit_base_address(&_ret->base_address, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_allow_cutoff, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_name, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__attr_type, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__documentation, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__flags, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__get_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__is_read_only, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__le_byte_order, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__object_relative_dims, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_class, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__parent_obj_proxy_info, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__read_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__set_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__should_be_registered, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address__write_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_add_map, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_command, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_fields, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_get_base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset__base_address__base_address__register__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_bit, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_func, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_map_type, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_mapped, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_min_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_name, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_offset, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_parent_bank, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_bar_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_base, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_customize, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_enabled, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_length, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_object, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_pci_mapping_target, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_register, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_read_unmapped_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_readable, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_remove_map, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_set, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_shown_desc, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_size_bits, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_update_mapping, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_val, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_writable, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_register, ___implicit__init_val_hard_reset___init_val_soft_reset__base_address_write_unmapped_bits);
}
static void __attribute__((optimize("O0")))
_tinit_write_1_clears(struct _write_1_clears *_ret, uint64 (*_write_1_clears__default_get)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_write_1_clears__default_set)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2), uint64 (*_write_1_clears_get_val)(DEC21140A_dml_t *arg0, get_val arg1), void  (*_write_1_clears_set_val)(DEC21140A_dml_t *arg0, set_val arg1, uint64 arg2))
{
    _tinit__simple_write(&_ret->_simple_write, _write_1_clears__default_get, _write_1_clears__default_set, _write_1_clears_get_val, _write_1_clears_set_val);
    _tinit_write_field(&_ret->write_field, _DML_TM_write_1_clears__write_field);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_hard_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_hard_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val___default_init(DEC21140A_dml_t *_dev, init_val _init_val)
{
    _init_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset.init_val).trait)->field.init_val;
    _DML_TM_field___default_init(_dev, _init_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _init_val_soft_reset.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___write_field__write_field__write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 val, uint64 enabled_bits, void  *aux)
{
    _write_field.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_write_field, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, _write_field.write_field).trait)->write_1_clears.write_field;
    _DML_TM_write_1_clears__write_field(_dev, _write_field, val, enabled_bits, aux);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__field__init_val__init__init(DEC21140A_dml_t *_dev, init _init)
{
    _init.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_init, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, field.init_val.init).trait)->_init_val_hard_reset.init_val.init;
    ((struct _init *) _init.trait)->init(_dev, _init);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val___default_get(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field___default_get(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val___default_set(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field___default_set(_dev, _set_val, value);
}
static uint64 
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val__get_val(DEC21140A_dml_t *_dev, get_val _get_val)
{
    _get_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_get_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.get_val).trait)->field._get.get_val;
    return _DML_TM_field__get_val(_dev, _get_val);
}
static void  
__adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val__set_val(DEC21140A_dml_t *_dev, set_val _set_val, uint64 value)
{
    _set_val.trait = &((struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *) DOWNCAST(_set_val, __implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, write_1_clears._simple_write.set_val).trait)->field._set.set_val;
    _DML_TM_field__set_val(_dev, _set_val, value);
}
static void __attribute__((optimize("O0")))
_tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(struct ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears *_ret, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_hard_reset, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, _each_in_param_t ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_soft_reset, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, uint64 (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_get)(DEC21140A_dml_t *arg0, _get arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init)(DEC21140A_dml_t *arg0, init arg1), uint64 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, uint8 *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_name, _register *___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_reg, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_set)(DEC21140A_dml_t *arg0, _set arg1, uint64 arg2), char const **___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_shown_desc, void  (*___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit__init_val_hard_reset(&_ret->_init_val_hard_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_hard_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_hard_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val);
    _tinit__init_val_soft_reset(&_ret->_init_val_soft_reset, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val___default_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_soft_reset, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___init_val_soft_reset__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_soft_reset);
    _tinit__write_field(&_ret->_write_field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears___write_field__write_field__write_field);
    _tinit_field(&_ret->field, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__each_init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_bitsize, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_get, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init == NULL ? NULL : __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__field__init_val__init__init, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_init_val, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_lsb, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_name, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_reg, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_set, ___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears_shown_desc);
    _tinit_write_1_clears(&_ret->write_1_clears, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val___default_get, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val___default_set, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__get_val__get_val, __adj___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears__write_1_clears___simple_write__set_val__set_val);
}
static void __attribute__((optimize("O0")))
_tinit__pci_config_type_0(struct __pci_config_type_0 *_ret)
{
}
static void __attribute__((optimize("O0")))
_tinit_miss_pattern_bank(struct _miss_pattern_bank *_ret, uint32 _miss_pattern_bank__after_read_callbacks, uint32 _miss_pattern_bank__after_write_callbacks, uint32 _miss_pattern_bank__before_read_callbacks, uint32 _miss_pattern_bank__before_write_callbacks, uint32 _miss_pattern_bank__cached_bank_obj, uint32 _miss_pattern_bank__connections, _each_in_param_t _miss_pattern_bank__each_register, bool (*_miss_pattern_bank__get_register)(DEC21140A_dml_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_miss_pattern_bank__le_byte_order, struct _memo_bank___reginfo_table *_miss_pattern_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_miss_pattern_bank__memo_outs__sorted_regs, bool *_miss_pattern_bank_be_bitorder, bool (*_miss_pattern_bank_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_miss_pattern_bank_io_memory_access)(DEC21140A_dml_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_miss_pattern_bank_miss_pattern, char const **_miss_pattern_bank_name, bool *_miss_pattern_bank_overlapping, bool *_miss_pattern_bank_partial, bool (*_miss_pattern_bank_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_miss_pattern_bank_set)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_miss_pattern_bank_shown_desc, exception_type_t (*_miss_pattern_bank_transaction_access)(DEC21140A_dml_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *_miss_pattern_bank_use_io_memory, bool (*_miss_pattern_bank_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _miss_pattern_bank){
        .miss_pattern = _miss_pattern_bank_miss_pattern,
        };
    _tinit_bank(&_ret->bank, _miss_pattern_bank__after_read_callbacks, _miss_pattern_bank__after_write_callbacks, _miss_pattern_bank__before_read_callbacks, _miss_pattern_bank__before_write_callbacks, _miss_pattern_bank__cached_bank_obj, _miss_pattern_bank__connections, _miss_pattern_bank__each_register, _miss_pattern_bank__get_register, _miss_pattern_bank__le_byte_order, _miss_pattern_bank__memo_outs__reginfo_table, _miss_pattern_bank__memo_outs__sorted_regs, _miss_pattern_bank_be_bitorder, _miss_pattern_bank_get, _miss_pattern_bank_io_memory_access, _miss_pattern_bank_name, _miss_pattern_bank_overlapping, _miss_pattern_bank_partial, _miss_pattern_bank_read, _miss_pattern_bank_set, _miss_pattern_bank_shown_desc, _miss_pattern_bank_transaction_access, _DML_TM_miss_pattern_bank__unmapped_get, _DML_TM_miss_pattern_bank__unmapped_read, _DML_TM_miss_pattern_bank__unmapped_write, _miss_pattern_bank_use_io_memory, _miss_pattern_bank_write);
}
static void __attribute__((optimize("O0")))
_tinit_rbar_capable_bank(struct _rbar_capable_bank *_ret, uint32 _rbar_capable_bank__after_read_callbacks, uint32 _rbar_capable_bank__after_write_callbacks, uint32 _rbar_capable_bank__before_read_callbacks, uint32 _rbar_capable_bank__before_write_callbacks, uint32 _rbar_capable_bank__cached_bank_obj, uint32 _rbar_capable_bank__connections, _each_in_param_t _rbar_capable_bank__each_register, bool (*_rbar_capable_bank__get_register)(DEC21140A_dml_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_rbar_capable_bank__le_byte_order, struct _memo_bank___reginfo_table *_rbar_capable_bank__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_rbar_capable_bank__memo_outs__sorted_regs, _each_in_param_t _rbar_capable_bank__rbar_control, bool *_rbar_capable_bank_be_bitorder, bool (*_rbar_capable_bank_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_rbar_capable_bank_io_memory_access)(DEC21140A_dml_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), char const **_rbar_capable_bank_name, bool *_rbar_capable_bank_overlapping, bool *_rbar_capable_bank_partial, bool (*_rbar_capable_bank_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_rbar_capable_bank_set)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_rbar_capable_bank_shown_desc, exception_type_t (*_rbar_capable_bank_transaction_access)(DEC21140A_dml_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool (*_rbar_capable_bank_unmapped_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_rbar_capable_bank_unmapped_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), bool (*_rbar_capable_bank_unmapped_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5), bool *_rbar_capable_bank_use_io_memory, bool (*_rbar_capable_bank_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    *_ret = (struct _rbar_capable_bank){
        ._rbar_control = _rbar_capable_bank__rbar_control,
        };
    _tinit_bank(&_ret->bank, _rbar_capable_bank__after_read_callbacks, _rbar_capable_bank__after_write_callbacks, _rbar_capable_bank__before_read_callbacks, _rbar_capable_bank__before_write_callbacks, _rbar_capable_bank__cached_bank_obj, _rbar_capable_bank__connections, _rbar_capable_bank__each_register, _rbar_capable_bank__get_register, _rbar_capable_bank__le_byte_order, _rbar_capable_bank__memo_outs__reginfo_table, _rbar_capable_bank__memo_outs__sorted_regs, _rbar_capable_bank_be_bitorder, _rbar_capable_bank_get, _rbar_capable_bank_io_memory_access, _rbar_capable_bank_name, _rbar_capable_bank_overlapping, _rbar_capable_bank_partial, _rbar_capable_bank_read, _rbar_capable_bank_set, _rbar_capable_bank_shown_desc, _rbar_capable_bank_transaction_access, _rbar_capable_bank_unmapped_get, _rbar_capable_bank_unmapped_read, _rbar_capable_bank_unmapped_write, _rbar_capable_bank_use_io_memory, _rbar_capable_bank_write);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank___get_register(DEC21140A_dml_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__get(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__io_memory_access(DEC21140A_dml_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__read(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj__pci_config_generic__rbar_capable_bank__bank__set(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj__pci_config_generic__rbar_capable_bank__bank__transaction_access(DEC21140A_dml_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_get(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_read(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__unmapped_write(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj__pci_config_generic__rbar_capable_bank__bank__write(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct __pci_config_generic *) DOWNCAST(_bank, _pci_config_generic, rbar_capable_bank.bank).trait)->miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void __attribute__((optimize("O0")))
_tinit__pci_config_generic(struct __pci_config_generic *_ret, uint32 __pci_config_generic__after_read_callbacks, uint32 __pci_config_generic__after_write_callbacks, uint32 __pci_config_generic__before_read_callbacks, uint32 __pci_config_generic__before_write_callbacks, uint32 __pci_config_generic__cached_bank_obj, uint32 __pci_config_generic__connections, _each_in_param_t __pci_config_generic__each_register, bool (*__pci_config_generic__get_register)(DEC21140A_dml_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *__pci_config_generic__le_byte_order, struct _memo_bank___reginfo_table *__pci_config_generic__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *__pci_config_generic__memo_outs__sorted_regs, _each_in_param_t __pci_config_generic__rbar_control, bool *__pci_config_generic_be_bitorder, bool (*__pci_config_generic_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*__pci_config_generic_io_memory_access)(DEC21140A_dml_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *__pci_config_generic_miss_pattern, char const **__pci_config_generic_name, bool *__pci_config_generic_overlapping, bool *__pci_config_generic_partial, bool (*__pci_config_generic_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*__pci_config_generic_set)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **__pci_config_generic_shown_desc, exception_type_t (*__pci_config_generic_transaction_access)(DEC21140A_dml_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *__pci_config_generic_use_io_memory, bool (*__pci_config_generic_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit_miss_pattern_bank(&_ret->miss_pattern_bank, __pci_config_generic__after_read_callbacks, __pci_config_generic__after_write_callbacks, __pci_config_generic__before_read_callbacks, __pci_config_generic__before_write_callbacks, __pci_config_generic__cached_bank_obj, __pci_config_generic__connections, __pci_config_generic__each_register, __pci_config_generic__get_register, __pci_config_generic__le_byte_order, __pci_config_generic__memo_outs__reginfo_table, __pci_config_generic__memo_outs__sorted_regs, __pci_config_generic_be_bitorder, __pci_config_generic_get, __pci_config_generic_io_memory_access, __pci_config_generic_miss_pattern, __pci_config_generic_name, __pci_config_generic_overlapping, __pci_config_generic_partial, __pci_config_generic_read, __pci_config_generic_set, __pci_config_generic_shown_desc, __pci_config_generic_transaction_access, __pci_config_generic_use_io_memory, __pci_config_generic_write);
    _tinit_rbar_capable_bank(&_ret->rbar_capable_bank, __pci_config_generic__after_read_callbacks, __pci_config_generic__after_write_callbacks, __pci_config_generic__before_read_callbacks, __pci_config_generic__before_write_callbacks, __pci_config_generic__cached_bank_obj, __pci_config_generic__connections, __pci_config_generic__each_register, __pci_config_generic__get_register == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank___get_register, __pci_config_generic__le_byte_order, __pci_config_generic__memo_outs__reginfo_table, __pci_config_generic__memo_outs__sorted_regs, __pci_config_generic__rbar_control, __pci_config_generic_be_bitorder, __pci_config_generic_get == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__get, __pci_config_generic_io_memory_access == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__io_memory_access, __pci_config_generic_name, __pci_config_generic_overlapping, __pci_config_generic_partial, __pci_config_generic_read == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__read, __pci_config_generic_set == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__set, __pci_config_generic_shown_desc, __pci_config_generic_transaction_access == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__transaction_access, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_get, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_read, __adj__pci_config_generic__rbar_capable_bank__bank__unmapped_write, __pci_config_generic_use_io_memory, __pci_config_generic_write == NULL ? NULL : __adj__pci_config_generic__rbar_capable_bank__bank__write);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank___get_register(DEC21140A_dml_t *_dev, bank _bank, uint32 reg, _register *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->_get_register(_dev, _bank, reg, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__get(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->get(_dev, _bank, offset, size, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__io_memory_access(DEC21140A_dml_t *_dev, bank _bank, generic_transaction_t *memop, uint64 offset, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->io_memory_access(_dev, _bank, memop, offset, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__read(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 enabled_bytes, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->read(_dev, _bank, offset, enabled_bytes, aux, _out0);
}
static void  
__adj_pci_config_generic__function_mapped_bank__bank__set(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 size, uint64 value)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    ((struct _bank *) _bank.trait)->set(_dev, _bank, offset, size, value);
}
static exception_type_t 
__adj_pci_config_generic__function_mapped_bank__bank__transaction_access(DEC21140A_dml_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->transaction_access(_dev, _bank, t, offset, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_get(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_get(_dev, _bank, offset, bits, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_read(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 bits, void  *aux, uint64 *_out0)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_read(_dev, _bank, offset, bits, aux, _out0);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__unmapped_write(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 bits, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return _DML_TM_miss_pattern_bank__unmapped_write(_dev, _bank, offset, value, bits, aux);
}
static bool 
__adj_pci_config_generic__function_mapped_bank__bank__write(DEC21140A_dml_t *_dev, bank _bank, uint64 offset, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _bank.trait = &((struct _pci_config_generic *) DOWNCAST(_bank, pci_config_generic, function_mapped_bank.bank).trait)->_pci_config_generic.miss_pattern_bank.bank;
    return ((struct _bank *) _bank.trait)->write(_dev, _bank, offset, value, enabled_bytes, aux);
}
static void __attribute__((optimize("O0")))
_tinit_pci_config_generic(struct _pci_config_generic *_ret, uint32 _pci_config_generic__after_read_callbacks, uint32 _pci_config_generic__after_write_callbacks, uint32 _pci_config_generic__before_read_callbacks, uint32 _pci_config_generic__before_write_callbacks, uint32 _pci_config_generic__cached_bank_obj, uint32 _pci_config_generic__connections, _each_in_param_t _pci_config_generic__each_register, bool (*_pci_config_generic__get_register)(DEC21140A_dml_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_pci_config_generic__le_byte_order, struct _memo_bank___reginfo_table *_pci_config_generic__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_pci_config_generic__memo_outs__sorted_regs, _each_in_param_t _pci_config_generic__rbar_control, bool *_pci_config_generic_be_bitorder, int *_pci_config_generic_function, bool (*_pci_config_generic_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_pci_config_generic_io_memory_access)(DEC21140A_dml_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_pci_config_generic_miss_pattern, char const **_pci_config_generic_name, bool *_pci_config_generic_overlapping, bool *_pci_config_generic_partial, bool (*_pci_config_generic_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_pci_config_generic_set)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_pci_config_generic_shown_desc, exception_type_t (*_pci_config_generic_transaction_access)(DEC21140A_dml_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *_pci_config_generic_use_io_memory, bool (*_pci_config_generic_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit__pci_config_generic(&_ret->_pci_config_generic, _pci_config_generic__after_read_callbacks, _pci_config_generic__after_write_callbacks, _pci_config_generic__before_read_callbacks, _pci_config_generic__before_write_callbacks, _pci_config_generic__cached_bank_obj, _pci_config_generic__connections, _pci_config_generic__each_register, _pci_config_generic__get_register, _pci_config_generic__le_byte_order, _pci_config_generic__memo_outs__reginfo_table, _pci_config_generic__memo_outs__sorted_regs, _pci_config_generic__rbar_control, _pci_config_generic_be_bitorder, _pci_config_generic_get, _pci_config_generic_io_memory_access, _pci_config_generic_miss_pattern, _pci_config_generic_name, _pci_config_generic_overlapping, _pci_config_generic_partial, _pci_config_generic_read, _pci_config_generic_set, _pci_config_generic_shown_desc, _pci_config_generic_transaction_access, _pci_config_generic_use_io_memory, _pci_config_generic_write);
    _tinit_function_mapped_bank(&_ret->function_mapped_bank, _pci_config_generic__after_read_callbacks, _pci_config_generic__after_write_callbacks, _pci_config_generic__before_read_callbacks, _pci_config_generic__before_write_callbacks, _pci_config_generic__cached_bank_obj, _pci_config_generic__connections, _pci_config_generic__each_register, _pci_config_generic__get_register == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank___get_register, _pci_config_generic__le_byte_order, _pci_config_generic__memo_outs__reginfo_table, _pci_config_generic__memo_outs__sorted_regs, _pci_config_generic_be_bitorder, _pci_config_generic_function, _pci_config_generic_get == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__get, _pci_config_generic_io_memory_access == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__io_memory_access, _pci_config_generic_name, _pci_config_generic_overlapping, _pci_config_generic_partial, _pci_config_generic_read == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__read, _pci_config_generic_set == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__set, _pci_config_generic_shown_desc, _pci_config_generic_transaction_access == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__transaction_access, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_get, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_read, __adj_pci_config_generic__function_mapped_bank__bank__unmapped_write, _pci_config_generic_use_io_memory, _pci_config_generic_write == NULL ? NULL : __adj_pci_config_generic__function_mapped_bank__bank__write);
}
static void __attribute__((optimize("O0")))
_tinit_pci_config_type_0(struct _pci_config_type_0 *_ret, uint32 _pci_config_type_0__after_read_callbacks, uint32 _pci_config_type_0__after_write_callbacks, uint32 _pci_config_type_0__before_read_callbacks, uint32 _pci_config_type_0__before_write_callbacks, uint32 _pci_config_type_0__cached_bank_obj, uint32 _pci_config_type_0__connections, _each_in_param_t _pci_config_type_0__each_register, bool (*_pci_config_type_0__get_register)(DEC21140A_dml_t *arg0, bank arg1, uint32 arg2, _register *arg3), bool *_pci_config_type_0__le_byte_order, struct _memo_bank___reginfo_table *_pci_config_type_0__memo_outs__reginfo_table, struct _memo_bank___sorted_regs *_pci_config_type_0__memo_outs__sorted_regs, _each_in_param_t _pci_config_type_0__rbar_control, bool *_pci_config_type_0_be_bitorder, int *_pci_config_type_0_function, bool (*_pci_config_type_0_get)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 *arg4), bool (*_pci_config_type_0_io_memory_access)(DEC21140A_dml_t *arg0, bank arg1, generic_transaction_t *arg2, uint64 arg3, void  *arg4), uint8 *_pci_config_type_0_miss_pattern, char const **_pci_config_type_0_name, bool *_pci_config_type_0_overlapping, bool *_pci_config_type_0_partial, bool (*_pci_config_type_0_read)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, void  *arg4, uint64 *arg5), void  (*_pci_config_type_0_set)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4), char const **_pci_config_type_0_shown_desc, exception_type_t (*_pci_config_type_0_transaction_access)(DEC21140A_dml_t *arg0, bank arg1, transaction_t *arg2, uint64 arg3, void  *arg4), bool *_pci_config_type_0_use_io_memory, bool (*_pci_config_type_0_write)(DEC21140A_dml_t *arg0, bank arg1, uint64 arg2, uint64 arg3, uint64 arg4, void  *arg5))
{
    _tinit__pci_config_type_0(&_ret->_pci_config_type_0);
    _tinit_pci_config_generic(&_ret->pci_config_generic, _pci_config_type_0__after_read_callbacks, _pci_config_type_0__after_write_callbacks, _pci_config_type_0__before_read_callbacks, _pci_config_type_0__before_write_callbacks, _pci_config_type_0__cached_bank_obj, _pci_config_type_0__connections, _pci_config_type_0__each_register, _pci_config_type_0__get_register, _pci_config_type_0__le_byte_order, _pci_config_type_0__memo_outs__reginfo_table, _pci_config_type_0__memo_outs__sorted_regs, _pci_config_type_0__rbar_control, _pci_config_type_0_be_bitorder, _pci_config_type_0_function, _pci_config_type_0_get, _pci_config_type_0_io_memory_access, _pci_config_type_0_miss_pattern, _pci_config_type_0_name, _pci_config_type_0_overlapping, _pci_config_type_0_partial, _pci_config_type_0_read, _pci_config_type_0_set, _pci_config_type_0_shown_desc, _pci_config_type_0_transaction_access, _pci_config_type_0_use_io_memory, _pci_config_type_0_write);
}
static void __attribute__((optimize("O0")))
_tinit__pci_config_generic_command_reg(struct __pci_config_generic_command_reg *_ret, field *__pci_config_generic_command_reg__fb, field *__pci_config_generic_command_reg__id, field *__pci_config_generic_command_reg__io, field *__pci_config_generic_command_reg__m, field *__pci_config_generic_command_reg__mem, field *__pci_config_generic_command_reg__mwi, field *__pci_config_generic_command_reg__pe, field *__pci_config_generic_command_reg__sc, field *__pci_config_generic_command_reg__se, field *__pci_config_generic_command_reg__vga, field *__pci_config_generic_command_reg__wc)
{
    *_ret = (struct __pci_config_generic_command_reg){
        ._fb = __pci_config_generic_command_reg__fb,
        ._id = __pci_config_generic_command_reg__id,
        ._io = __pci_config_generic_command_reg__io,
        ._m = __pci_config_generic_command_reg__m,
        ._mem = __pci_config_generic_command_reg__mem,
        ._mwi = __pci_config_generic_command_reg__mwi,
        ._pe = __pci_config_generic_command_reg__pe,
        ._sc = __pci_config_generic_command_reg__sc,
        ._se = __pci_config_generic_command_reg__se,
        ._vga = __pci_config_generic_command_reg__vga,
        ._wc = __pci_config_generic_command_reg__wc,
        };
}
static void __attribute__((optimize("O0")))
_tinit_sreset(struct _sreset *_ret, void  (*_sreset__default_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1), _each_in_param_t _sreset__each_soft_reset, void  (*_sreset_soft_reset)(DEC21140A_dml_t *arg0, _soft_reset arg1))
{
    _tinit_soft_reset(&_ret->_soft_reset, _sreset__default_soft_reset, _sreset__each_soft_reset, _sreset_soft_reset);
}
static void __attribute__((optimize("O0")))
_tinit_hreset(struct _hreset *_ret, void  (*_hreset__default_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1), _each_in_param_t _hreset__each_hard_reset, void  (*_hreset_hard_reset)(DEC21140A_dml_t *arg0, _hard_reset arg1))
{
    _tinit_hard_reset(&_ret->_hard_reset, _hreset__default_hard_reset, _hreset__each_hard_reset, _hreset_hard_reset);
}
static void  init__trampoline_from_init(DEC21140A_dml_t *_dev, init _init)
{
    _DML_M_init(_dev);
}
static void  post_init__trampoline_from_post_init(DEC21140A_dml_t *_dev, post_init _post_init)
{
    _DML_M_post_init(_dev);
}
static attr_value_t config_registers__get__trampoline_from_attribute(DEC21140A_dml_t *_dev, attribute _attribute)
{
    return _DML_M_config_registers__get(_dev);
}
static exception_type_t csr__transaction_access__trampoline_from_bank(DEC21140A_dml_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_csr__transaction_access(_dev, t, offset, aux);
}
static void  csr__csr0__swr__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr0__swr__write(_dev, value);
}
static void  csr__csr1__write_register__trampoline_from_write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_csr__csr1__write_register(_dev, value, enabled_bytes, aux);
}
static void  csr__csr2__write_register__trampoline_from_write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_csr__csr2__write_register(_dev, value, enabled_bytes, aux);
}
static void  csr__csr3__write_register__trampoline_from_write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_csr__csr3__write_register(_dev, value, enabled_bytes, aux);
}
static void  csr__csr4__write_register__trampoline_from_write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_csr__csr4__write_register(_dev, value, enabled_bytes, aux);
}
static void  csr__csr5__write_register__trampoline_from_write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_csr__csr5__write_register(_dev, value, enabled_bytes, aux);
}
static uint64 csr__csr5__ais__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_csr__csr5__ais__read(_dev);
}
static void  csr__csr5__ais__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr5__ais__write(_dev, value);
}
static uint64 csr__csr5__itr__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_csr__csr5__itr__read(_dev);
}
static void  csr__csr5__itr__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr5__itr__write(_dev, value);
}
static uint64 csr__csr5__nis__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_csr__csr5__nis__read(_dev);
}
static void  csr__csr5__nis__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr5__nis__write(_dev, value);
}
static void  csr__csr6__ca__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__ca__write(_dev, value);
}
static void  csr__csr6__fc__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__fc__write(_dev, value);
}
static void  csr__csr6__fd__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__fd__write(_dev, value);
}
static void  csr__csr6__om__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__om__write(_dev, value);
}
static void  csr__csr6__pb__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__pb__write(_dev, value);
}
static void  csr__csr6__sb__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__sb__write(_dev, value);
}
static void  csr__csr6__sf__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__sf__write(_dev, value);
}
static void  csr__csr6__sr__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__sr__write(_dev, value);
}
static void  csr__csr6__st__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__st__write(_dev, value);
}
static void  csr__csr6__tr__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__tr__write(_dev, value);
}
static void  csr__csr6__ttm__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr6__ttm__write(_dev, value);
}
static void  csr__csr7__write_register__trampoline_from_write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_csr__csr7__write_register(_dev, value, enabled_bytes, aux);
}
static void  csr__csr9__write_register__trampoline_from_write_register(DEC21140A_dml_t *_dev, write_register _write_register, uint64 value, uint64 enabled_bytes, void  *aux)
{
    _DML_M_csr__csr9__write_register(_dev, value, enabled_bytes, aux);
}
static uint64 csr__csr9__data__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_csr__csr9__data__read(_dev);
}
static uint64 csr__csr9__mii__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_csr__csr9__mii__read(_dev);
}
static void  csr__csr9__mii__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_csr__csr9__mii__write(_dev, value);
}
static attr_value_t is_pcie_device__get__trampoline_from_attribute(DEC21140A_dml_t *_dev, attribute _attribute)
{
    return _DML_M_is_pcie_device__get(_dev);
}
static void  pci_bus__set__trampoline_from_connect(DEC21140A_dml_t *_dev, _connect __connect, conf_object_t *obj)
{
    _DML_M_pci_bus__set(_dev, obj);
}
static exception_type_t pci_config__transaction_access__trampoline_from_bank(DEC21140A_dml_t *_dev, bank _bank, transaction_t *t, uint64 offset, void  *aux)
{
    return _DML_M_pci_config__transaction_access(_dev, t, offset, aux);
}
static void  pci_config__base_address_0__update_mapping__trampoline_from_base_address(DEC21140A_dml_t *_dev, base_address _base_address)
{
    _DML_M_pci_config__base_address_0__update_mapping(_dev);
}
static uint64 pci_config__base_address_0__base__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_pci_config__base_address_0__base__read(_dev);
}
static void  pci_config__base_address_0__base__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__base_address_0__base__write(_dev, value);
}
static void  pci_config__base_address_0__p__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__p__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_0__s__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_0__s__write_field(_dev, value, enabled_bits, aux);
}
static uint64 pci_config__base_address_1__base__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_pci_config__base_address_1__base__read(_dev);
}
static void  pci_config__base_address_1__base__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__base_address_1__base__write(_dev, value);
}
static void  pci_config__base_address_1__p__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_1__p__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_1__s__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_1__s__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_1__type__set__trampoline_from__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    _DML_M_pci_config__base_address_1__type__set(_dev, value);
}
static void  pci_config__base_address_1__type__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_1__type__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_2__ignore__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_2__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_3__ignore__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_3__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_4__ignore__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_4__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__base_address_5__ignore__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__base_address_5__ignore__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__bist__set__trampoline_from__set(DEC21140A_dml_t *_dev, _set __set, uint64 value)
{
    _DML_M_pci_config__bist__set(_dev, value);
}
static uint64 pci_config__bist__read_field__trampoline_from_read_field(DEC21140A_dml_t *_dev, read_field _read_field, uint64 enabled_bits, void  *aux)
{
    return _DML_M_pci_config__bist__read_field(_dev, enabled_bits, aux);
}
static void  pci_config__bist__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__bist__write(_dev, value);
}
static void  pci_config__cardbus_cis_ptr__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__cardbus_cis_ptr__write(_dev, value);
}
static void  pci_config__class_code__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__class_code__write(_dev, value);
}
static void  pci_config__command__id__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__command__id__write(_dev, value);
}
static void  pci_config__command__io__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__io__write(_dev, enable);
}
static void  pci_config__command__m__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__m__write(_dev, enable);
}
static void  pci_config__command__mem__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 enable)
{
    _DML_M_pci_config__command__mem__write(_dev, enable);
}
static void  pci_config__device_id__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__device_id__write(_dev, value);
}
static int pci_config__expansion_rom_base__pci_bar_size_bits__trampoline_from_base_address(DEC21140A_dml_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_bar_size_bits(_dev);
}
static bool pci_config__expansion_rom_base__pci_mapping_enabled__trampoline_from_base_address(DEC21140A_dml_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_mapping_enabled(_dev);
}
static conf_object_t *pci_config__expansion_rom_base__pci_mapping_object__trampoline_from_base_address(DEC21140A_dml_t *_dev, base_address _base_address)
{
    return _DML_M_pci_config__expansion_rom_base__pci_mapping_object(_dev);
}
static void  pci_config__expansion_rom_base__update_mapping__trampoline_from_base_address(DEC21140A_dml_t *_dev, base_address _base_address)
{
    _DML_M_pci_config__expansion_rom_base__update_mapping(_dev);
}
static uint64 pci_config__expansion_rom_base__base__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_pci_config__expansion_rom_base__base__read(_dev);
}
static void  pci_config__expansion_rom_base__base__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__expansion_rom_base__base__write(_dev, value);
}
static uint64 pci_config__expansion_rom_base__e__read__trampoline_from_read(DEC21140A_dml_t *_dev, __read ___read)
{
    return _DML_M_pci_config__expansion_rom_base__e__read(_dev);
}
static void  pci_config__expansion_rom_base__e__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__expansion_rom_base__e__write(_dev, value);
}
static void  pci_config__header_type__mf__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__header_type__mf__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__header_type__type__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__header_type__type__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__interrupt_pin__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__interrupt_pin__write(_dev, value);
}
static void  pci_config__interrupts__hard_reset__trampoline_from_hard_reset(DEC21140A_dml_t *_dev, _hard_reset __hard_reset)
{
    _DML_M_pci_config__interrupts__hard_reset(_dev);
}
static void  pci_config__interrupts__soft_reset__trampoline_from_soft_reset(DEC21140A_dml_t *_dev, _soft_reset __soft_reset)
{
    _DML_M_pci_config__interrupts__soft_reset(_dev);
}
static void  pci_config__interrupts__post_init__trampoline_from_post_init(DEC21140A_dml_t *_dev, post_init _post_init)
{
    _DML_M_pci_config__interrupts__post_init(_dev);
}
static void  pci_config__max_lat__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__max_lat__write(_dev, value);
}
static void  pci_config__min_gnt__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__min_gnt__write(_dev, value);
}
static void  pci_config__revision_id__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__revision_id__write(_dev, value);
}
static void  pci_config__status__c__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__c__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ds__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ds__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__fbb__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__fbb__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ins__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ins__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__ir__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__ir__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__status__mhz__write_field__trampoline_from_write_field(DEC21140A_dml_t *_dev, write_field _write_field, uint64 value, uint64 enabled_bits, void  *aux)
{
    _DML_M_pci_config__status__mhz__write_field(_dev, value, enabled_bits, aux);
}
static void  pci_config__subsystem_id__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__subsystem_id__write(_dev, value);
}
static void  pci_config__subsystem_vendor_id__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__subsystem_vendor_id__write(_dev, value);
}
static void  pci_config__vendor_id__write__trampoline_from_write(DEC21140A_dml_t *_dev, __write ___write, uint64 value)
{
    _DML_M_pci_config__vendor_id__write(_dev, value);
}
static void __attribute__((optimize("O0"))) _initialize_traits0(void)
{
    _tinit_device(&_tr__dev__device, (_each_in_param_t){.base_idx = _each__init__in__dev, .num = 47, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__post_init__in__dev, .num = 1, .array_idx = 0, .array_size = 1}, init__trampoline_from_init, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "DEC21140A_dml"; &_tmp; }), post_init__trampoline_from_post_init);
    _tinit_sreset(&_tr__dev__sreset, NULL, (_each_in_param_t){.base_idx = _each__soft_reset__in__dev, .num = 46, .array_idx = 0, .array_size = 1}, NULL);
    _tinit_hreset(&_tr__dev__hreset, NULL, (_each_in_param_t){.base_idx = _each__hard_reset__in__dev, .num = 46, .array_idx = 0, .array_size = 1}, NULL);
    _tinit_port(&_tr_HRESET__port, offsetof(DEC21140A_dml_t, HRESET._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "HRESET"; &_tmp; }));
    _tinit_implement(&_tr_HRESET_signal__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }));
    _tinit_port(&_tr_SRESET__port, offsetof(DEC21140A_dml_t, SRESET._cached_port_obj), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "SRESET"; &_tmp; }));
    _tinit_implement(&_tr_SRESET_signal__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "signal"; &_tmp; }));
    _tinit_read_only_attr(&_tr_config_registers__read_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "config_registers"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "[i*]"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "The PCI configuration registers, each 32 bits in size."; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )4LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), config_registers__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "config_registers"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }));
    _tinit_function_mapped_bank(&_tr_csr__function_mapped_bank, offsetof(DEC21140A_dml_t, csr._after_read_callbacks), offsetof(DEC21140A_dml_t, csr._after_write_callbacks), offsetof(DEC21140A_dml_t, csr._before_read_callbacks), offsetof(DEC21140A_dml_t, csr._before_write_callbacks), offsetof(DEC21140A_dml_t, csr._cached_bank_obj), offsetof(DEC21140A_dml_t, csr._connections), (_each_in_param_t){.base_idx = _each__register__in__csr, .num = 18, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )0LL; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), csr__transaction_access__trampoline_from_bank, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_csr_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr0"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Bus mode"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__csr_csr0, .num = 11, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__csr_csr0, .num = 11, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__csr_csr0, .num = 11, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__csr_csr0, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__csr_csr0, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__csr_csr0, .num = 11, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr0"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Bus mode"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr0.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr0_bar____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bar"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Bus Arbitration"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr0_ble____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ble"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Big/Little Endian"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr0_cal____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cal"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Cache Alignment"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr0_dbo____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )20ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "dbo"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Descriptor Byte Ordering Mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr0_dsl____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )5ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "dsl"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Descriptor Skip Length"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros(&_tr_csr_csr0_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mbz"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Must Be Zero"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr0_pbl____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )6ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pbl"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Programmable Burst Length"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr0_rml____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )21ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rml"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Read Multiple"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones(&_tr_csr_csr0_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )10ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )22ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rs1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_csr_csr0_swr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "swr"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Software Reset"; &_tmp; }), NULL, csr__csr0__swr__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl(&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )17ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "tap"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 19, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Transmit Automatic Polling"; &_tmp; }), NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits1(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Transmit Poll Demand"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Transmit Poll Demand"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), csr__csr1__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl(&_tr_csr_csr10____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr10"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Boot ROM programming address"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr10"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 80ULL; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Boot ROM programming address"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr10.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl(&_tr_csr_csr11____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr11"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "General-purpose timer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr11"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 88ULL; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "General-purpose timer"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr11.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl(&_tr_csr_csr12____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr12"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "General-purpose port"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr12"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 96ULL; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "General-purpose port"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr12.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved(&_tr_csr_csr13____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr13"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, offsetof(DEC21140A_dml_t, csr.csr13._has_logged), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr13"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 104ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr13.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved(&_tr_csr_csr14____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr14"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, offsetof(DEC21140A_dml_t, csr.csr14._has_logged), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr14"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 112ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr14.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl(&_tr_csr_csr15____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr15"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Watchdog timer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr15"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 120ULL; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Watchdog timer"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr15.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Receive Poll Demand"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 16ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Receive Poll Demand"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), csr__csr2__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Receive List Base Address"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 24ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Receive List Base Address"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), csr__csr3__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Transmit List Base Address"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 32ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Transmit List Base Address"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), csr__csr4__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Status"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__csr_csr5, .num = 7, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__csr_csr5, .num = 7, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__csr_csr5, .num = 7, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__csr_csr5, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__csr_csr5, .num = 7, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__csr_csr5, .num = 7, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 40ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Status"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), csr__csr5__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )15ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ais"; &_tmp; }), csr__csr5__ais__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 37, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Abnormal Interrupt Summary"; &_tmp; }), NULL, csr__csr5__ais__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only(&_tr_csr_csr5_eb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )23ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "eb"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 37, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Error Bits"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint16 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "itr"; &_tmp; }), csr__csr5__itr__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 37, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Status"; &_tmp; }), NULL, csr__csr5__itr__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "nis"; &_tmp; }), csr__csr5__nis__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 37, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Normal Interrupt Summary"; &_tmp; }), NULL, csr__csr5__nis__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only(&_tr_csr_csr5_rs____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )17ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rs"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 37, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Receive Process State"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones(&_tr_csr_csr5_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )6ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )26ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rs1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 37, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only(&_tr_csr_csr5_ts____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )20ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ts"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 37, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Transmission Process State"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr6"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Operation Mode"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__csr_csr6, .num = 28, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__csr_csr6, .num = 28, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__csr_csr6, .num = 28, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__csr_csr6, .num = 15, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__csr_csr6, .num = 28, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr6"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 48ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Operation Mode"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr6.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(&_tr_csr_csr6_ca____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )17ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ca"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Capture Effect Enable"; &_tmp; }), NULL, csr__csr6__ca__write__trampoline_from_write);
}
static void __attribute__((optimize("O0"))) _initialize_traits2(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(&_tr_csr_csr6_fc____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )12ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Force Collision Mode"; &_tmp; }), NULL, csr__csr6__fc__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(&_tr_csr_csr6_fd____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )9ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fd"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Full-duplex Mode"; &_tmp; }), NULL, csr__csr6__fd__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_hbd____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )19ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "hbd"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Heartbeat Disable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_ho____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ho"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Hash-only Filtering Mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_hp____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "hp"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Hash/Perfect Receive Filter Mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_imm____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )20ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "imm"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Immediate Mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_ivf____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ivf"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Inverse Filtering"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros(&_tr_csr_csr6_mb2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mb2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Must Be Zero"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_mb3____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )26ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mb3"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Must Be Zero"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones(&_tr_csr_csr6_mb4____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )29ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mb4"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Must Be One"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones(&_tr_csr_csr6_mbo____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )25ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mbo"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Must Be One"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros(&_tr_csr_csr6_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mbz"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Must Be Zero"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(&_tr_csr_csr6_om____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )10ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "om"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Operating Mode"; &_tmp; }), NULL, csr__csr6__om__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped(&_tr_csr_csr6_pb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pb"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Pass Bad Frames"; &_tmp; }), NULL, csr__csr6__pb__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_pcs____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )23ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pcs"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "PCS Function"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_pm____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pm"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Pass All Multicast"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_pr____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )6ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pr"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Promiscuous Mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_ps____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )18ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ps"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Port Select"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_ra____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )30ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ra"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Receive All"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(&_tr_csr_csr6_sb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )5ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sb"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Start/Stop Backoff Counter"; &_tmp; }), NULL, csr__csr6__sb__write__trampoline_from_write);
}
static void __attribute__((optimize("O0"))) _initialize_traits3(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )31ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Special Capture Effect Enable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr6_scr____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "scr"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Scrambler Mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(&_tr_csr_csr6_sf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )21ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sf"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Store and Forward"; &_tmp; }), NULL, csr__csr6__sf__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_csr_csr6_sr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sr"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Start/Stop Receive"; &_tmp; }), NULL, csr__csr6__sr__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_csr_csr6_st____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )13ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "st"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Start/Stop Transmit"; &_tmp; }), NULL, csr__csr6__st__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped(&_tr_csr_csr6_tr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "tr"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Threshold Control Bits"; &_tmp; }), NULL, csr__csr6__tr__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped(&_tr_csr_csr6_ttm____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )22ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ttm"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 66, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Transmit Threshold Mode"; &_tmp; }), NULL, csr__csr6__ttm__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr7"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt enable"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__csr_csr7, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__csr_csr7, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__csr_csr7, .num = 3, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__csr_csr7, .num = 3, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr7"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 56ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt enable"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr7.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), csr__csr7__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr7_ais_mask____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )15ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ais_mask"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 70, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Abnormal Interrupt Summary Mask"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr7_itr_mask____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint16 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "itr_mask"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 70, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Status Mask"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr7_nis_mask____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "nis_mask"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 70, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Normal Interrupt Summary Mask"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr8"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Missed frames and overflow counter"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__csr_csr8, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__csr_csr8, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__csr_csr8, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__csr_csr8, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr8"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 64ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Missed frames and overflow counter"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr8.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr8_mfc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint16 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mfc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 75, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Missed Frame Counter"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr8_mfo____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mfo"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 75, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Missed Frame Overflow"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr8_oc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint16 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )17ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "oc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 75, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Overflow Counter"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr8_oco____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )31ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "oco"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 75, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Overflow Counter Overflow"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr9"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Boot ROM, serial ROM and MII management"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__csr_csr9, .num = 10, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__csr_csr9, .num = 10, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__csr_csr9, .num = 10, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__csr_csr9, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__csr_csr9, .num = 6, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__csr_csr9, .num = 10, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "csr9"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 72ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Boot ROM, serial ROM and MII management"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.csr9.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), csr__csr9__write_register__trampoline_from_write_register, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl(&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )12ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "br"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Boot ROM Select"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read(&_tr_csr_csr9_data____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 255ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "data"; &_tmp; }), csr__csr9__data__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Boot ROM data or Serial ROM control"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 15ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mii"; &_tmp; }), csr__csr9__mii__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "MII"; &_tmp; }), NULL, csr__csr9__mii__write__trampoline_from_write);
}
static void __attribute__((optimize("O0"))) _initialize_traits4(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr9_rd____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rd"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Read Operation"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl(&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )10ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "reg"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "External Register Select"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros(&_tr_csr_csr9_res1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "res1"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones(&_tr_csr_csr9_res2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )15ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "res2"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones(&_tr_csr_csr9_res3____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )12ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )20ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "res3"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr9_sr____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )11ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sr"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Serial ROM Select"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_csr_csr9_wr____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )13ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "wr"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 86, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Write Operation"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(&_tr_csr_current_rx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "current_rx_address"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register csr.current_rx_address"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "current_rx_address"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.current_rx_address.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(&_tr_csr_current_tx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "current_tx_address"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register csr.current_tx_address"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_csr; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "csr" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "current_tx_address"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, csr.current_tx_address.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_implement(&_tr_csr_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit_bank_io_memory(&_tr_csr_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_implement(&_tr_csr_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_csr_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit_connect(&_tr_expansion_rom__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]|n"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Undocumented\012\012Required interfaces: <iface>rom</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__expansion_rom, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom"; &_tmp; }), offsetof(DEC21140A_dml_t, expansion_rom.obj), offsetof(DEC21140A_dml_t, expansion_rom.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_expansion_rom_rom__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rom"; &_tmp; }), offsetof(DEC21140A_dml_t, expansion_rom.rom.val));
    _tinit_uint64_attr(&_tr_expansion_rom_size__uint64_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_size"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "The size of the expansion ROM mapping."; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )1LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_size"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, offsetof(DEC21140A_dml_t, expansion_rom_size.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_implement(&_tr_ieee_802_3_mac__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ieee_802_3_mac"; &_tmp; }));
    _tinit_implement(&_tr_ieee_802_3_mac_v3__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ieee_802_3_mac_v3"; &_tmp; }));
    _tinit_implement(&_tr_io_memory__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit_read_only_attr(&_tr_is_pcie_device__read_only_attr, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "is_pcie_device"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "b"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Is this a PCIe device (or a PCI device)"; &_tmp; }), ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), is_pcie_device__get__trampoline_from_attribute, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "is_pcie_device"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }));
}
static void __attribute__((optimize("O0"))) _initialize_traits5(void)
{
    _tinit_connect(&_tr_mii_bus__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mii_bus"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "MII Management Bus\012\012Required interfaces: <iface>mii_management</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__mii_bus, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mii_bus"; &_tmp; }), offsetof(DEC21140A_dml_t, mii_bus.obj), offsetof(DEC21140A_dml_t, mii_bus.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_mii_bus_mii_management__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mii_management"; &_tmp; }), offsetof(DEC21140A_dml_t, mii_bus.mii_management.val));
    _tinit_connect(&_tr_pci_bus__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_bus"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "The PCI bus this device is connected to, implementing the <tt>pci-bus</tt> interface.\012\012Required interfaces: <iface>io_memory</iface>, <iface>pci_bus</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__pci_bus, .num = 3, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_bus"; &_tmp; }), offsetof(DEC21140A_dml_t, pci_bus.obj), offsetof(DEC21140A_dml_t, pci_bus.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_bus__set__trampoline_from_connect, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_pci_bus_io_memory__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }), offsetof(DEC21140A_dml_t, pci_bus.io_memory.val));
    _tinit_interface(&_tr_pci_bus_pci_bus__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_bus"; &_tmp; }), offsetof(DEC21140A_dml_t, pci_bus.pci_bus.val));
    _tinit_interface(&_tr_pci_bus_pci_upstream_operation__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_upstream_operation"; &_tmp; }), offsetof(DEC21140A_dml_t, pci_bus.pci_upstream_operation.val));
    _tinit_pci_config_type_0(&_tr_pci_config__pci_config_type_0, offsetof(DEC21140A_dml_t, pci_config._after_read_callbacks), offsetof(DEC21140A_dml_t, pci_config._after_write_callbacks), offsetof(DEC21140A_dml_t, pci_config._before_read_callbacks), offsetof(DEC21140A_dml_t, pci_config._before_write_callbacks), offsetof(DEC21140A_dml_t, pci_config._cached_bank_obj), offsetof(DEC21140A_dml_t, pci_config._connections), (_each_in_param_t){.base_idx = _each__register__in__pci_config, .num = 28, .array_idx = 0, .array_size = 1}, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static struct _memo_bank___reginfo_table _tmp; &_tmp; }), ({static struct _memo_bank___sorted_regs _tmp; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static int _tmp __attribute__((aligned(2))); _tmp = (int32 )255LL; &_tmp; }), NULL, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_config"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), pci_config__transaction_access__trampoline_from_bank, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit_implement(&_tr_pci_config_bank_instrumentation_subscribe__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bank_instrumentation_subscribe"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__io_base_address(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_0"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field), ((_identity_t) {.id = 108, .encoded_index = 0})}); &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_0"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_0, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_0, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_0, .num = 3, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__pci_config_base_address_0, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_0, .num = 3, .array_idx = 0, .array_size = 1}, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), ({static _pci_config_generic_command_reg _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_0, .num = 3, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = 0LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "I/O"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_0"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 16ULL; &_tmp; }), ({static _pci_config_generic _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic) {(&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic), ((_identity_t) {.id = 181, .encoded_index = 0})}); &_tmp; }), NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 7ULL; &_tmp; }), NULL, pci_config__base_address_0__update_mapping__trampoline_from_base_address, offsetof(DEC21140A_dml_t, pci_config.base_address_0.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )30ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint32 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base"; &_tmp; }), pci_config__base_address_0__base__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address.io_base_address.base_address._register), ((_identity_t) {.id = 111, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_0__base__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address.io_base_address.base_address._register), ((_identity_t) {.id = 111, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Reserved"; &_tmp; }), NULL, pci_config__base_address_0__p__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address.io_base_address.base_address._register), ((_identity_t) {.id = 111, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_0__s__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_1"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field), ((_identity_t) {.id = 112, .encoded_index = 0})}); &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_1"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_1, .num = 4, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_1, .num = 4, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__pci_config_base_address_1, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each___set_field__in__pci_config_base_address_1, .num = 1, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field), ((_identity_t) {.id = 115, .encoded_index = 0})}); &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_1, .num = 4, .array_idx = 0, .array_size = 1}, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), ({static _pci_config_generic_command_reg _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_1, .num = 4, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = 0LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "memory"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_1"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 20ULL; &_tmp; }), ({static _pci_config_generic _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic) {(&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic), ((_identity_t) {.id = 181, .encoded_index = 0})}); &_tmp; }), NULL, NULL, NULL, NULL, NULL, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 7ULL; &_tmp; }), NULL, NULL, offsetof(DEC21140A_dml_t, pci_config.base_address_1.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )28ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint32 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base"; &_tmp; }), pci_config__base_address_1__base__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 116, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_1__base__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_base_address_1_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "p"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 116, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_1__p__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_base_address_1_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "s"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 116, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_1__s__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write(&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "type"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register), ((_identity_t) {.id = 116, .encoded_index = 0})}); &_tmp; }), pci_config__base_address_1__type__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_1__type__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_2"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_2"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_2, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_2"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 24ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.base_address_2.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 118, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_2__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_3"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_3"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_3, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_3"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 28ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.base_address_3.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits6(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 120, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_3__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_4"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_4"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_4, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_4"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 32ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.base_address_4.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 122, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_4__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32(&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_5"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.base_address_5"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_base_address_5, .num = 1, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = -1LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "none"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base_address_5"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 36ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.base_address_5.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant(&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant, NULL, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ignore"; &_tmp; }), NULL, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register), ((_identity_t) {.id = 124, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__base_address_5__ignore__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write(&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bist"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Build-in Self Test"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bist"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 15ULL; &_tmp; }), pci_config__bist__read_field__trampoline_from_read_field, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__bist__set__trampoline_from__set, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.bist.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__bist__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bus_address"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register pci_config.bus_address"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10004LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "bus_address"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.bus_address.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cache_line_size"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "CacheLine Size"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cache_line_size"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 12ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.cache_line_size.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant(&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "capabilities_ptr"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Capabilities Pointer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "capabilities_ptr"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 52ULL; &_tmp; }), NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.capabilities_ptr.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cardbus_cis_ptr"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Cardbus CIS Pointer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cardbus_cis_ptr"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 40ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.cardbus_cis_ptr.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__cardbus_cis_ptr__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cfdd"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Device and driver area"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_cfdd, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_cfdd, .num = 3, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_cfdd, .num = 3, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__pci_config_cfdd, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_cfdd, .num = 2, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_cfdd, .num = 3, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "cfdd"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 64ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Device and driver area"; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.cfdd.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_cfdd_dsu____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "dsu"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 133, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Driver special user"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl(&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )31ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sleep"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 133, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Sleep mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl(&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )30ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "snooze"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 133, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Snooze mode"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "class_code"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Class Code"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )24ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x20000ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "class_code"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 9ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.class_code.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__class_code__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "command"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Command Register"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_command, .num = 4, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_command, .num = 11, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "command"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 4ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.command.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit__pci_config_generic_command_reg(&_tr_pci_config_command___pci_config_generic_command_reg, ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 135, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 136, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 137, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 138, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field), ((_identity_t) {.id = 139, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 140, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 141, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 142, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 143, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 144, .encoded_index = 0})}); &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field.field), ((_identity_t) {.id = 145, .encoded_index = 0})}); &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )9ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fb"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Fast Back-to-Back Transactions Enable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )10ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "id"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Disable"; &_tmp; }), NULL, pci_config__command__id__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "I/O Space Enable"; &_tmp; }), NULL, pci_config__command__io__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "m"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Bus Master Enable"; &_tmp; }), NULL, pci_config__command__m__write__trampoline_from_write);
}
static void __attribute__((optimize("O0"))) _initialize_traits7(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write(&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mem"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Memory Space Enable"; &_tmp; }), NULL, pci_config__command__mem__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mwi"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Memory Write and Invalidate"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )6ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pe"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Parity Error Response"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Special Cycles Enable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "se"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "SERR# Enable"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )5ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "vga"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "VGA Palette Snoop"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__field(&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "wc"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "IDSEL Steppin/Wait Cycle Control"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "device_id"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Device ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 9ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "device_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 2ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.device_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__device_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__base_address(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_base"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static field _tmp __attribute__((aligned(2))); _tmp = ((field) {(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field), ((_identity_t) {.id = 148, .encoded_index = 0})}); &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Expansion ROM base address"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = _each___read_field__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, NULL, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )32ULL; &_tmp; }), ({static _pci_config_generic_command_reg _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic_command_reg) {(&_tr_pci_config_command___pci_config_generic_command_reg), ((_identity_t) {.id = 146, .encoded_index = 0})}); &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_expansion_rom_base, .num = 2, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static int64 _tmp __attribute__((aligned(2))); _tmp = 0LL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "memory"; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "expansion_rom_base"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 48ULL; &_tmp; }), ({static _pci_config_generic _tmp __attribute__((aligned(2))); _tmp = ((_pci_config_generic) {(&_tr_pci_config__pci_config_type_0.pci_config_generic._pci_config_generic), ((_identity_t) {.id = 181, .encoded_index = 0})}); &_tmp; }), pci_config__expansion_rom_base__pci_bar_size_bits__trampoline_from_base_address, NULL, NULL, pci_config__expansion_rom_base__pci_mapping_enabled__trampoline_from_base_address, NULL, pci_config__expansion_rom_base__pci_mapping_object__trampoline_from_base_address, NULL, NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Expansion ROM base address"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 18ULL; &_tmp; }), NULL, pci_config__expansion_rom_base__update_mapping__trampoline_from_base_address, offsetof(DEC21140A_dml_t, pci_config.expansion_rom_base.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )31ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint32 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "base"; &_tmp; }), pci_config__expansion_rom_base__base__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register), ((_identity_t) {.id = 150, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__expansion_rom_base__base__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write(&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "e"; &_tmp; }), pci_config__expansion_rom_base__e__read__trampoline_from_read, ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register), ((_identity_t) {.id = 150, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, pci_config__expansion_rom_base__e__write__trampoline_from_write);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "header_type"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Header Type"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_header_type, .num = 2, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "header_type"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 14ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.header_type.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mf"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 153, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Multi-Function Device"; &_tmp; }), NULL, pci_config__header_type__mf__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "type"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 153, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Header Layout"; &_tmp; }), NULL, pci_config__header_type__type__write_field__trampoline_from_write_field);
    _tinit_implement(&_tr_pci_config_instrumentation_order__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "instrumentation_order"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_line"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Line"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_line"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 60ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.interrupt_line.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_pin"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Pin"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupt_pin"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 61ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.interrupt_pin.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__interrupt_pin__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__unmapped(&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupts"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Raised _internal_ interrupts"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, pci_config__interrupts__hard_reset__trampoline_from_hard_reset, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "interrupts"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xffffffffffffffffULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), pci_config__interrupts__soft_reset__trampoline_from_soft_reset, offsetof(DEC21140A_dml_t, pci_config.interrupts.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit_post_init(&_tr_pci_config_interrupts__post_init, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, pci_config__interrupts__post_init__trampoline_from_post_init);
    _tinit_bank_io_memory(&_tr_pci_config_io_memory__bank_io_memory, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "io_memory"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "latency_timer"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Latency Timer"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "latency_timer"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 13ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.latency_timer.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits8(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "max_lat"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "MAX_LAT"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 40ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "max_lat"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 63ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.max_lat.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__max_lat__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "min_gnt"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "MIN_GNT"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 20ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "min_gnt"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 62ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.min_gnt.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__min_gnt__write__trampoline_from_write, NULL);
    _tinit_implement(&_tr_pci_config_register_view__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view"; &_tmp; }));
    _tinit_implement(&_tr_pci_config_register_view_read_only__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "register_view_read_only"; &_tmp; }));
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "revision_id"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Revision ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 33ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "revision_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 8ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.revision_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__revision_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset__register(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "status"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Status Register"; &_tmp; }), (_each_in_param_t){.base_idx = _each__hard_reset__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__init__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = _each__soft_reset__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = _each___write_field__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = _each__field__in__pci_config_status, .num = 12, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "status"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 6ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.status.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )4ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "c"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Capabilities List"; &_tmp; }), NULL, pci_config__status__c__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )15ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "dpe"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Detected Parity Error"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )2ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )9ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ds"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "DEVSEL timing"; &_tmp; }), NULL, pci_config__status__ds__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 1ULL; &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )7ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "fbb"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Fast Back-to-Back Transactions Capable"; &_tmp; }), NULL, pci_config__status__fbb__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )3ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ins"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Interrupt Status"; &_tmp; }), NULL, pci_config__status__ins__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )0ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ir"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Immediate Readiness"; &_tmp; }), NULL, pci_config__status__ir__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write(&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )5ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "mhz"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "66 MHz Capable"; &_tmp; }), NULL, pci_config__status__mhz__write_field__trampoline_from_write_field);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )8ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pe"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Master Data Parity Error"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )13ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rma"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Received Master Abort"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )12ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "rta"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Received Target Abort"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )14ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ssa"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Signaled System Abort"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears(&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )1ULL; &_tmp; }), NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = (uint64 )((uint8 )0ULL); &_tmp; }), ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )11ULL; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "sta"; &_tmp; }), ({static _register _tmp __attribute__((aligned(2))); _tmp = ((_register) {(&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register), ((_identity_t) {.id = 177, .encoded_index = 0})}); &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Signaled Target Abort"; &_tmp; }), NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_id"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Subsystem ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xb0bbULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 46ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.subsystem_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__subsystem_id__write__trampoline_from_write, NULL);
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_vendor_id"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Subsystem Vendor ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0xe11ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "subsystem_vendor_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 44ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.subsystem_vendor_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__subsystem_vendor_id__write__trampoline_from_write, NULL);
}
static void __attribute__((optimize("O0"))) _initialize_traits9(void)
{
    _tinit___implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write(&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "vendor_id"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "i"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Vendor ID"; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0x10001LL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = &_port_class_pci_config; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = true,.is_bank = true, .is_array = false, .portname = "pci_config" }; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, ({static uint8 _tmp __attribute__((aligned(2))); _tmp = (uint8 )16ULL; &_tmp; }), (_each_in_param_t){.base_idx = 0, .num = 0, .array_idx = 0, .array_size = 1}, NULL, NULL, NULL, ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0x1011ULL; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "vendor_id"; &_tmp; }), ({static uint64 _tmp __attribute__((aligned(2))); _tmp = 0ULL; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, ({static char const *_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), NULL, offsetof(DEC21140A_dml_t, pci_config.vendor_id.val), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), pci_config__vendor_id__write__trampoline_from_write, NULL);
    _tinit_implement(&_tr_pci_device__implement, ({static char const *_tmp __attribute__((aligned(2))); _tmp = "pci_device"; &_tmp; }));
    _tinit_connect(&_tr_phy__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "phy"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Phy object\012\012Required interfaces: <iface>ieee_802_3_phy_v2</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__phy, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "phy"; &_tmp; }), offsetof(DEC21140A_dml_t, phy.obj), offsetof(DEC21140A_dml_t, phy.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_phy_ieee_802_3_phy_v2__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "ieee_802_3_phy_v2"; &_tmp; }), offsetof(DEC21140A_dml_t, phy.ieee_802_3_phy_v2.val));
    _tinit_connect(&_tr_serial_eeprom__connect, ({static bool _tmp __attribute__((aligned(2))); _tmp = 0; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "serial_eeprom"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "o|[os]"; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "Serial EEPROM\012\012Required interfaces: <iface>microwire</iface>."; &_tmp; }), (_each_in_param_t){.base_idx = _each__interface__in__serial_eeprom, .num = 1, .array_idx = 0, .array_size = 1}, ({static attr_attr_t _tmp __attribute__((aligned(2))); _tmp = (int32 )0LL; &_tmp; }), ({static uint32 _tmp __attribute__((aligned(2))); _tmp = (uint32 )0ULL; &_tmp; }), ({static conf_class_t **_tmp __attribute__((aligned(2))); _tmp = NULL; &_tmp; }), ({static _dml_attr_parent_obj_proxy_info_t _tmp __attribute__((aligned(2))); _tmp = (_dml_attr_parent_obj_proxy_info_t) { .valid = false }; &_tmp; }), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "serial_eeprom"; &_tmp; }), offsetof(DEC21140A_dml_t, serial_eeprom.obj), offsetof(DEC21140A_dml_t, serial_eeprom.port), ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), NULL, NULL, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }));
    _tinit_interface(&_tr_serial_eeprom_microwire__interface, ({static bool _tmp __attribute__((aligned(2))); _tmp = 1; &_tmp; }), ({static char const *_tmp __attribute__((aligned(2))); _tmp = "microwire"; &_tmp; }), offsetof(DEC21140A_dml_t, serial_eeprom.microwire.val));
}
static void __attribute__((optimize("O0"))) _initialize_traits(void)
{
    _initialize_traits0();
    _initialize_traits1();
    _initialize_traits2();
    _initialize_traits3();
    _initialize_traits4();
    _initialize_traits5();
    _initialize_traits6();
    _initialize_traits7();
    _initialize_traits8();
    _initialize_traits9();
}
static const uint32 _each__init__in__dev UNUSED = 0;
static const uint32 _each__init__in__csr_csr0 UNUSED = 47;
static const uint32 _each__init__in__csr_csr5 UNUSED = 58;
static const uint32 _each__init__in__csr_csr6 UNUSED = 65;
static const uint32 _each__init__in__csr_csr7 UNUSED = 93;
static const uint32 _each__init__in__csr_csr8 UNUSED = 96;
static const uint32 _each__init__in__csr_csr9 UNUSED = 100;
static const uint32 _each__init__in__pci_config_base_address_0 UNUSED = 110;
static const uint32 _each__init__in__pci_config_base_address_1 UNUSED = 113;
static const uint32 _each__init__in__pci_config_base_address_2 UNUSED = 117;
static const uint32 _each__init__in__pci_config_base_address_3 UNUSED = 118;
static const uint32 _each__init__in__pci_config_base_address_4 UNUSED = 119;
static const uint32 _each__init__in__pci_config_base_address_5 UNUSED = 120;
static const uint32 _each__init__in__pci_config_cfdd UNUSED = 121;
static const uint32 _each__init__in__pci_config_command UNUSED = 124;
static const uint32 _each__init__in__pci_config_expansion_rom_base UNUSED = 135;
static const uint32 _each__init__in__pci_config_header_type UNUSED = 137;
static const uint32 _each__init__in__pci_config_status UNUSED = 139;
static const _vtable_list_t _each__init[151] UNUSED = {
    {&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 19},
    {&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 20},
    {&_tr_csr_csr10____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset.init_val.init, 1, 21},
    {&_tr_csr_csr11____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset.init_val.init, 1, 22},
    {&_tr_csr_csr12____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset.init_val.init, 1, 23},
    {&_tr_csr_csr13____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._init_val_hard_reset.init_val.init, 1, 24},
    {&_tr_csr_csr14____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._init_val_hard_reset.init_val.init, 1, 25},
    {&_tr_csr_csr15____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset.init_val.init, 1, 26},
    {&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 27},
    {&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 28},
    {&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 29},
    {&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 37},
    {&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 66},
    {&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 70},
    {&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 75},
    {&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 86},
    {&_tr_csr_current_rx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset.init_val.init, 1, 87},
    {&_tr_csr_current_tx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset.init_val.init, 1, 88},
    {&_tr_expansion_rom_size__uint64_attr.init, 1, 96},
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address._init_val_hard_reset.init_val.init, 1, 111},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32._init_val_hard_reset.init_val.init, 1, 116},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 118},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 120},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 122},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset.init_val.init, 1, 124},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._init_val_hard_reset.init_val.init, 1, 125},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset.init_val.init, 1, 126},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 127},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._init_val_hard_reset.init_val.init, 1, 128},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 129},
    {&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 133},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 134},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 146},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 147},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address._init_val_hard_reset.init_val.init, 1, 150},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 153},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 155},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 156},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset.init_val.init, 1, 157},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 159},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 160},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 161},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 164},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset.init_val.init, 1, 177},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 178},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 179},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset.init_val.init, 1, 180},
    {&_tr_csr_csr0_bar____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 8},
    {&_tr_csr_csr0_ble____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 9},
    {&_tr_csr_csr0_cal____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 10},
    {&_tr_csr_csr0_dbo____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 11},
    {&_tr_csr_csr0_dsl____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 12},
    {&_tr_csr_csr0_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset.init_val.init, 1, 13},
    {&_tr_csr_csr0_pbl____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 14},
    {&_tr_csr_csr0_rml____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 15},
    {&_tr_csr_csr0_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset.init_val.init, 1, 16},
    {&_tr_csr_csr0_swr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 17},
    {&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset.init_val.init, 1, 18},
    {&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 30},
    {&_tr_csr_csr5_eb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_hard_reset.init_val.init, 1, 31},
    {&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 32},
    {&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 33},
    {&_tr_csr_csr5_rs____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_hard_reset.init_val.init, 1, 34},
    {&_tr_csr_csr5_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset.init_val.init, 1, 35},
    {&_tr_csr_csr5_ts____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_hard_reset.init_val.init, 1, 36},
    {&_tr_csr_csr6_ca____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset.init_val.init, 1, 38},
    {&_tr_csr_csr6_fc____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset.init_val.init, 1, 39},
    {&_tr_csr_csr6_fd____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset.init_val.init, 1, 40},
    {&_tr_csr_csr6_hbd____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 41},
    {&_tr_csr_csr6_ho____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 42},
    {&_tr_csr_csr6_hp____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 43},
    {&_tr_csr_csr6_imm____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 44},
    {&_tr_csr_csr6_ivf____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 45},
    {&_tr_csr_csr6_mb2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset.init_val.init, 1, 46},
    {&_tr_csr_csr6_mb3____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 47},
    {&_tr_csr_csr6_mb4____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset.init_val.init, 1, 48},
    {&_tr_csr_csr6_mbo____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset.init_val.init, 1, 49},
    {&_tr_csr_csr6_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset.init_val.init, 1, 50},
    {&_tr_csr_csr6_om____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset.init_val.init, 1, 51},
    {&_tr_csr_csr6_pb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped._init_val_hard_reset.init_val.init, 1, 52},
    {&_tr_csr_csr6_pcs____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 53},
    {&_tr_csr_csr6_pm____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 54},
    {&_tr_csr_csr6_pr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 55},
    {&_tr_csr_csr6_ps____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 56},
    {&_tr_csr_csr6_ra____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 57},
    {&_tr_csr_csr6_sb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset.init_val.init, 1, 58},
    {&_tr_csr_csr6_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 59},
    {&_tr_csr_csr6_scr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 60},
    {&_tr_csr_csr6_sf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset.init_val.init, 1, 61},
    {&_tr_csr_csr6_sr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 62},
    {&_tr_csr_csr6_st____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 63},
    {&_tr_csr_csr6_tr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped._init_val_hard_reset.init_val.init, 1, 64},
    {&_tr_csr_csr6_ttm____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset.init_val.init, 1, 65},
    {&_tr_csr_csr7_ais_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 67},
    {&_tr_csr_csr7_itr_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 68},
    {&_tr_csr_csr7_nis_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 69},
    {&_tr_csr_csr8_mfc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 71},
    {&_tr_csr_csr8_mfo____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 72},
    {&_tr_csr_csr8_oc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 73},
    {&_tr_csr_csr8_oco____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 74},
    {&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset.init_val.init, 1, 76},
    {&_tr_csr_csr9_data____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read._init_val_hard_reset.init_val.init, 1, 77},
    {&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 78},
    {&_tr_csr_csr9_rd____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 79},
    {&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset.init_val.init, 1, 80},
    {&_tr_csr_csr9_res1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset.init_val.init, 1, 81},
    {&_tr_csr_csr9_res2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset.init_val.init, 1, 82},
    {&_tr_csr_csr9_res3____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset.init_val.init, 1, 83},
    {&_tr_csr_csr9_sr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 84},
    {&_tr_csr_csr9_wr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 85},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 108},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 109},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 110},
    {&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 112},
    {&_tr_pci_config_base_address_1_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 113},
    {&_tr_pci_config_base_address_1_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 114},
    {&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 115},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 117},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 119},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 121},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset.init_val.init, 1, 123},
    {&_tr_pci_config_cfdd_dsu____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 130},
    {&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset.init_val.init, 1, 131},
    {&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset.init_val.init, 1, 132},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 135},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 136},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 137},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 138},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset.init_val.init, 1, 139},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 140},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 141},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 142},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 143},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 144},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset.init_val.init, 1, 145},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 148},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset.init_val.init, 1, 149},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 151},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 152},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 165},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 166},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 167},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 168},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 169},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 170},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset.init_val.init, 1, 171},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 172},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 173},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 174},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 175},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset.init_val.init, 1, 176}
};
static const uint32 _each__post_init__in__dev UNUSED = 0;
static const _vtable_list_t _each__post_init[1] UNUSED = {
    {&_tr_pci_config_interrupts__post_init, 1, 157}
};
static const uint32 _each__soft_reset__in__dev UNUSED = 0;
static const uint32 _each__soft_reset__in__csr_csr0 UNUSED = 46;
static const uint32 _each__soft_reset__in__csr_csr5 UNUSED = 57;
static const uint32 _each__soft_reset__in__csr_csr6 UNUSED = 64;
static const uint32 _each__soft_reset__in__csr_csr7 UNUSED = 92;
static const uint32 _each__soft_reset__in__csr_csr8 UNUSED = 95;
static const uint32 _each__soft_reset__in__csr_csr9 UNUSED = 99;
static const uint32 _each__soft_reset__in__pci_config_base_address_0 UNUSED = 109;
static const uint32 _each__soft_reset__in__pci_config_base_address_1 UNUSED = 112;
static const uint32 _each__soft_reset__in__pci_config_base_address_2 UNUSED = 116;
static const uint32 _each__soft_reset__in__pci_config_base_address_3 UNUSED = 117;
static const uint32 _each__soft_reset__in__pci_config_base_address_4 UNUSED = 118;
static const uint32 _each__soft_reset__in__pci_config_base_address_5 UNUSED = 119;
static const uint32 _each__soft_reset__in__pci_config_cfdd UNUSED = 120;
static const uint32 _each__soft_reset__in__pci_config_command UNUSED = 123;
static const uint32 _each__soft_reset__in__pci_config_expansion_rom_base UNUSED = 134;
static const uint32 _each__soft_reset__in__pci_config_header_type UNUSED = 136;
static const uint32 _each__soft_reset__in__pci_config_status UNUSED = 138;
static const _vtable_list_t _each__soft_reset[150] UNUSED = {
    {&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 19},
    {&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 20},
    {&_tr_csr_csr10____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_soft_reset._soft_reset, 1, 21},
    {&_tr_csr_csr11____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_soft_reset._soft_reset, 1, 22},
    {&_tr_csr_csr12____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_soft_reset._soft_reset, 1, 23},
    {&_tr_csr_csr13____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._init_val_soft_reset._soft_reset, 1, 24},
    {&_tr_csr_csr14____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._init_val_soft_reset._soft_reset, 1, 25},
    {&_tr_csr_csr15____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_soft_reset._soft_reset, 1, 26},
    {&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 27},
    {&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 28},
    {&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 29},
    {&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 37},
    {&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 66},
    {&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 70},
    {&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 75},
    {&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 86},
    {&_tr_csr_current_rx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset, 1, 87},
    {&_tr_csr_current_tx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset, 1, 88},
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address._init_val_soft_reset._soft_reset, 1, 111},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32._init_val_soft_reset._soft_reset, 1, 116},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 118},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 120},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 122},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_soft_reset._soft_reset, 1, 124},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._init_val_soft_reset._soft_reset, 1, 125},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset, 1, 126},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 127},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._init_val_soft_reset._soft_reset, 1, 128},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 129},
    {&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 133},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 134},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 146},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 147},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address._init_val_soft_reset._soft_reset, 1, 150},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 153},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 155},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 156},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_soft_reset._soft_reset, 1, 157},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 159},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 160},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 161},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 164},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_soft_reset._soft_reset, 1, 177},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 178},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 179},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_soft_reset._soft_reset, 1, 180},
    {&_tr_csr_csr0_bar____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 8},
    {&_tr_csr_csr0_ble____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 9},
    {&_tr_csr_csr0_cal____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 10},
    {&_tr_csr_csr0_dbo____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 11},
    {&_tr_csr_csr0_dsl____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 12},
    {&_tr_csr_csr0_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_soft_reset._soft_reset, 1, 13},
    {&_tr_csr_csr0_pbl____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 14},
    {&_tr_csr_csr0_rml____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 15},
    {&_tr_csr_csr0_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_soft_reset._soft_reset, 1, 16},
    {&_tr_csr_csr0_swr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 17},
    {&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_soft_reset._soft_reset, 1, 18},
    {&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 30},
    {&_tr_csr_csr5_eb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_soft_reset._soft_reset, 1, 31},
    {&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 32},
    {&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 33},
    {&_tr_csr_csr5_rs____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_soft_reset._soft_reset, 1, 34},
    {&_tr_csr_csr5_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_soft_reset._soft_reset, 1, 35},
    {&_tr_csr_csr5_ts____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_soft_reset._soft_reset, 1, 36},
    {&_tr_csr_csr6_ca____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_soft_reset._soft_reset, 1, 38},
    {&_tr_csr_csr6_fc____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_soft_reset._soft_reset, 1, 39},
    {&_tr_csr_csr6_fd____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_soft_reset._soft_reset, 1, 40},
    {&_tr_csr_csr6_hbd____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 41},
    {&_tr_csr_csr6_ho____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 42},
    {&_tr_csr_csr6_hp____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 43},
    {&_tr_csr_csr6_imm____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 44},
    {&_tr_csr_csr6_ivf____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 45},
    {&_tr_csr_csr6_mb2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_soft_reset._soft_reset, 1, 46},
    {&_tr_csr_csr6_mb3____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 47},
    {&_tr_csr_csr6_mb4____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_soft_reset._soft_reset, 1, 48},
    {&_tr_csr_csr6_mbo____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_soft_reset._soft_reset, 1, 49},
    {&_tr_csr_csr6_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_soft_reset._soft_reset, 1, 50},
    {&_tr_csr_csr6_om____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_soft_reset._soft_reset, 1, 51},
    {&_tr_csr_csr6_pb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped._init_val_soft_reset._soft_reset, 1, 52},
    {&_tr_csr_csr6_pcs____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 53},
    {&_tr_csr_csr6_pm____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 54},
    {&_tr_csr_csr6_pr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 55},
    {&_tr_csr_csr6_ps____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 56},
    {&_tr_csr_csr6_ra____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 57},
    {&_tr_csr_csr6_sb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_soft_reset._soft_reset, 1, 58},
    {&_tr_csr_csr6_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 59},
    {&_tr_csr_csr6_scr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 60},
    {&_tr_csr_csr6_sf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_soft_reset._soft_reset, 1, 61},
    {&_tr_csr_csr6_sr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 62},
    {&_tr_csr_csr6_st____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 63},
    {&_tr_csr_csr6_tr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped._init_val_soft_reset._soft_reset, 1, 64},
    {&_tr_csr_csr6_ttm____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_soft_reset._soft_reset, 1, 65},
    {&_tr_csr_csr7_ais_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 67},
    {&_tr_csr_csr7_itr_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 68},
    {&_tr_csr_csr7_nis_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 69},
    {&_tr_csr_csr8_mfc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 71},
    {&_tr_csr_csr8_mfo____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 72},
    {&_tr_csr_csr8_oc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 73},
    {&_tr_csr_csr8_oco____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 74},
    {&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_soft_reset._soft_reset, 1, 76},
    {&_tr_csr_csr9_data____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read._init_val_soft_reset._soft_reset, 1, 77},
    {&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 78},
    {&_tr_csr_csr9_rd____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 79},
    {&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_soft_reset._soft_reset, 1, 80},
    {&_tr_csr_csr9_res1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_soft_reset._soft_reset, 1, 81},
    {&_tr_csr_csr9_res2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_soft_reset._soft_reset, 1, 82},
    {&_tr_csr_csr9_res3____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_soft_reset._soft_reset, 1, 83},
    {&_tr_csr_csr9_sr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 84},
    {&_tr_csr_csr9_wr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 85},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 108},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 109},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 110},
    {&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 112},
    {&_tr_pci_config_base_address_1_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 113},
    {&_tr_pci_config_base_address_1_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 114},
    {&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 115},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 117},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 119},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 121},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_soft_reset._soft_reset, 1, 123},
    {&_tr_pci_config_cfdd_dsu____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 130},
    {&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_soft_reset._soft_reset, 1, 131},
    {&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_soft_reset._soft_reset, 1, 132},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 135},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 136},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 137},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 138},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_soft_reset._soft_reset, 1, 139},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 140},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 141},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 142},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 143},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 144},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_soft_reset._soft_reset, 1, 145},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 148},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_soft_reset._soft_reset, 1, 149},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 151},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 152},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 165},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 166},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 167},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 168},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 169},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 170},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_soft_reset._soft_reset, 1, 171},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 172},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 173},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 174},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 175},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_soft_reset._soft_reset, 1, 176}
};
static const uint32 _each__hard_reset__in__dev UNUSED = 0;
static const uint32 _each__hard_reset__in__csr_csr0 UNUSED = 46;
static const uint32 _each__hard_reset__in__csr_csr5 UNUSED = 57;
static const uint32 _each__hard_reset__in__csr_csr6 UNUSED = 64;
static const uint32 _each__hard_reset__in__csr_csr7 UNUSED = 92;
static const uint32 _each__hard_reset__in__csr_csr8 UNUSED = 95;
static const uint32 _each__hard_reset__in__csr_csr9 UNUSED = 99;
static const uint32 _each__hard_reset__in__pci_config_base_address_0 UNUSED = 109;
static const uint32 _each__hard_reset__in__pci_config_base_address_1 UNUSED = 112;
static const uint32 _each__hard_reset__in__pci_config_base_address_2 UNUSED = 116;
static const uint32 _each__hard_reset__in__pci_config_base_address_3 UNUSED = 117;
static const uint32 _each__hard_reset__in__pci_config_base_address_4 UNUSED = 118;
static const uint32 _each__hard_reset__in__pci_config_base_address_5 UNUSED = 119;
static const uint32 _each__hard_reset__in__pci_config_cfdd UNUSED = 120;
static const uint32 _each__hard_reset__in__pci_config_command UNUSED = 123;
static const uint32 _each__hard_reset__in__pci_config_expansion_rom_base UNUSED = 134;
static const uint32 _each__hard_reset__in__pci_config_header_type UNUSED = 136;
static const uint32 _each__hard_reset__in__pci_config_status UNUSED = 138;
static const _vtable_list_t _each__hard_reset[150] UNUSED = {
    {&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 19},
    {&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 20},
    {&_tr_csr_csr10____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset._hard_reset, 1, 21},
    {&_tr_csr_csr11____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset._hard_reset, 1, 22},
    {&_tr_csr_csr12____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset._hard_reset, 1, 23},
    {&_tr_csr_csr13____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._init_val_hard_reset._hard_reset, 1, 24},
    {&_tr_csr_csr14____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._init_val_hard_reset._hard_reset, 1, 25},
    {&_tr_csr_csr15____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._init_val_hard_reset._hard_reset, 1, 26},
    {&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 27},
    {&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 28},
    {&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 29},
    {&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 37},
    {&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 66},
    {&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 70},
    {&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 75},
    {&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 86},
    {&_tr_csr_current_rx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset, 1, 87},
    {&_tr_csr_current_tx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset, 1, 88},
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address._init_val_hard_reset._hard_reset, 1, 111},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32._init_val_hard_reset._hard_reset, 1, 116},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 118},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 120},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 122},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32._init_val_hard_reset._hard_reset, 1, 124},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._init_val_hard_reset._hard_reset, 1, 125},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset, 1, 126},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 127},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._init_val_hard_reset._hard_reset, 1, 128},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 129},
    {&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 133},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 134},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 146},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 147},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address._init_val_hard_reset._hard_reset, 1, 150},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 153},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 155},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 156},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped._init_val_hard_reset._hard_reset, 1, 157},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 159},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 160},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 161},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 164},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._init_val_hard_reset._hard_reset, 1, 177},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 178},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 179},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._init_val_hard_reset._hard_reset, 1, 180},
    {&_tr_csr_csr0_bar____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 8},
    {&_tr_csr_csr0_ble____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 9},
    {&_tr_csr_csr0_cal____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 10},
    {&_tr_csr_csr0_dbo____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 11},
    {&_tr_csr_csr0_dsl____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 12},
    {&_tr_csr_csr0_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset._hard_reset, 1, 13},
    {&_tr_csr_csr0_pbl____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 14},
    {&_tr_csr_csr0_rml____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 15},
    {&_tr_csr_csr0_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset._hard_reset, 1, 16},
    {&_tr_csr_csr0_swr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 17},
    {&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset._hard_reset, 1, 18},
    {&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 30},
    {&_tr_csr_csr5_eb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_hard_reset._hard_reset, 1, 31},
    {&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 32},
    {&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 33},
    {&_tr_csr_csr5_rs____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_hard_reset._hard_reset, 1, 34},
    {&_tr_csr_csr5_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset._hard_reset, 1, 35},
    {&_tr_csr_csr5_ts____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._init_val_hard_reset._hard_reset, 1, 36},
    {&_tr_csr_csr6_ca____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset._hard_reset, 1, 38},
    {&_tr_csr_csr6_fc____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset._hard_reset, 1, 39},
    {&_tr_csr_csr6_fd____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset._hard_reset, 1, 40},
    {&_tr_csr_csr6_hbd____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 41},
    {&_tr_csr_csr6_ho____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 42},
    {&_tr_csr_csr6_hp____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 43},
    {&_tr_csr_csr6_imm____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 44},
    {&_tr_csr_csr6_ivf____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 45},
    {&_tr_csr_csr6_mb2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset._hard_reset, 1, 46},
    {&_tr_csr_csr6_mb3____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 47},
    {&_tr_csr_csr6_mb4____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset._hard_reset, 1, 48},
    {&_tr_csr_csr6_mbo____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset._hard_reset, 1, 49},
    {&_tr_csr_csr6_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset._hard_reset, 1, 50},
    {&_tr_csr_csr6_om____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset._hard_reset, 1, 51},
    {&_tr_csr_csr6_pb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped._init_val_hard_reset._hard_reset, 1, 52},
    {&_tr_csr_csr6_pcs____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 53},
    {&_tr_csr_csr6_pm____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 54},
    {&_tr_csr_csr6_pr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 55},
    {&_tr_csr_csr6_ps____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 56},
    {&_tr_csr_csr6_ra____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 57},
    {&_tr_csr_csr6_sb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset._hard_reset, 1, 58},
    {&_tr_csr_csr6_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 59},
    {&_tr_csr_csr6_scr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 60},
    {&_tr_csr_csr6_sf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset._hard_reset, 1, 61},
    {&_tr_csr_csr6_sr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 62},
    {&_tr_csr_csr6_st____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 63},
    {&_tr_csr_csr6_tr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped._init_val_hard_reset._hard_reset, 1, 64},
    {&_tr_csr_csr6_ttm____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._init_val_hard_reset._hard_reset, 1, 65},
    {&_tr_csr_csr7_ais_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 67},
    {&_tr_csr_csr7_itr_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 68},
    {&_tr_csr_csr7_nis_mask____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 69},
    {&_tr_csr_csr8_mfc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 71},
    {&_tr_csr_csr8_mfo____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 72},
    {&_tr_csr_csr8_oc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 73},
    {&_tr_csr_csr8_oco____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 74},
    {&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset._hard_reset, 1, 76},
    {&_tr_csr_csr9_data____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read._init_val_hard_reset._hard_reset, 1, 77},
    {&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 78},
    {&_tr_csr_csr9_rd____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 79},
    {&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset._hard_reset, 1, 80},
    {&_tr_csr_csr9_res1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._init_val_hard_reset._hard_reset, 1, 81},
    {&_tr_csr_csr9_res2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset._hard_reset, 1, 82},
    {&_tr_csr_csr9_res3____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._init_val_hard_reset._hard_reset, 1, 83},
    {&_tr_csr_csr9_sr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 84},
    {&_tr_csr_csr9_wr____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 85},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 108},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 109},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 110},
    {&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 112},
    {&_tr_pci_config_base_address_1_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 113},
    {&_tr_pci_config_base_address_1_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 114},
    {&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 115},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 117},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 119},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 121},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._init_val_hard_reset._hard_reset, 1, 123},
    {&_tr_pci_config_cfdd_dsu____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 130},
    {&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset._hard_reset, 1, 131},
    {&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._init_val_hard_reset._hard_reset, 1, 132},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 135},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 136},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 137},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 138},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._init_val_hard_reset._hard_reset, 1, 139},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 140},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 141},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 142},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 143},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 144},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field._init_val_hard_reset._hard_reset, 1, 145},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 148},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._init_val_hard_reset._hard_reset, 1, 149},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 151},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 152},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 165},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 166},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 167},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 168},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 169},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 170},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._init_val_hard_reset._hard_reset, 1, 171},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 172},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 173},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 174},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 175},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._init_val_hard_reset._hard_reset, 1, 176}
};
static const uint32 _each__register__in__csr UNUSED = 0;
static const uint32 _each__register__in__pci_config UNUSED = 18;
static const _vtable_list_t _each__register[46] UNUSED = {
    {&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 19},
    {&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 20},
    {&_tr_csr_csr10____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register, 1, 21},
    {&_tr_csr_csr11____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register, 1, 22},
    {&_tr_csr_csr12____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register, 1, 23},
    {&_tr_csr_csr13____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._reg_write_as_field._register, 1, 24},
    {&_tr_csr_csr14____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._reg_write_as_field._register, 1, 25},
    {&_tr_csr_csr15____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register, 1, 26},
    {&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 27},
    {&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 28},
    {&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 29},
    {&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 37},
    {&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 66},
    {&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 70},
    {&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 75},
    {&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 86},
    {&_tr_csr_current_rx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register, 1, 87},
    {&_tr_csr_current_tx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register, 1, 88},
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address.io_base_address.base_address._register, 1, 111},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register, 1, 116},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 118},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 120},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 122},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register, 1, 124},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._reg_read_as_field._register, 1, 125},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register, 1, 126},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 127},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._reg_write_as_field._register, 1, 128},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 129},
    {&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 133},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 134},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 146},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 147},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register, 1, 150},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 153},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 155},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 156},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register, 1, 157},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 159},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 160},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 161},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 164},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register, 1, 177},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 178},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 179},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register, 1, 180}
};
static const uint32 _each__field__in__csr_csr0 UNUSED = 0;
static const uint32 _each__field__in__csr_csr5 UNUSED = 11;
static const uint32 _each__field__in__csr_csr6 UNUSED = 18;
static const uint32 _each__field__in__csr_csr7 UNUSED = 46;
static const uint32 _each__field__in__csr_csr8 UNUSED = 49;
static const uint32 _each__field__in__csr_csr9 UNUSED = 53;
static const uint32 _each__field__in__pci_config_base_address_0 UNUSED = 63;
static const uint32 _each__field__in__pci_config_base_address_1 UNUSED = 66;
static const uint32 _each__field__in__pci_config_base_address_2 UNUSED = 70;
static const uint32 _each__field__in__pci_config_base_address_3 UNUSED = 71;
static const uint32 _each__field__in__pci_config_base_address_4 UNUSED = 72;
static const uint32 _each__field__in__pci_config_base_address_5 UNUSED = 73;
static const uint32 _each__field__in__pci_config_cfdd UNUSED = 74;
static const uint32 _each__field__in__pci_config_command UNUSED = 77;
static const uint32 _each__field__in__pci_config_expansion_rom_base UNUSED = 88;
static const uint32 _each__field__in__pci_config_header_type UNUSED = 90;
static const uint32 _each__field__in__pci_config_status UNUSED = 92;
static const _vtable_list_t _each__field[104] UNUSED = {
    {&_tr_csr_csr0_bar____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 8},
    {&_tr_csr_csr0_ble____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 9},
    {&_tr_csr_csr0_cal____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 10},
    {&_tr_csr_csr0_dbo____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 11},
    {&_tr_csr_csr0_dsl____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 12},
    {&_tr_csr_csr0_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field, 1, 13},
    {&_tr_csr_csr0_pbl____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 14},
    {&_tr_csr_csr0_rml____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 15},
    {&_tr_csr_csr0_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field, 1, 16},
    {&_tr_csr_csr0_swr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 17},
    {&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field, 1, 18},
    {&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 30},
    {&_tr_csr_csr5_eb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only.field, 1, 31},
    {&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 32},
    {&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 33},
    {&_tr_csr_csr5_rs____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only.field, 1, 34},
    {&_tr_csr_csr5_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field, 1, 35},
    {&_tr_csr_csr5_ts____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only.field, 1, 36},
    {&_tr_csr_csr6_ca____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field, 1, 38},
    {&_tr_csr_csr6_fc____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field, 1, 39},
    {&_tr_csr_csr6_fd____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field, 1, 40},
    {&_tr_csr_csr6_hbd____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 41},
    {&_tr_csr_csr6_ho____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 42},
    {&_tr_csr_csr6_hp____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 43},
    {&_tr_csr_csr6_imm____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 44},
    {&_tr_csr_csr6_ivf____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 45},
    {&_tr_csr_csr6_mb2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field, 1, 46},
    {&_tr_csr_csr6_mb3____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 47},
    {&_tr_csr_csr6_mb4____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field, 1, 48},
    {&_tr_csr_csr6_mbo____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field, 1, 49},
    {&_tr_csr_csr6_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field, 1, 50},
    {&_tr_csr_csr6_om____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field, 1, 51},
    {&_tr_csr_csr6_pb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped.field, 1, 52},
    {&_tr_csr_csr6_pcs____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 53},
    {&_tr_csr_csr6_pm____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 54},
    {&_tr_csr_csr6_pr____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 55},
    {&_tr_csr_csr6_ps____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 56},
    {&_tr_csr_csr6_ra____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 57},
    {&_tr_csr_csr6_sb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field, 1, 58},
    {&_tr_csr_csr6_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 59},
    {&_tr_csr_csr6_scr____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 60},
    {&_tr_csr_csr6_sf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field, 1, 61},
    {&_tr_csr_csr6_sr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 62},
    {&_tr_csr_csr6_st____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 63},
    {&_tr_csr_csr6_tr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped.field, 1, 64},
    {&_tr_csr_csr6_ttm____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped.field, 1, 65},
    {&_tr_csr_csr7_ais_mask____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 67},
    {&_tr_csr_csr7_itr_mask____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 68},
    {&_tr_csr_csr7_nis_mask____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 69},
    {&_tr_csr_csr8_mfc____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 71},
    {&_tr_csr_csr8_mfo____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 72},
    {&_tr_csr_csr8_oc____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 73},
    {&_tr_csr_csr8_oco____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 74},
    {&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field, 1, 76},
    {&_tr_csr_csr9_data____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read.field, 1, 77},
    {&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 78},
    {&_tr_csr_csr9_rd____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 79},
    {&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field, 1, 80},
    {&_tr_csr_csr9_res1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros.field, 1, 81},
    {&_tr_csr_csr9_res2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field, 1, 82},
    {&_tr_csr_csr9_res3____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones.field, 1, 83},
    {&_tr_csr_csr9_sr____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 84},
    {&_tr_csr_csr9_wr____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 85},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 108},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 109},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 110},
    {&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 112},
    {&_tr_pci_config_base_address_1_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 113},
    {&_tr_pci_config_base_address_1_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 114},
    {&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write.field, 1, 115},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 117},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 119},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 121},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant.field, 1, 123},
    {&_tr_pci_config_cfdd_dsu____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 130},
    {&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field, 1, 131},
    {&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl.field, 1, 132},
    {&_tr_pci_config_command_fb____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 135},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 136},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 137},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 138},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write.field, 1, 139},
    {&_tr_pci_config_command_mwi____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 140},
    {&_tr_pci_config_command_pe____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 141},
    {&_tr_pci_config_command_sc____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 142},
    {&_tr_pci_config_command_se____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 143},
    {&_tr_pci_config_command_vga____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 144},
    {&_tr_pci_config_command_wc____implicit__init_val_hard_reset___init_val_soft_reset__field.field, 1, 145},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 148},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write.field, 1, 149},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 151},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 152},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 165},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 166},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 167},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 168},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 169},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 170},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write.field, 1, 171},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 172},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 173},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 174},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 175},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears.field, 1, 176}
};
static const _vtable_list_t *const _each___get_field UNUSED = NULL;
static const uint32 _each___set_field__in__pci_config_base_address_1 UNUSED = 0;
static const _vtable_list_t _each___set_field[1] UNUSED = {
    {&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._set_field, 1, 115}
};
static const uint32 _each___read_field__in__csr_csr0 UNUSED = 0;
static const uint32 _each___read_field__in__csr_csr5 UNUSED = 1;
static const uint32 _each___read_field__in__csr_csr9 UNUSED = 4;
static const uint32 _each___read_field__in__pci_config_base_address_0 UNUSED = 8;
static const uint32 _each___read_field__in__pci_config_base_address_1 UNUSED = 9;
static const uint32 _each___read_field__in__pci_config_cfdd UNUSED = 10;
static const uint32 _each___read_field__in__pci_config_expansion_rom_base UNUSED = 12;
static const _vtable_list_t _each___read_field[14] UNUSED = {
    {&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._read_field, 1, 18},
    {&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 30},
    {&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 32},
    {&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 33},
    {&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._read_field, 1, 76},
    {&_tr_csr_csr9_data____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read._read_field, 1, 77},
    {&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 78},
    {&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._read_field, 1, 80},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 108},
    {&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 112},
    {&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._read_field, 1, 131},
    {&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._read_field, 1, 132},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 148},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._read_field, 1, 149}
};
static const uint32 _each___write_field__in__csr_csr0 UNUSED = 0;
static const uint32 _each___write_field__in__csr_csr5 UNUSED = 4;
static const uint32 _each___write_field__in__csr_csr6 UNUSED = 11;
static const uint32 _each___write_field__in__csr_csr9 UNUSED = 26;
static const uint32 _each___write_field__in__pci_config_base_address_0 UNUSED = 32;
static const uint32 _each___write_field__in__pci_config_base_address_1 UNUSED = 35;
static const uint32 _each___write_field__in__pci_config_base_address_2 UNUSED = 39;
static const uint32 _each___write_field__in__pci_config_base_address_3 UNUSED = 40;
static const uint32 _each___write_field__in__pci_config_base_address_4 UNUSED = 41;
static const uint32 _each___write_field__in__pci_config_base_address_5 UNUSED = 42;
static const uint32 _each___write_field__in__pci_config_cfdd UNUSED = 43;
static const uint32 _each___write_field__in__pci_config_command UNUSED = 45;
static const uint32 _each___write_field__in__pci_config_expansion_rom_base UNUSED = 49;
static const uint32 _each___write_field__in__pci_config_header_type UNUSED = 51;
static const uint32 _each___write_field__in__pci_config_status UNUSED = 53;
static const _vtable_list_t _each___write_field[65] UNUSED = {
    {&_tr_csr_csr0_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._write_field, 1, 13},
    {&_tr_csr_csr0_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._write_field, 1, 16},
    {&_tr_csr_csr0_swr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 17},
    {&_tr_csr_csr0_tap____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._write_field, 1, 18},
    {&_tr_csr_csr5_ais____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 30},
    {&_tr_csr_csr5_eb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._write_field, 1, 31},
    {&_tr_csr_csr5_itr____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 32},
    {&_tr_csr_csr5_nis____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 33},
    {&_tr_csr_csr5_rs____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._write_field, 1, 34},
    {&_tr_csr_csr5_rs1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._write_field, 1, 35},
    {&_tr_csr_csr5_ts____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only._write_field, 1, 36},
    {&_tr_csr_csr6_ca____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._write_field, 1, 38},
    {&_tr_csr_csr6_fc____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._write_field, 1, 39},
    {&_tr_csr_csr6_fd____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._write_field, 1, 40},
    {&_tr_csr_csr6_mb2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._write_field, 1, 46},
    {&_tr_csr_csr6_mb4____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._write_field, 1, 48},
    {&_tr_csr_csr6_mbo____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._write_field, 1, 49},
    {&_tr_csr_csr6_mbz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._write_field, 1, 50},
    {&_tr_csr_csr6_om____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._write_field, 1, 51},
    {&_tr_csr_csr6_pb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped._write_field, 1, 52},
    {&_tr_csr_csr6_sb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._write_field, 1, 58},
    {&_tr_csr_csr6_sf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._write_field, 1, 61},
    {&_tr_csr_csr6_sr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 62},
    {&_tr_csr_csr6_st____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 63},
    {&_tr_csr_csr6_tr____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped._write_field, 1, 64},
    {&_tr_csr_csr6_ttm____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped._write_field, 1, 65},
    {&_tr_csr_csr9_br____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._write_field, 1, 76},
    {&_tr_csr_csr9_mii____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 78},
    {&_tr_csr_csr9_reg____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._write_field, 1, 80},
    {&_tr_csr_csr9_res1____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros._write_field, 1, 81},
    {&_tr_csr_csr9_res2____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._write_field, 1, 82},
    {&_tr_csr_csr9_res3____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones._write_field, 1, 83},
    {&_tr_pci_config_base_address_0_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 108},
    {&_tr_pci_config_base_address_0_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 109},
    {&_tr_pci_config_base_address_0_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 110},
    {&_tr_pci_config_base_address_1_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 112},
    {&_tr_pci_config_base_address_1_p____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 113},
    {&_tr_pci_config_base_address_1_s____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 114},
    {&_tr_pci_config_base_address_1_type____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write._write_field, 1, 115},
    {&_tr_pci_config_base_address_2_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 117},
    {&_tr_pci_config_base_address_3_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 119},
    {&_tr_pci_config_base_address_4_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 121},
    {&_tr_pci_config_base_address_5_ignore____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant._write_field, 1, 123},
    {&_tr_pci_config_cfdd_sleep____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._write_field, 1, 131},
    {&_tr_pci_config_cfdd_snooze____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl._write_field, 1, 132},
    {&_tr_pci_config_command_id____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 136},
    {&_tr_pci_config_command_io____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 137},
    {&_tr_pci_config_command_m____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 138},
    {&_tr_pci_config_command_mem____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write._write_field, 1, 139},
    {&_tr_pci_config_expansion_rom_base_base____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 148},
    {&_tr_pci_config_expansion_rom_base_e____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write._write_field, 1, 149},
    {&_tr_pci_config_header_type_mf____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 151},
    {&_tr_pci_config_header_type_type____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 152},
    {&_tr_pci_config_status_c____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 165},
    {&_tr_pci_config_status_dpe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 166},
    {&_tr_pci_config_status_ds____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 167},
    {&_tr_pci_config_status_fbb____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 168},
    {&_tr_pci_config_status_ins____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 169},
    {&_tr_pci_config_status_ir____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 170},
    {&_tr_pci_config_status_mhz____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write._write_field, 1, 171},
    {&_tr_pci_config_status_pe____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 172},
    {&_tr_pci_config_status_rma____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 173},
    {&_tr_pci_config_status_rta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 174},
    {&_tr_pci_config_status_ssa____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 175},
    {&_tr_pci_config_status_sta____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears._write_field, 1, 176}
};
static const _vtable_list_t *const _each__power_on_reset UNUSED = NULL;
static const uint32 _each__interface__in__expansion_rom UNUSED = 0;
static const uint32 _each__interface__in__mii_bus UNUSED = 1;
static const uint32 _each__interface__in__pci_bus UNUSED = 2;
static const uint32 _each__interface__in__phy UNUSED = 5;
static const uint32 _each__interface__in__serial_eeprom UNUSED = 6;
static const _vtable_list_t _each__interface[7] UNUSED = {
    {&_tr_expansion_rom_rom__interface, 1, 94},
    {&_tr_mii_bus_mii_management__interface, 1, 101},
    {&_tr_pci_bus_io_memory__interface, 1, 103},
    {&_tr_pci_bus_pci_bus__interface, 1, 104},
    {&_tr_pci_bus_pci_upstream_operation__interface, 1, 105},
    {&_tr_phy_ieee_802_3_phy_v2__interface, 1, 183},
    {&_tr_serial_eeprom_microwire__interface, 1, 185}
};
static const _vtable_list_t *const _each__rbar_control_reg UNUSED = NULL;
static const uint32 _each__function_mapped_bank__in__dev UNUSED = 0;
static const _vtable_list_t _each__function_mapped_bank[2] UNUSED = {
    {&_tr_csr__function_mapped_bank, 1, 93},
    {&_tr_pci_config__pci_config_type_0.pci_config_generic.function_mapped_bank, 1, 181}
};
static const uint32 _each__base_address__in__pci_config UNUSED = 0;
static const _vtable_list_t _each__base_address[3] UNUSED = {
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address.io_base_address.base_address, 1, 111},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address, 1, 116},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address, 1, 150}
};
static const uint32 _each___conf_attribute__in__dev UNUSED = 0;
static const _vtable_list_t _each___conf_attribute[54] UNUSED = {
    {&_tr_config_registers__read_only_attr.pseudo_attr.attribute._conf_attribute, 1, 6},
    {&_tr_csr_csr0____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 19},
    {&_tr_csr_csr1____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 20},
    {&_tr_csr_csr10____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute, 1, 21},
    {&_tr_csr_csr11____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute, 1, 22},
    {&_tr_csr_csr12____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute, 1, 23},
    {&_tr_csr_csr13____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._reg_write_as_field._register._conf_attribute, 1, 24},
    {&_tr_csr_csr14____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved._reg_write_as_field._register._conf_attribute, 1, 25},
    {&_tr_csr_csr15____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl._reg_read_as_field._register._conf_attribute, 1, 26},
    {&_tr_csr_csr2____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 27},
    {&_tr_csr_csr3____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 28},
    {&_tr_csr_csr4____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 29},
    {&_tr_csr_csr5____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 37},
    {&_tr_csr_csr6____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 66},
    {&_tr_csr_csr7____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 70},
    {&_tr_csr_csr8____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 75},
    {&_tr_csr_csr9____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 86},
    {&_tr_csr_current_rx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute, 1, 87},
    {&_tr_csr_current_tx_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute, 1, 88},
    {&_tr_expansion_rom__connect._conf_attribute, 1, 95},
    {&_tr_expansion_rom_size__uint64_attr.attribute._conf_attribute, 1, 96},
    {&_tr_is_pcie_device__read_only_attr.pseudo_attr.attribute._conf_attribute, 1, 100},
    {&_tr_mii_bus__connect._conf_attribute, 1, 102},
    {&_tr_pci_bus__connect._conf_attribute, 1, 106},
    {&_tr_pci_config_base_address_0____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address.io_base_address.base_address._register._conf_attribute, 1, 111},
    {&_tr_pci_config_base_address_1____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32.memory_base_address_32.memory_base_address_generic.base_address._register._conf_attribute, 1, 116},
    {&_tr_pci_config_base_address_2____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 118},
    {&_tr_pci_config_base_address_3____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 120},
    {&_tr_pci_config_base_address_4____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 122},
    {&_tr_pci_config_base_address_5____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32.no_base_address_32._register._conf_attribute, 1, 124},
    {&_tr_pci_config_bist____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write._reg_read_as_field._register._conf_attribute, 1, 125},
    {&_tr_pci_config_bus_address____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute, 1, 126},
    {&_tr_pci_config_cache_line_size____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 127},
    {&_tr_pci_config_capabilities_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant._reg_write_as_field._register._conf_attribute, 1, 128},
    {&_tr_pci_config_cardbus_cis_ptr____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 129},
    {&_tr_pci_config_cfdd____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 133},
    {&_tr_pci_config_class_code____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 134},
    {&_tr_pci_config_command____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 146},
    {&_tr_pci_config_device_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 147},
    {&_tr_pci_config_expansion_rom_base____implicit__init_val_hard_reset___init_val_soft_reset__base_address.base_address._register._conf_attribute, 1, 150},
    {&_tr_pci_config_header_type____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 153},
    {&_tr_pci_config_interrupt_line____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 155},
    {&_tr_pci_config_interrupt_pin____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 156},
    {&_tr_pci_config_interrupts____implicit__init_val_hard_reset___init_val_soft_reset__unmapped.unmapped._register._conf_attribute, 1, 157},
    {&_tr_pci_config_latency_timer____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 159},
    {&_tr_pci_config_max_lat____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 160},
    {&_tr_pci_config_min_gnt____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 161},
    {&_tr_pci_config_revision_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 164},
    {&_tr_pci_config_status____implicit__init_val_hard_reset___init_val_soft_reset__register._register._conf_attribute, 1, 177},
    {&_tr_pci_config_subsystem_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 178},
    {&_tr_pci_config_subsystem_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 179},
    {&_tr_pci_config_vendor_id____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write._reg_write_as_field._register._conf_attribute, 1, 180},
    {&_tr_phy__connect._conf_attribute, 1, 184},
    {&_tr_serial_eeprom__connect._conf_attribute, 1, 186}
};
static const _vtable_list_t *const _each__write_field UNUSED = NULL;
static const _vtable_list_t *const _each__get_val UNUSED = NULL;
static const _vtable_list_t *const _each___get UNUSED = NULL;
static const _vtable_list_t *const _each__set_val UNUSED = NULL;
static const _vtable_list_t *const _each___set UNUSED = NULL;
static const _vtable_list_t *const _each__write UNUSED = NULL;
static const _vtable_list_t *const _each__rw_tx_stopped UNUSED = NULL;
static const _vtable_list_t *const _each__rw_rx_stopped UNUSED = NULL;
static const _vtable_list_t *const _each__rw_rx_tx_stopped UNUSED = NULL;
static const _vtable_list_t *const _each__name UNUSED = NULL;
static const _vtable_list_t *const _each___qname UNUSED = NULL;
static const _vtable_list_t *const _each__desc UNUSED = NULL;
static const _vtable_list_t *const _each__documentation UNUSED = NULL;
static const _vtable_list_t *const _each__limitations UNUSED = NULL;
static const _vtable_list_t *const _each__object UNUSED = NULL;
static const _vtable_list_t *const _each__implement UNUSED = NULL;
static const _vtable_list_t *const _each__bank_transaction UNUSED = NULL;
static const _vtable_list_t *const _each__bank_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__shown_desc UNUSED = NULL;
static const _vtable_list_t *const _each__bank UNUSED = NULL;
static const _vtable_list_t *const _each__get UNUSED = NULL;
static const _vtable_list_t *const _each__set UNUSED = NULL;
static const _vtable_list_t *const _each___bitsize UNUSED = NULL;
static const _vtable_list_t *const _each__read_register UNUSED = NULL;
static const _vtable_list_t *const _each__write_register UNUSED = NULL;
static const _vtable_list_t *const _each__init_val UNUSED = NULL;
static const _vtable_list_t *const _each__read_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_or_field UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_read UNUSED = NULL;
static const _vtable_list_t *const _each___simple_write UNUSED = NULL;
static const _vtable_list_t *const _each___log_unimpl_write UNUSED = NULL;
static const _vtable_list_t *const _each__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__reserved UNUSED = NULL;
static const _vtable_list_t *const _each___lsb UNUSED = NULL;
static const _vtable_list_t *const _each__no_reset UNUSED = NULL;
static const _vtable_list_t *const _each__constant UNUSED = NULL;
static const _vtable_list_t *const _each__ones UNUSED = NULL;
static const _vtable_list_t *const _each__read UNUSED = NULL;
static const _vtable_list_t *const _each__zeros UNUSED = NULL;
static const _vtable_list_t *const _each__read_only UNUSED = NULL;
static const _vtable_list_t *const _each__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each__connect UNUSED = NULL;
static const _vtable_list_t *const _each__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each__map_params UNUSED = NULL;
static const _vtable_list_t *const _each___no_base_address UNUSED = NULL;
static const _vtable_list_t *const _each__no_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each__memory_base_address_generic UNUSED = NULL;
static const _vtable_list_t *const _each__memory_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each__io_base_address UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_custom_write UNUSED = NULL;
static const _vtable_list_t *const _each___pci_config_type_0 UNUSED = NULL;
static const _vtable_list_t *const _each__read_zero UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_clears UNUSED = NULL;
static const _vtable_list_t *const _each___pci_config_generic_command_reg UNUSED = NULL;
static const _vtable_list_t *const _each__miss_pattern_bank UNUSED = NULL;
static const _vtable_list_t *const _each__rbar_capable_bank UNUSED = NULL;
static const _vtable_list_t *const _each___pci_config_generic UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_generic UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_type_0 UNUSED = NULL;
static const _vtable_list_t *const _each__attribute UNUSED = NULL;
static const _vtable_list_t *const _each__pseudo_attr UNUSED = NULL;
static const _vtable_list_t *const _each__read_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__function_io_memory UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pci_device_interface UNUSED = NULL;
static const _vtable_list_t *const _each__providing_legacy_interrupts UNUSED = NULL;
static const _vtable_list_t *const _each__providing_dma_methods UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__providing_expansion_rom_connect UNUSED = NULL;
static const _vtable_list_t *const _each__pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__pci_device_params UNUSED = NULL;
static const _vtable_list_t *const _each___maybe_provides_pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__provides_pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pci_bus_connect UNUSED = NULL;
static const _vtable_list_t *const _each__pci_common UNUSED = NULL;
static const _vtable_list_t *const _each__pci_device UNUSED = NULL;
static const _vtable_list_t *const _each__device UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_soft_reset UNUSED = NULL;
static const _vtable_list_t *const _each__port UNUSED = NULL;
static const _vtable_list_t *const _each__sreset UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_hard_reset UNUSED = NULL;
static const _vtable_list_t *const _each__hreset UNUSED = NULL;
static const _vtable_list_t *const _each___reg_write_as_field UNUSED = NULL;
static const _vtable_list_t *const _each___reg_read_as_field UNUSED = NULL;
static const _vtable_list_t *const _each__pcie_device UNUSED = NULL;
static const _vtable_list_t *const _each__pci_mf_device UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_type_0_mf UNUSED = NULL;
static const _vtable_list_t *const _each__pci_config_type_1 UNUSED = NULL;
static const _vtable_list_t *const _each__memory_base_address_64 UNUSED = NULL;
static const _vtable_list_t *const _each__no_base_address_64 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_empty_pcie_extended_conf_space UNUSED = NULL;
static const _vtable_list_t *const _each__pcie_message_handler UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_message_port UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_upstream_port UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_downstream_connect UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_devices_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_devices_2_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_devices_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_links_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_links_2_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_links_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_slots_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_slots_v2 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_slots_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v2 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v3 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v4 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_capability_root_ports_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__sticky UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_aer_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_vc_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcld_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcilc_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v1 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcecea_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_mfvc_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_vsec_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pcie_rcrb_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v2 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__resizable_bar UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v3 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mpcie_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mpcie_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mpcie_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pasid_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pasid_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pasid_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lnr_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lnr_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lnr_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpc_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpc_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ptm_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ptm_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ptm_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_l1pms_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_l1pms_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_l1pms_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_frsq_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_frsq_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_frsq_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rtr_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rtr_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rtr_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dlf_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dlf_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pl16g_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pl16g_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_pl32g_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lmar_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_lmar_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ea_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ea_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_fpb_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_fpb_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dvsec_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dvsec_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_hid_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_hid_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vpd_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vpd_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_npem_capability_v4 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_npem_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ap_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_af_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_sfi_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ssid_capability_v5 UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_ats_methods UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ats_capability UNUSED = NULL;
static const _vtable_list_t *const _each__providing_pcie_prs_methods UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_prs_capability UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_io_memory_access UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_register UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_read_field UNUSED = NULL;
static const _vtable_list_t *const _each__dml12_compat_write_field UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_aer_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mc_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rbar_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ari_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpa_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_ltr_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_tph_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_spe_capability_v31 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_root_ports_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_links_2_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_capability_slots_2_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dsn_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcld_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcilc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_dpb_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_acs_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcecea_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_mfvc_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_vsec_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pcie_rcrb_capability_v21 UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pci_msi_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each___defining_pci_pvm_capability_common UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi64_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi_pvm_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msi64_pvm_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_msix_capability UNUSED = NULL;
static const _vtable_list_t *const _each__num_of_vectors UNUSED = NULL;
static const _vtable_list_t *const _each__msix_table_bank UNUSED = NULL;
static const _vtable_list_t *const _each___pending_bits UNUSED = NULL;
static const _vtable_list_t *const _each__msix_table_bank_with_pba UNUSED = NULL;
static const _vtable_list_t *const _each__msix_pba_bank UNUSED = NULL;
static const _vtable_list_t *const _each__providing_msix_interrupts UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_pcix_capability UNUSED = NULL;
static const _vtable_list_t *const _each__defining_pci_pm_capability UNUSED = NULL;
static const _vtable_list_t *const _each___init_val_power_on_reset UNUSED = NULL;
static const _vtable_list_t *const _each__poreset UNUSED = NULL;
static const _vtable_list_t *const _each__soft_reset_val UNUSED = NULL;
static const _vtable_list_t *const _each__write_only UNUSED = NULL;
static const _vtable_list_t *const _each__clear_on_read UNUSED = NULL;
static const _vtable_list_t *const _each__write_1_only UNUSED = NULL;
static const _vtable_list_t *const _each__write_0_only UNUSED = NULL;
static const _vtable_list_t *const _each__read_constant UNUSED = NULL;
static const _vtable_list_t *const _each__ignore UNUSED = NULL;
static const _vtable_list_t *const _each__read_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__write_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__silent_unimpl UNUSED = NULL;
static const _vtable_list_t *const _each__undocumented UNUSED = NULL;
static const _vtable_list_t *const _each__design_limitation UNUSED = NULL;
static const _vtable_list_t *const _each__bank_obj UNUSED = NULL;
static const _vtable_list_t *const _each__map_target UNUSED = NULL;
static const _vtable_list_t *const _each__signal_port UNUSED = NULL;
static const _vtable_list_t *const _each__signal_connect UNUSED = NULL;
static const _vtable_list_t *const _each__group UNUSED = NULL;
static const _vtable_list_t *const _each__bool_attr UNUSED = NULL;
static const _vtable_list_t *const _each__int64_attr UNUSED = NULL;
static const _vtable_list_t *const _each__double_attr UNUSED = NULL;
static const _vtable_list_t *const _each__write_only_attr UNUSED = NULL;
static const _vtable_list_t *const _each__init_as_subobj UNUSED = NULL;
static const _vtable_list_t *const _each__subdevice UNUSED = NULL;
static const _vtable_list_t *const _each__event UNUSED = NULL;
static const _vtable_list_t *const _each___event UNUSED = NULL;
static const _vtable_list_t *const _each___time_event UNUSED = NULL;
static const _vtable_list_t *const _each___cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___simple_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__simple_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___custom_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__custom_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each___uint64_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_time_event UNUSED = NULL;
static const _vtable_list_t *const _each__uint64_cycle_event UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__register UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__field UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__zeros UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ones UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__unimpl UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__reserved UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___read_field___write_field__field__read__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__read_only UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_tx_stopped UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_rx_stopped UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__rw_tx_stopped UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___read_field__field__read UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__unmapped UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__io_base_address UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__silent_constant UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__memory_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___set_field___write_field__field__ignore_write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__no_base_address_32 UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_read_as_field___reg_write_as_field__read_zero__write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__constant UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___reg_write_as_field__read_only_custom_write UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset__base_address UNUSED = NULL;
static const _vtable_list_t *const _each____implicit__init_val_hard_reset___init_val_soft_reset___write_field__field__write_1_clears UNUSED = NULL;
static void _initialize_typeseq_after_on_hook_hts(void)
{
}
static attr_value_t _simple_event_only_domains_get_value(conf_object_t *_obj, lang_void *data)
{
    return _serialize_simple_event_data(0, NULL, _id_infos, (_simple_event_data_t *)data);
}

static lang_void *_simple_event_only_domains_set_value(conf_object_t *_obj, attr_value_t val)
{
    _simple_event_data_t *out;
    set_error_t error = _deserialize_simple_event_data(NULL, 0, 0, NULL, &_id_info_ht, val, &out);
    if (error != Sim_Set_Ok) {
        out = NULL;
    }
    return out;
}

static void _cancel_simple_events(conf_object_t *_obj, _identity_t domain)
{
    DEC21140A_dml_t *_dev UNUSED = (DEC21140A_dml_t*)_obj;
    _DML_cancel_afters_in_detached_hook_queues(_dev->_detached_hook_queue_stack, domain);
}

static void _initialize_identity_ht(void)
{
    ht_insert_str(&_id_info_ht, "DEC21140A_dml", &_id_infos[0]);
    for (uint64 i = 0; i < 186; ++i) {
        ht_insert_str(&_id_info_ht, _id_infos[i].logname, &_id_infos[i]);
    }
}
static void _register_events(conf_class_t *class)
{
    return;
}

static void _init_port_objs(DEC21140A_dml_t *_dev)
{
    _dev->HRESET._obj = _init_port_object(&_dev->obj, "port.HRESET", 0, NULL);
    _dev->SRESET._obj = _init_port_object(&_dev->obj, "port.SRESET", 0, NULL);
    _dev->csr._obj = _init_port_object(&_dev->obj, "bank.csr", 0, NULL);
    _dev->pci_config._obj = _init_port_object(&_dev->obj, "bank.pci_config", 0, NULL);
}
static void _init_static_vars(DEC21140A_dml_t *_dev)
{
    _dev->static0_log_level = (uint8 )1ULL;
    _dev->static1_log_level = (uint8 )1ULL;
    _dev->static2_log_level = (uint8 )1ULL;
    _dev->static3_log_level = (uint8 )1ULL;
    _dev->static4_log_level = (uint8 )1ULL;
    _dev->static5_log_level = (uint8 )1ULL;
    _dev->static6_log_level = (uint8 )1ULL;
    _dev->static7_log_level = (uint8 )1ULL;
    _dev->static8_log_level = (uint8 )1ULL;
    _dev->static9_log_level = (uint8 )1ULL;
}

// DML serialization functions
static set_error_t _trampoline_DML_M__set_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset, attr_value_t *val)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    DEC21140A_dml_t *_dev = (DEC21140A_dml_t *)_obj;
    set_error_t result = _DML_M__set_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset, val);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return result;
}
static attr_value_t _trampoline_DML_M__get_attribute_attr(conf_object_t *_obj, _dml_attr_getset_info_t const *_conf_info, uint32 start_dim, uint32 flat_index_offset)
{
    ASSERT(_obj);
    ASSERT(SIM_object_class(_obj) == _dev_class);
    DEC21140A_dml_t *_dev = (DEC21140A_dml_t *)_obj;
    attr_value_t result = _DML_M__get_attribute_attr(_dev, _conf_info, start_dim, flat_index_offset);
    if (unlikely(_dev->_has_state_callbacks)) {
        DEC21140A_dml_notify_state_change(_dev);
    }
    return result;
}

