Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado_new/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto f574eb7e23564358ba00458d87090f9f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot RISC_CPU_TB_behav xil_defaultlib.RISC_CPU_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Subject/Chip_Chip/BTL_241/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.Address_Mux
Compiling module xil_defaultlib.Memory
Compiling module xil_defaultlib.IR
Compiling module xil_defaultlib.ACC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.Controller
Compiling module xil_defaultlib.RISC_CPU
Compiling module xil_defaultlib.RISC_CPU_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot RISC_CPU_TB_behav
