<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `iomuxc` mod in crate `imxrt_ral`."><title>imxrt_ral::iomuxc - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-f3501f0f5ae15dfb.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="imxrt_ral" data-themes="" data-resource-suffix="" data-rustdoc-version="1.71.0 (8ede3aae2 2023-07-12)" data-search-js="search-4926e5fc22a5646a.js" data-settings-js="settings-de11bff964e9d4e5.js" data-settings-css="settings-8c76f75bfb6bd192.css" data-theme-light-css="light-0f8c037637f9eb3e.css" data-theme-dark-css="dark-1097f8e92a01e3cf.css" data-theme-ayu-css="ayu-614652228113ac93.css" ></div><script src="../../static.files/storage-62ce34ea385b278a.js"></script><script defer src="../../static.files/main-f0540c1d82cde29b.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../../static.files/light-0f8c037637f9eb3e.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../../static.files/dark-1097f8e92a01e3cf.css"><link rel="stylesheet" href="../../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../../imxrt_ral/index.html"><img class="rust-logo" src="../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../../imxrt_ral/index.html"><img class="rust-logo" src="../../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">Module iomuxc</a></h2><div class="sidebar-elems"><section><ul class="block"><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li><li><a href="#functions">Functions</a></li><li><a href="#types">Type Definitions</a></li></ul></section></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Module <a href="../index.html">imxrt_ral</a>::<wbr><a class="mod" href="#">iomuxc</a><button id="copy-path" title="Copy item path to clipboard"><img src="../../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../../src/imxrt_ral/imxrt1062.rs.html#1847">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><h2 id="modules" class="small-section-header"><a href="#modules">Modules</a></h2><ul class="item-table"><li><div class="item-name"><a class="mod" href="ANATOP_USB_OTG1_ID_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ANATOP_USB_OTG1_ID_SELECT_INPUT">ANATOP_USB_OTG1_ID_SELECT_INPUT</a></div><div class="desc docblock-short">ANATOP_USB_OTG1_ID_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ANATOP_USB_OTG2_ID_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ANATOP_USB_OTG2_ID_SELECT_INPUT">ANATOP_USB_OTG2_ID_SELECT_INPUT</a></div><div class="desc docblock-short">ANATOP_USB_OTG2_ID_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CANFD_IPP_IND_CANRX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CANFD_IPP_IND_CANRX_SELECT_INPUT">CANFD_IPP_IND_CANRX_SELECT_INPUT</a></div><div class="desc docblock-short">CANFD_IPP_IND_CANRX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CCM_PMIC_READY_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CCM_PMIC_READY_SELECT_INPUT">CCM_PMIC_READY_SELECT_INPUT</a></div><div class="desc docblock-short">CCM_PMIC_READY_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA02_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA02_SELECT_INPUT">CSI_DATA02_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA02_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA03_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA03_SELECT_INPUT">CSI_DATA03_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA03_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA04_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA04_SELECT_INPUT">CSI_DATA04_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA04_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA05_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA05_SELECT_INPUT">CSI_DATA05_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA05_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA06_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA06_SELECT_INPUT">CSI_DATA06_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA06_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA07_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA07_SELECT_INPUT">CSI_DATA07_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA07_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA08_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA08_SELECT_INPUT">CSI_DATA08_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA08_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_DATA09_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_DATA09_SELECT_INPUT">CSI_DATA09_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_DATA09_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_HSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_HSYNC_SELECT_INPUT">CSI_HSYNC_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_HSYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_PIXCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_PIXCLK_SELECT_INPUT">CSI_PIXCLK_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_PIXCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="CSI_VSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::CSI_VSYNC_SELECT_INPUT">CSI_VSYNC_SELECT_INPUT</a></div><div class="desc docblock-short">CSI_VSYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET0_RXDATA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET0_RXDATA_SELECT_INPUT">ENET0_RXDATA_SELECT_INPUT</a></div><div class="desc docblock-short">ENET0_RXDATA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET0_TIMER_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET0_TIMER_SELECT_INPUT">ENET0_TIMER_SELECT_INPUT</a></div><div class="desc docblock-short">ENET0_TIMER_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET1_RXDATA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET1_RXDATA_SELECT_INPUT">ENET1_RXDATA_SELECT_INPUT</a></div><div class="desc docblock-short">ENET1_RXDATA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPG_CLK_RMII_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPG_CLK_RMII_SELECT_INPUT">ENET2_IPG_CLK_RMII_SELECT_INPUT</a></div><div class="desc docblock-short">ENET2_IPG_CLK_RMII_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT">ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT</a></div><div class="desc docblock-short">ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0">ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0</a></div><div class="desc docblock-short">ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_0 DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1">ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1</a></div><div class="desc docblock-short">ENET2_IPP_IND_MAC0_RXDATA_SELECT_INPUT_1 DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT">ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT</a></div><div class="desc docblock-short">ENET2_IPP_IND_MAC0_RXEN_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT">ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT</a></div><div class="desc docblock-short">ENET2_IPP_IND_MAC0_RXERR_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0">ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0</a></div><div class="desc docblock-short">ENET2_IPP_IND_MAC0_TIMER_SELECT_INPUT_0 DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT">ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT</a></div><div class="desc docblock-short">ENET2_IPP_IND_MAC0_TXCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET_IPG_CLK_RMII_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_IPG_CLK_RMII_SELECT_INPUT">ENET_IPG_CLK_RMII_SELECT_INPUT</a></div><div class="desc docblock-short">ENET_IPG_CLK_RMII_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET_MDIO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_MDIO_SELECT_INPUT">ENET_MDIO_SELECT_INPUT</a></div><div class="desc docblock-short">ENET_MDIO_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET_RXEN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_RXEN_SELECT_INPUT">ENET_RXEN_SELECT_INPUT</a></div><div class="desc docblock-short">ENET_RXEN_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET_RXERR_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_RXERR_SELECT_INPUT">ENET_RXERR_SELECT_INPUT</a></div><div class="desc docblock-short">ENET_RXERR_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="ENET_TXCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::ENET_TXCLK_SELECT_INPUT">ENET_TXCLK_SELECT_INPUT</a></div><div class="desc docblock-short">ENET_TXCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXCAN1_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXCAN1_RX_SELECT_INPUT">FLEXCAN1_RX_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXCAN1_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXCAN2_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXCAN2_RX_SELECT_INPUT">FLEXCAN2_RX_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXCAN2_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA0_SELECT_INPUT">FLEXPWM1_PWMA0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA1_SELECT_INPUT">FLEXPWM1_PWMA1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMA1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA2_SELECT_INPUT">FLEXPWM1_PWMA2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMA2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMA3_SELECT_INPUT">FLEXPWM1_PWMA3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMA3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMB0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB0_SELECT_INPUT">FLEXPWM1_PWMB0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMB0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMB1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB1_SELECT_INPUT">FLEXPWM1_PWMB1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMB1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMB2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB2_SELECT_INPUT">FLEXPWM1_PWMB2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMB2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM1_PWMB3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM1_PWMB3_SELECT_INPUT">FLEXPWM1_PWMB3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM1_PWMB3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA0_SELECT_INPUT">FLEXPWM2_PWMA0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA1_SELECT_INPUT">FLEXPWM2_PWMA1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMA1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA2_SELECT_INPUT">FLEXPWM2_PWMA2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMA2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMA3_SELECT_INPUT">FLEXPWM2_PWMA3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMA3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMB0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB0_SELECT_INPUT">FLEXPWM2_PWMB0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMB0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMB1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB1_SELECT_INPUT">FLEXPWM2_PWMB1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMB1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMB2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB2_SELECT_INPUT">FLEXPWM2_PWMB2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMB2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM2_PWMB3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM2_PWMB3_SELECT_INPUT">FLEXPWM2_PWMB3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM2_PWMB3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM4_PWMA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA0_SELECT_INPUT">FLEXPWM4_PWMA0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM4_PWMA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM4_PWMA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA1_SELECT_INPUT">FLEXPWM4_PWMA1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM4_PWMA1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM4_PWMA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA2_SELECT_INPUT">FLEXPWM4_PWMA2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM4_PWMA2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXPWM4_PWMA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXPWM4_PWMA3_SELECT_INPUT">FLEXPWM4_PWMA3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXPWM4_PWMA3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT">FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FB_BIT0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FB_BIT1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FB_BIT2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT">FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_IO_FB_BIT3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT">FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT">FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPI2_IPP_IND_SCK_FB_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIA_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA0_SELECT_INPUT">FLEXSPIA_DATA0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIA_DATA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIA_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA1_SELECT_INPUT">FLEXSPIA_DATA1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIA_DATA1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIA_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA2_SELECT_INPUT">FLEXSPIA_DATA2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIA_DATA2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIA_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DATA3_SELECT_INPUT">FLEXSPIA_DATA3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIA_DATA3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIA_DQS_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_DQS_SELECT_INPUT">FLEXSPIA_DQS_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIA_DQS_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIA_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIA_SCK_SELECT_INPUT">FLEXSPIA_SCK_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIA_SCK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIB_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA0_SELECT_INPUT">FLEXSPIB_DATA0_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIB_DATA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIB_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA1_SELECT_INPUT">FLEXSPIB_DATA1_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIB_DATA1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIB_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA2_SELECT_INPUT">FLEXSPIB_DATA2_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIB_DATA2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="FLEXSPIB_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::FLEXSPIB_DATA3_SELECT_INPUT">FLEXSPIB_DATA3_SELECT_INPUT</a></div><div class="desc docblock-short">FLEXSPIB_DATA3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="GPT1_IPP_IND_CAPIN1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN1_SELECT_INPUT">GPT1_IPP_IND_CAPIN1_SELECT_INPUT</a></div><div class="desc docblock-short">GPT1_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="GPT1_IPP_IND_CAPIN2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT1_IPP_IND_CAPIN2_SELECT_INPUT">GPT1_IPP_IND_CAPIN2_SELECT_INPUT</a></div><div class="desc docblock-short">GPT1_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="GPT1_IPP_IND_CLKIN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT1_IPP_IND_CLKIN_SELECT_INPUT">GPT1_IPP_IND_CLKIN_SELECT_INPUT</a></div><div class="desc docblock-short">GPT1_IPP_IND_CLKIN_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="GPT2_IPP_IND_CAPIN1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN1_SELECT_INPUT">GPT2_IPP_IND_CAPIN1_SELECT_INPUT</a></div><div class="desc docblock-short">GPT2_IPP_IND_CAPIN1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="GPT2_IPP_IND_CAPIN2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT2_IPP_IND_CAPIN2_SELECT_INPUT">GPT2_IPP_IND_CAPIN2_SELECT_INPUT</a></div><div class="desc docblock-short">GPT2_IPP_IND_CAPIN2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="GPT2_IPP_IND_CLKIN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::GPT2_IPP_IND_CLKIN_SELECT_INPUT">GPT2_IPP_IND_CLKIN_SELECT_INPUT</a></div><div class="desc docblock-short">GPT2_IPP_IND_CLKIN_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C1_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C1_SCL_SELECT_INPUT">LPI2C1_SCL_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C1_SCL_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C1_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C1_SDA_SELECT_INPUT">LPI2C1_SDA_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C1_SDA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C2_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C2_SCL_SELECT_INPUT">LPI2C2_SCL_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C2_SCL_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C2_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C2_SDA_SELECT_INPUT">LPI2C2_SDA_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C2_SDA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C3_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C3_SCL_SELECT_INPUT">LPI2C3_SCL_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C3_SCL_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C3_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C3_SDA_SELECT_INPUT">LPI2C3_SDA_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C3_SDA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C4_SCL_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C4_SCL_SELECT_INPUT">LPI2C4_SCL_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C4_SCL_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPI2C4_SDA_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPI2C4_SDA_SELECT_INPUT">LPI2C4_SDA_SELECT_INPUT</a></div><div class="desc docblock-short">LPI2C4_SDA_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI1_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_PCS0_SELECT_INPUT">LPSPI1_PCS0_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI1_PCS0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI1_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SCK_SELECT_INPUT">LPSPI1_SCK_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI1_SCK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI1_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SDI_SELECT_INPUT">LPSPI1_SDI_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI1_SDI_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI1_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI1_SDO_SELECT_INPUT">LPSPI1_SDO_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI1_SDO_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI2_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_PCS0_SELECT_INPUT">LPSPI2_PCS0_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI2_PCS0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI2_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SCK_SELECT_INPUT">LPSPI2_SCK_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI2_SCK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI2_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SDI_SELECT_INPUT">LPSPI2_SDI_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI2_SDI_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI2_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI2_SDO_SELECT_INPUT">LPSPI2_SDO_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI2_SDO_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI3_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_PCS0_SELECT_INPUT">LPSPI3_PCS0_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI3_PCS0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI3_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_SCK_SELECT_INPUT">LPSPI3_SCK_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI3_SCK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI3_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_SDI_SELECT_INPUT">LPSPI3_SDI_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI3_SDI_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI3_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI3_SDO_SELECT_INPUT">LPSPI3_SDO_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI3_SDO_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI4_PCS0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_PCS0_SELECT_INPUT">LPSPI4_PCS0_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI4_PCS0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI4_SCK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_SCK_SELECT_INPUT">LPSPI4_SCK_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI4_SCK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI4_SDI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_SDI_SELECT_INPUT">LPSPI4_SDI_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI4_SDI_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPSPI4_SDO_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPSPI4_SDO_SELECT_INPUT">LPSPI4_SDO_SELECT_INPUT</a></div><div class="desc docblock-short">LPSPI4_SDO_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART2_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART2_RX_SELECT_INPUT">LPUART2_RX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART2_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART2_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART2_TX_SELECT_INPUT">LPUART2_TX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART2_TX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART3_CTS_B_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_CTS_B_SELECT_INPUT">LPUART3_CTS_B_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART3_CTS_B_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART3_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_RX_SELECT_INPUT">LPUART3_RX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART3_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART3_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART3_TX_SELECT_INPUT">LPUART3_TX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART3_TX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART4_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART4_RX_SELECT_INPUT">LPUART4_RX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART4_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART4_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART4_TX_SELECT_INPUT">LPUART4_TX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART4_TX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART5_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART5_RX_SELECT_INPUT">LPUART5_RX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART5_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART5_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART5_TX_SELECT_INPUT">LPUART5_TX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART5_TX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART6_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART6_RX_SELECT_INPUT">LPUART6_RX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART6_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART6_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART6_TX_SELECT_INPUT">LPUART6_TX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART6_TX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART7_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART7_RX_SELECT_INPUT">LPUART7_RX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART7_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART7_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART7_TX_SELECT_INPUT">LPUART7_TX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART7_TX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART8_RX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART8_RX_SELECT_INPUT">LPUART8_RX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART8_RX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="LPUART8_TX_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::LPUART8_TX_SELECT_INPUT">LPUART8_TX_SELECT_INPUT</a></div><div class="desc docblock-short">LPUART8_TX_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="NMI_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::NMI_SELECT_INPUT">NMI_SELECT_INPUT</a></div><div class="desc docblock-short">NMI_GLUE_NMI_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER2_TIMER0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER0_SELECT_INPUT">QTIMER2_TIMER0_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER2_TIMER0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER2_TIMER1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER1_SELECT_INPUT">QTIMER2_TIMER1_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER2_TIMER1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER2_TIMER2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER2_SELECT_INPUT">QTIMER2_TIMER2_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER2_TIMER2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER2_TIMER3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER2_TIMER3_SELECT_INPUT">QTIMER2_TIMER3_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER2_TIMER3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER3_TIMER0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER0_SELECT_INPUT">QTIMER3_TIMER0_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER3_TIMER0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER3_TIMER1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER1_SELECT_INPUT">QTIMER3_TIMER1_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER3_TIMER1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER3_TIMER2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER2_SELECT_INPUT">QTIMER3_TIMER2_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER3_TIMER2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="QTIMER3_TIMER3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::QTIMER3_TIMER3_SELECT_INPUT">QTIMER3_TIMER3_SELECT_INPUT</a></div><div class="desc docblock-short">QTIMER3_TIMER3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_MCLK2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_MCLK2_SELECT_INPUT">SAI1_MCLK2_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_MCLK2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_RX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_BCLK_SELECT_INPUT">SAI1_RX_BCLK_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_RX_BCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_RX_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA0_SELECT_INPUT">SAI1_RX_DATA0_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_RX_DATA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_RX_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA1_SELECT_INPUT">SAI1_RX_DATA1_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_RX_DATA1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_RX_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA2_SELECT_INPUT">SAI1_RX_DATA2_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_RX_DATA2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_RX_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_DATA3_SELECT_INPUT">SAI1_RX_DATA3_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_RX_DATA3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_RX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_RX_SYNC_SELECT_INPUT">SAI1_RX_SYNC_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_RX_SYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_TX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_TX_BCLK_SELECT_INPUT">SAI1_TX_BCLK_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_TX_BCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI1_TX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI1_TX_SYNC_SELECT_INPUT">SAI1_TX_SYNC_SELECT_INPUT</a></div><div class="desc docblock-short">SAI1_TX_SYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI2_MCLK2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_MCLK2_SELECT_INPUT">SAI2_MCLK2_SELECT_INPUT</a></div><div class="desc docblock-short">SAI2_MCLK2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI2_RX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_RX_BCLK_SELECT_INPUT">SAI2_RX_BCLK_SELECT_INPUT</a></div><div class="desc docblock-short">SAI2_RX_BCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI2_RX_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_RX_DATA0_SELECT_INPUT">SAI2_RX_DATA0_SELECT_INPUT</a></div><div class="desc docblock-short">SAI2_RX_DATA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI2_RX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_RX_SYNC_SELECT_INPUT">SAI2_RX_SYNC_SELECT_INPUT</a></div><div class="desc docblock-short">SAI2_RX_SYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI2_TX_BCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_TX_BCLK_SELECT_INPUT">SAI2_TX_BCLK_SELECT_INPUT</a></div><div class="desc docblock-short">SAI2_TX_BCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI2_TX_SYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI2_TX_SYNC_SELECT_INPUT">SAI2_TX_SYNC_SELECT_INPUT</a></div><div class="desc docblock-short">SAI2_TX_SYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2">SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2</a></div><div class="desc docblock-short">SAI3_IPG_CLK_SAI_MCLK_SELECT_INPUT_2 DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT">SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT</a></div><div class="desc docblock-short">SAI3_IPP_IND_SAI_RXBCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0">SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0</a></div><div class="desc docblock-short">SAI3_IPP_IND_SAI_RXDATA_SELECT_INPUT_0 DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT">SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT</a></div><div class="desc docblock-short">SAI3_IPP_IND_SAI_RXSYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT">SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT</a></div><div class="desc docblock-short">SAI3_IPP_IND_SAI_TXBCLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT">SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT</a></div><div class="desc docblock-short">SAI3_IPP_IND_SAI_TXSYNC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SEMC_I_IPP_IND_DQS4_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SEMC_I_IPP_IND_DQS4_SELECT_INPUT">SEMC_I_IPP_IND_DQS4_SELECT_INPUT</a></div><div class="desc docblock-short">SEMC_I_IPP_IND_DQS4_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SPDIF_IN_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::SPDIF_IN_SELECT_INPUT">SPDIF_IN_SELECT_INPUT</a></div><div class="desc docblock-short">SPDIF_IN_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_00">SW_MUX_CTL_PAD_GPIO_AD_B0_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_01">SW_MUX_CTL_PAD_GPIO_AD_B0_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_02">SW_MUX_CTL_PAD_GPIO_AD_B0_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_03">SW_MUX_CTL_PAD_GPIO_AD_B0_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_04">SW_MUX_CTL_PAD_GPIO_AD_B0_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_05">SW_MUX_CTL_PAD_GPIO_AD_B0_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_06">SW_MUX_CTL_PAD_GPIO_AD_B0_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_07">SW_MUX_CTL_PAD_GPIO_AD_B0_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_08">SW_MUX_CTL_PAD_GPIO_AD_B0_08</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_08 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_09">SW_MUX_CTL_PAD_GPIO_AD_B0_09</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_09 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_10">SW_MUX_CTL_PAD_GPIO_AD_B0_10</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_10 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_11">SW_MUX_CTL_PAD_GPIO_AD_B0_11</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_11 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_12">SW_MUX_CTL_PAD_GPIO_AD_B0_12</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_12 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_13">SW_MUX_CTL_PAD_GPIO_AD_B0_13</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_13 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_14">SW_MUX_CTL_PAD_GPIO_AD_B0_14</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_14 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B0_15">SW_MUX_CTL_PAD_GPIO_AD_B0_15</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B0_15 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_00">SW_MUX_CTL_PAD_GPIO_AD_B1_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_01">SW_MUX_CTL_PAD_GPIO_AD_B1_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_02">SW_MUX_CTL_PAD_GPIO_AD_B1_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_03">SW_MUX_CTL_PAD_GPIO_AD_B1_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_04">SW_MUX_CTL_PAD_GPIO_AD_B1_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_05">SW_MUX_CTL_PAD_GPIO_AD_B1_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_06">SW_MUX_CTL_PAD_GPIO_AD_B1_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_07">SW_MUX_CTL_PAD_GPIO_AD_B1_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_08">SW_MUX_CTL_PAD_GPIO_AD_B1_08</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_08 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_09">SW_MUX_CTL_PAD_GPIO_AD_B1_09</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_09 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_10">SW_MUX_CTL_PAD_GPIO_AD_B1_10</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_10 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_11">SW_MUX_CTL_PAD_GPIO_AD_B1_11</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_11 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_12">SW_MUX_CTL_PAD_GPIO_AD_B1_12</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_12 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_13">SW_MUX_CTL_PAD_GPIO_AD_B1_13</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_13 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_14">SW_MUX_CTL_PAD_GPIO_AD_B1_14</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_14 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_AD_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_AD_B1_15">SW_MUX_CTL_PAD_GPIO_AD_B1_15</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_AD_B1_15 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_00">SW_MUX_CTL_PAD_GPIO_B0_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_01">SW_MUX_CTL_PAD_GPIO_B0_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_02">SW_MUX_CTL_PAD_GPIO_B0_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_03">SW_MUX_CTL_PAD_GPIO_B0_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_04">SW_MUX_CTL_PAD_GPIO_B0_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_05">SW_MUX_CTL_PAD_GPIO_B0_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_06">SW_MUX_CTL_PAD_GPIO_B0_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_07">SW_MUX_CTL_PAD_GPIO_B0_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_08">SW_MUX_CTL_PAD_GPIO_B0_08</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_08 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_09">SW_MUX_CTL_PAD_GPIO_B0_09</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_09 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_10">SW_MUX_CTL_PAD_GPIO_B0_10</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_10 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_11">SW_MUX_CTL_PAD_GPIO_B0_11</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_11 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_12">SW_MUX_CTL_PAD_GPIO_B0_12</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_12 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_13">SW_MUX_CTL_PAD_GPIO_B0_13</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_13 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_14">SW_MUX_CTL_PAD_GPIO_B0_14</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_14 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B0_15">SW_MUX_CTL_PAD_GPIO_B0_15</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B0_15 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_00">SW_MUX_CTL_PAD_GPIO_B1_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_01">SW_MUX_CTL_PAD_GPIO_B1_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_02">SW_MUX_CTL_PAD_GPIO_B1_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_03">SW_MUX_CTL_PAD_GPIO_B1_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_04">SW_MUX_CTL_PAD_GPIO_B1_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_05">SW_MUX_CTL_PAD_GPIO_B1_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_06">SW_MUX_CTL_PAD_GPIO_B1_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_07">SW_MUX_CTL_PAD_GPIO_B1_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_08">SW_MUX_CTL_PAD_GPIO_B1_08</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_08 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_09">SW_MUX_CTL_PAD_GPIO_B1_09</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_09 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_10">SW_MUX_CTL_PAD_GPIO_B1_10</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_10 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_11">SW_MUX_CTL_PAD_GPIO_B1_11</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_11 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_12">SW_MUX_CTL_PAD_GPIO_B1_12</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_12 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_13">SW_MUX_CTL_PAD_GPIO_B1_13</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_13 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_14">SW_MUX_CTL_PAD_GPIO_B1_14</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_14 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_B1_15">SW_MUX_CTL_PAD_GPIO_B1_15</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_B1_15 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_00">SW_MUX_CTL_PAD_GPIO_EMC_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_01">SW_MUX_CTL_PAD_GPIO_EMC_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_02">SW_MUX_CTL_PAD_GPIO_EMC_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_03">SW_MUX_CTL_PAD_GPIO_EMC_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_04">SW_MUX_CTL_PAD_GPIO_EMC_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_05">SW_MUX_CTL_PAD_GPIO_EMC_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_06">SW_MUX_CTL_PAD_GPIO_EMC_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_07">SW_MUX_CTL_PAD_GPIO_EMC_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_08">SW_MUX_CTL_PAD_GPIO_EMC_08</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_08 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_09">SW_MUX_CTL_PAD_GPIO_EMC_09</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_09 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_10">SW_MUX_CTL_PAD_GPIO_EMC_10</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_10 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_11">SW_MUX_CTL_PAD_GPIO_EMC_11</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_11 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_12">SW_MUX_CTL_PAD_GPIO_EMC_12</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_12 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_13">SW_MUX_CTL_PAD_GPIO_EMC_13</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_13 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_14/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_14">SW_MUX_CTL_PAD_GPIO_EMC_14</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_14 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_15/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_15">SW_MUX_CTL_PAD_GPIO_EMC_15</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_15 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_16/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_16">SW_MUX_CTL_PAD_GPIO_EMC_16</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_16 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_17/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_17">SW_MUX_CTL_PAD_GPIO_EMC_17</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_17 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_18/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_18">SW_MUX_CTL_PAD_GPIO_EMC_18</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_18 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_19/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_19">SW_MUX_CTL_PAD_GPIO_EMC_19</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_19 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_20/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_20">SW_MUX_CTL_PAD_GPIO_EMC_20</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_20 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_21/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_21">SW_MUX_CTL_PAD_GPIO_EMC_21</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_21 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_22/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_22">SW_MUX_CTL_PAD_GPIO_EMC_22</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_22 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_23/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_23">SW_MUX_CTL_PAD_GPIO_EMC_23</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_23 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_24/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_24">SW_MUX_CTL_PAD_GPIO_EMC_24</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_24 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_25/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_25">SW_MUX_CTL_PAD_GPIO_EMC_25</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_25 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_26/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_26">SW_MUX_CTL_PAD_GPIO_EMC_26</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_26 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_27/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_27">SW_MUX_CTL_PAD_GPIO_EMC_27</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_27 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_28/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_28">SW_MUX_CTL_PAD_GPIO_EMC_28</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_28 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_29/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_29">SW_MUX_CTL_PAD_GPIO_EMC_29</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_30/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_30">SW_MUX_CTL_PAD_GPIO_EMC_30</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_30 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_31/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_31">SW_MUX_CTL_PAD_GPIO_EMC_31</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_31 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_32/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_32">SW_MUX_CTL_PAD_GPIO_EMC_32</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_32 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_33/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_33">SW_MUX_CTL_PAD_GPIO_EMC_33</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_33 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_34/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_34">SW_MUX_CTL_PAD_GPIO_EMC_34</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_34 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_35/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_35">SW_MUX_CTL_PAD_GPIO_EMC_35</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_35 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_36/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_36">SW_MUX_CTL_PAD_GPIO_EMC_36</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_36 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_37/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_37">SW_MUX_CTL_PAD_GPIO_EMC_37</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_37 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_38/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_38">SW_MUX_CTL_PAD_GPIO_EMC_38</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_38 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_39/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_39">SW_MUX_CTL_PAD_GPIO_EMC_39</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_39 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_40/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_40">SW_MUX_CTL_PAD_GPIO_EMC_40</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_40 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_EMC_41/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_EMC_41">SW_MUX_CTL_PAD_GPIO_EMC_41</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_EMC_41 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_00">SW_MUX_CTL_PAD_GPIO_SD_B0_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B0_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_01">SW_MUX_CTL_PAD_GPIO_SD_B0_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B0_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_02">SW_MUX_CTL_PAD_GPIO_SD_B0_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B0_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_03">SW_MUX_CTL_PAD_GPIO_SD_B0_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B0_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_04">SW_MUX_CTL_PAD_GPIO_SD_B0_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B0_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B0_05">SW_MUX_CTL_PAD_GPIO_SD_B0_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B0_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_00">SW_MUX_CTL_PAD_GPIO_SD_B1_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_01">SW_MUX_CTL_PAD_GPIO_SD_B1_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_02">SW_MUX_CTL_PAD_GPIO_SD_B1_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_03">SW_MUX_CTL_PAD_GPIO_SD_B1_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_04">SW_MUX_CTL_PAD_GPIO_SD_B1_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_05">SW_MUX_CTL_PAD_GPIO_SD_B1_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_06">SW_MUX_CTL_PAD_GPIO_SD_B1_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_07">SW_MUX_CTL_PAD_GPIO_SD_B1_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_08">SW_MUX_CTL_PAD_GPIO_SD_B1_08</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_08 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_09">SW_MUX_CTL_PAD_GPIO_SD_B1_09</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_09 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_10">SW_MUX_CTL_PAD_GPIO_SD_B1_10</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_10 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SD_B1_11">SW_MUX_CTL_PAD_GPIO_SD_B1_11</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SD_B1_11 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_00">SW_MUX_CTL_PAD_GPIO_SPI_B0_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_01">SW_MUX_CTL_PAD_GPIO_SPI_B0_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_02">SW_MUX_CTL_PAD_GPIO_SPI_B0_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_03">SW_MUX_CTL_PAD_GPIO_SPI_B0_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_04">SW_MUX_CTL_PAD_GPIO_SPI_B0_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_05">SW_MUX_CTL_PAD_GPIO_SPI_B0_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_06">SW_MUX_CTL_PAD_GPIO_SPI_B0_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_07">SW_MUX_CTL_PAD_GPIO_SPI_B0_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_08">SW_MUX_CTL_PAD_GPIO_SPI_B0_08</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_08 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_09">SW_MUX_CTL_PAD_GPIO_SPI_B0_09</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_09 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_10">SW_MUX_CTL_PAD_GPIO_SPI_B0_10</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_10 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_11">SW_MUX_CTL_PAD_GPIO_SPI_B0_11</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_11 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_12">SW_MUX_CTL_PAD_GPIO_SPI_B0_12</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_12 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B0_13">SW_MUX_CTL_PAD_GPIO_SPI_B0_13</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B0_13 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_00">SW_MUX_CTL_PAD_GPIO_SPI_B1_00</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_00 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_01">SW_MUX_CTL_PAD_GPIO_SPI_B1_01</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_01 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_02">SW_MUX_CTL_PAD_GPIO_SPI_B1_02</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_02 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_03">SW_MUX_CTL_PAD_GPIO_SPI_B1_03</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_03 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_04">SW_MUX_CTL_PAD_GPIO_SPI_B1_04</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_04 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_05">SW_MUX_CTL_PAD_GPIO_SPI_B1_05</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_05 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_06">SW_MUX_CTL_PAD_GPIO_SPI_B1_06</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_06 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_MUX_CTL_PAD_GPIO_SPI_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_MUX_CTL_PAD_GPIO_SPI_B1_07">SW_MUX_CTL_PAD_GPIO_SPI_B1_07</a></div><div class="desc docblock-short">SW_MUX_CTL_PAD_GPIO_SPI_B1_07 SW MUX Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_00">SW_PAD_CTL_PAD_GPIO_AD_B0_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_01">SW_PAD_CTL_PAD_GPIO_AD_B0_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_02">SW_PAD_CTL_PAD_GPIO_AD_B0_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_03">SW_PAD_CTL_PAD_GPIO_AD_B0_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_04">SW_PAD_CTL_PAD_GPIO_AD_B0_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_05">SW_PAD_CTL_PAD_GPIO_AD_B0_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_06">SW_PAD_CTL_PAD_GPIO_AD_B0_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_07">SW_PAD_CTL_PAD_GPIO_AD_B0_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_08">SW_PAD_CTL_PAD_GPIO_AD_B0_08</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_08 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_09">SW_PAD_CTL_PAD_GPIO_AD_B0_09</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_09 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_10">SW_PAD_CTL_PAD_GPIO_AD_B0_10</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_10 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_11">SW_PAD_CTL_PAD_GPIO_AD_B0_11</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_11 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_12">SW_PAD_CTL_PAD_GPIO_AD_B0_12</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_12 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_13">SW_PAD_CTL_PAD_GPIO_AD_B0_13</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_13 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_14">SW_PAD_CTL_PAD_GPIO_AD_B0_14</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_14 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B0_15">SW_PAD_CTL_PAD_GPIO_AD_B0_15</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B0_15 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_00">SW_PAD_CTL_PAD_GPIO_AD_B1_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_01">SW_PAD_CTL_PAD_GPIO_AD_B1_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_02">SW_PAD_CTL_PAD_GPIO_AD_B1_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_03">SW_PAD_CTL_PAD_GPIO_AD_B1_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_04">SW_PAD_CTL_PAD_GPIO_AD_B1_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_05">SW_PAD_CTL_PAD_GPIO_AD_B1_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_06">SW_PAD_CTL_PAD_GPIO_AD_B1_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_07">SW_PAD_CTL_PAD_GPIO_AD_B1_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_08">SW_PAD_CTL_PAD_GPIO_AD_B1_08</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_08 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_09">SW_PAD_CTL_PAD_GPIO_AD_B1_09</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_09 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_10">SW_PAD_CTL_PAD_GPIO_AD_B1_10</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_10 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_11">SW_PAD_CTL_PAD_GPIO_AD_B1_11</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_11 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_12">SW_PAD_CTL_PAD_GPIO_AD_B1_12</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_12 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_13">SW_PAD_CTL_PAD_GPIO_AD_B1_13</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_13 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_14">SW_PAD_CTL_PAD_GPIO_AD_B1_14</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_14 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_AD_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_AD_B1_15">SW_PAD_CTL_PAD_GPIO_AD_B1_15</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_AD_B1_15 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_00">SW_PAD_CTL_PAD_GPIO_B0_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_01">SW_PAD_CTL_PAD_GPIO_B0_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_02">SW_PAD_CTL_PAD_GPIO_B0_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_03">SW_PAD_CTL_PAD_GPIO_B0_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_04">SW_PAD_CTL_PAD_GPIO_B0_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_05">SW_PAD_CTL_PAD_GPIO_B0_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_06">SW_PAD_CTL_PAD_GPIO_B0_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_07">SW_PAD_CTL_PAD_GPIO_B0_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_08">SW_PAD_CTL_PAD_GPIO_B0_08</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_08 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_09">SW_PAD_CTL_PAD_GPIO_B0_09</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_09 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_10">SW_PAD_CTL_PAD_GPIO_B0_10</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_10 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_11">SW_PAD_CTL_PAD_GPIO_B0_11</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_11 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_12">SW_PAD_CTL_PAD_GPIO_B0_12</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_12 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_13">SW_PAD_CTL_PAD_GPIO_B0_13</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_13 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_14">SW_PAD_CTL_PAD_GPIO_B0_14</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_14 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B0_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B0_15">SW_PAD_CTL_PAD_GPIO_B0_15</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B0_15 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_00">SW_PAD_CTL_PAD_GPIO_B1_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_01">SW_PAD_CTL_PAD_GPIO_B1_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_02">SW_PAD_CTL_PAD_GPIO_B1_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_03">SW_PAD_CTL_PAD_GPIO_B1_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_04">SW_PAD_CTL_PAD_GPIO_B1_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_05">SW_PAD_CTL_PAD_GPIO_B1_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_06">SW_PAD_CTL_PAD_GPIO_B1_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_07">SW_PAD_CTL_PAD_GPIO_B1_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_08">SW_PAD_CTL_PAD_GPIO_B1_08</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_08 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_09">SW_PAD_CTL_PAD_GPIO_B1_09</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_09 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_10">SW_PAD_CTL_PAD_GPIO_B1_10</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_10 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_11">SW_PAD_CTL_PAD_GPIO_B1_11</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_11 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_12">SW_PAD_CTL_PAD_GPIO_B1_12</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_12 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_13">SW_PAD_CTL_PAD_GPIO_B1_13</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_13 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_14">SW_PAD_CTL_PAD_GPIO_B1_14</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_14 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_B1_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_B1_15">SW_PAD_CTL_PAD_GPIO_B1_15</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_B1_15 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_00">SW_PAD_CTL_PAD_GPIO_EMC_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_01">SW_PAD_CTL_PAD_GPIO_EMC_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_02">SW_PAD_CTL_PAD_GPIO_EMC_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_03">SW_PAD_CTL_PAD_GPIO_EMC_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_04">SW_PAD_CTL_PAD_GPIO_EMC_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_05">SW_PAD_CTL_PAD_GPIO_EMC_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_06">SW_PAD_CTL_PAD_GPIO_EMC_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_07">SW_PAD_CTL_PAD_GPIO_EMC_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_08">SW_PAD_CTL_PAD_GPIO_EMC_08</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_08 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_09">SW_PAD_CTL_PAD_GPIO_EMC_09</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_09 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_10">SW_PAD_CTL_PAD_GPIO_EMC_10</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_10 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_11">SW_PAD_CTL_PAD_GPIO_EMC_11</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_11 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_12">SW_PAD_CTL_PAD_GPIO_EMC_12</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_12 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_13">SW_PAD_CTL_PAD_GPIO_EMC_13</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_13 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_14/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_14">SW_PAD_CTL_PAD_GPIO_EMC_14</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_14 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_15/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_15">SW_PAD_CTL_PAD_GPIO_EMC_15</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_15 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_16/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_16">SW_PAD_CTL_PAD_GPIO_EMC_16</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_16 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_17/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_17">SW_PAD_CTL_PAD_GPIO_EMC_17</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_17 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_18/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_18">SW_PAD_CTL_PAD_GPIO_EMC_18</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_18 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_19/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_19">SW_PAD_CTL_PAD_GPIO_EMC_19</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_19 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_20/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_20">SW_PAD_CTL_PAD_GPIO_EMC_20</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_20 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_21/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_21">SW_PAD_CTL_PAD_GPIO_EMC_21</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_21 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_22/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_22">SW_PAD_CTL_PAD_GPIO_EMC_22</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_22 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_23/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_23">SW_PAD_CTL_PAD_GPIO_EMC_23</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_23 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_24/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_24">SW_PAD_CTL_PAD_GPIO_EMC_24</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_24 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_25/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_25">SW_PAD_CTL_PAD_GPIO_EMC_25</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_25 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_26/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_26">SW_PAD_CTL_PAD_GPIO_EMC_26</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_26 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_27/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_27">SW_PAD_CTL_PAD_GPIO_EMC_27</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_27 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_28/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_28">SW_PAD_CTL_PAD_GPIO_EMC_28</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_28 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_29/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_29">SW_PAD_CTL_PAD_GPIO_EMC_29</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_29 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_30/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_30">SW_PAD_CTL_PAD_GPIO_EMC_30</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_30 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_31/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_31">SW_PAD_CTL_PAD_GPIO_EMC_31</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_31 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_32/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_32">SW_PAD_CTL_PAD_GPIO_EMC_32</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_32 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_33/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_33">SW_PAD_CTL_PAD_GPIO_EMC_33</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_33 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_34/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_34">SW_PAD_CTL_PAD_GPIO_EMC_34</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_34 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_35/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_35">SW_PAD_CTL_PAD_GPIO_EMC_35</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_35 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_36/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_36">SW_PAD_CTL_PAD_GPIO_EMC_36</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_36 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_37/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_37">SW_PAD_CTL_PAD_GPIO_EMC_37</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_37 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_38/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_38">SW_PAD_CTL_PAD_GPIO_EMC_38</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_38 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_39/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_39">SW_PAD_CTL_PAD_GPIO_EMC_39</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_39 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_40/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_40">SW_PAD_CTL_PAD_GPIO_EMC_40</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_40 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_EMC_41/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_EMC_41">SW_PAD_CTL_PAD_GPIO_EMC_41</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_EMC_41 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_00">SW_PAD_CTL_PAD_GPIO_SD_B0_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B0_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_01">SW_PAD_CTL_PAD_GPIO_SD_B0_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B0_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_02">SW_PAD_CTL_PAD_GPIO_SD_B0_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B0_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_03">SW_PAD_CTL_PAD_GPIO_SD_B0_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B0_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_04">SW_PAD_CTL_PAD_GPIO_SD_B0_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B0_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B0_05">SW_PAD_CTL_PAD_GPIO_SD_B0_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B0_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_00">SW_PAD_CTL_PAD_GPIO_SD_B1_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_01">SW_PAD_CTL_PAD_GPIO_SD_B1_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_02">SW_PAD_CTL_PAD_GPIO_SD_B1_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_03">SW_PAD_CTL_PAD_GPIO_SD_B1_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_04">SW_PAD_CTL_PAD_GPIO_SD_B1_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_05">SW_PAD_CTL_PAD_GPIO_SD_B1_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_06">SW_PAD_CTL_PAD_GPIO_SD_B1_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_07">SW_PAD_CTL_PAD_GPIO_SD_B1_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_08">SW_PAD_CTL_PAD_GPIO_SD_B1_08</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_08 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_09">SW_PAD_CTL_PAD_GPIO_SD_B1_09</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_09 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_10">SW_PAD_CTL_PAD_GPIO_SD_B1_10</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_10 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SD_B1_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SD_B1_11">SW_PAD_CTL_PAD_GPIO_SD_B1_11</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SD_B1_11 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_00">SW_PAD_CTL_PAD_GPIO_SPI_B0_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_01">SW_PAD_CTL_PAD_GPIO_SPI_B0_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_02">SW_PAD_CTL_PAD_GPIO_SPI_B0_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_03">SW_PAD_CTL_PAD_GPIO_SPI_B0_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_04">SW_PAD_CTL_PAD_GPIO_SPI_B0_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_05">SW_PAD_CTL_PAD_GPIO_SPI_B0_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_06">SW_PAD_CTL_PAD_GPIO_SPI_B0_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_07">SW_PAD_CTL_PAD_GPIO_SPI_B0_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_08/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_08">SW_PAD_CTL_PAD_GPIO_SPI_B0_08</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_08 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_09/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_09">SW_PAD_CTL_PAD_GPIO_SPI_B0_09</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_09 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_10/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_10">SW_PAD_CTL_PAD_GPIO_SPI_B0_10</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_10 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_11/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_11">SW_PAD_CTL_PAD_GPIO_SPI_B0_11</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_11 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_12/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_12">SW_PAD_CTL_PAD_GPIO_SPI_B0_12</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_12 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B0_13/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B0_13">SW_PAD_CTL_PAD_GPIO_SPI_B0_13</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B0_13 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_00/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_00">SW_PAD_CTL_PAD_GPIO_SPI_B1_00</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_00 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_01/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_01">SW_PAD_CTL_PAD_GPIO_SPI_B1_01</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_01 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_02/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_02">SW_PAD_CTL_PAD_GPIO_SPI_B1_02</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_02 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_03/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_03">SW_PAD_CTL_PAD_GPIO_SPI_B1_03</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_03 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_04/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_04">SW_PAD_CTL_PAD_GPIO_SPI_B1_04</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_04 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_05/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_05">SW_PAD_CTL_PAD_GPIO_SPI_B1_05</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_05 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_06/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_06">SW_PAD_CTL_PAD_GPIO_SPI_B1_06</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_06 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="SW_PAD_CTL_PAD_GPIO_SPI_B1_07/index.html" title="mod imxrt_ral::iomuxc::SW_PAD_CTL_PAD_GPIO_SPI_B1_07">SW_PAD_CTL_PAD_GPIO_SPI_B1_07</a></div><div class="desc docblock-short">SW_PAD_CTL_PAD_GPIO_SPI_B1_07 SW PAD Control Register</div></li><li><div class="item-name"><a class="mod" href="USB_OTG1_OC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USB_OTG1_OC_SELECT_INPUT">USB_OTG1_OC_SELECT_INPUT</a></div><div class="desc docblock-short">USB_OTG1_OC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USB_OTG2_OC_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USB_OTG2_OC_SELECT_INPUT">USB_OTG2_OC_SELECT_INPUT</a></div><div class="desc docblock-short">USB_OTG2_OC_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC1_CD_B_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC1_CD_B_SELECT_INPUT">USDHC1_CD_B_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC1_CD_B_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC1_WP_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC1_WP_SELECT_INPUT">USDHC1_WP_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC1_WP_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_CD_B_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_CD_B_SELECT_INPUT">USDHC2_CD_B_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_CD_B_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_CLK_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_CLK_SELECT_INPUT">USDHC2_CLK_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_CLK_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_CMD_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_CMD_SELECT_INPUT">USDHC2_CMD_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_CMD_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA0_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA0_SELECT_INPUT">USDHC2_DATA0_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA0_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA1_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA1_SELECT_INPUT">USDHC2_DATA1_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA1_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA2_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA2_SELECT_INPUT">USDHC2_DATA2_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA2_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA3_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA3_SELECT_INPUT">USDHC2_DATA3_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA3_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA4_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA4_SELECT_INPUT">USDHC2_DATA4_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA4_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA5_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA5_SELECT_INPUT">USDHC2_DATA5_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA5_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA6_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA6_SELECT_INPUT">USDHC2_DATA6_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA6_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_DATA7_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_DATA7_SELECT_INPUT">USDHC2_DATA7_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_DATA7_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="USDHC2_WP_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::USDHC2_WP_SELECT_INPUT">USDHC2_WP_SELECT_INPUT</a></div><div class="desc docblock-short">USDHC2_WP_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN02_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN02_SELECT_INPUT">XBAR1_IN02_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN02_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN03_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN03_SELECT_INPUT">XBAR1_IN03_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN03_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN04_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN04_SELECT_INPUT">XBAR1_IN04_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN04_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN05_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN05_SELECT_INPUT">XBAR1_IN05_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN05_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN06_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN06_SELECT_INPUT">XBAR1_IN06_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN06_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN07_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN07_SELECT_INPUT">XBAR1_IN07_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN07_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN08_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN08_SELECT_INPUT">XBAR1_IN08_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN08_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN09_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN09_SELECT_INPUT">XBAR1_IN09_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN09_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN14_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN14_SELECT_INPUT">XBAR1_IN14_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN14_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN15_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN15_SELECT_INPUT">XBAR1_IN15_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN15_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN16_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN16_SELECT_INPUT">XBAR1_IN16_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN16_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN17_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN17_SELECT_INPUT">XBAR1_IN17_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN17_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN18_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN18_SELECT_INPUT">XBAR1_IN18_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN18_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN19_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN19_SELECT_INPUT">XBAR1_IN19_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN19_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN20_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN20_SELECT_INPUT">XBAR1_IN20_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN20_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN21_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN21_SELECT_INPUT">XBAR1_IN21_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN23_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN22_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN22_SELECT_INPUT">XBAR1_IN22_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN22_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN23_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN23_SELECT_INPUT">XBAR1_IN23_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN23_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN24_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN24_SELECT_INPUT">XBAR1_IN24_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN24_SELECT_INPUT DAISY Register</div></li><li><div class="item-name"><a class="mod" href="XBAR1_IN25_SELECT_INPUT/index.html" title="mod imxrt_ral::iomuxc::XBAR1_IN25_SELECT_INPUT">XBAR1_IN25_SELECT_INPUT</a></div><div class="desc docblock-short">XBAR1_IN25_SELECT_INPUT DAISY Register</div></li></ul><h2 id="structs" class="small-section-header"><a href="#structs">Structs</a></h2><ul class="item-table"><li><div class="item-name"><a class="struct" href="struct.RegisterBlock.html" title="struct imxrt_ral::iomuxc::RegisterBlock">RegisterBlock</a></div><div class="desc docblock-short">IOMUXC</div></li></ul><h2 id="constants" class="small-section-header"><a href="#constants">Constants</a></h2><ul class="item-table"><li><div class="item-name"><a class="constant" href="constant.IOMUXC.html" title="constant imxrt_ral::iomuxc::IOMUXC">IOMUXC</a></div><div class="desc docblock-short">IOMUXC</div></li></ul><h2 id="functions" class="small-section-header"><a href="#functions">Functions</a></h2><ul class="item-table"><li><div class="item-name"><a class="fn" href="fn.number.html" title="fn imxrt_ral::iomuxc::number">number</a></div><div class="desc docblock-short">Returns the instance number <code>N</code> for a peripheral instance.</div></li></ul><h2 id="types" class="small-section-header"><a href="#types">Type Definitions</a></h2><ul class="item-table"><li><div class="item-name"><a class="type" href="type.IOMUXC.html" title="type imxrt_ral::iomuxc::IOMUXC">IOMUXC</a></div></li><li><div class="item-name"><a class="type" href="type.Instance.html" title="type imxrt_ral::iomuxc::Instance">Instance</a></div></li></ul></section></div></main></body></html>