CCS PCH C Compiler, Version 5.011, 5967               28-בס-25 00:08

               Filename:   D:\Common\Programming\GitHub\DIPAE_EnsomatomenaSystimata_6th_Term\Askisi3\Askisi3.2\askisi3_2.lst

               ROM used:   446 bytes (1%)
                           Largest free fragment is 32318
               RAM used:   26 (1%) at main() level
                           28 (1%) worst case
               Stack used: 3 locations (1 in main + 2 for interrupts)
               Stack size: 31

*
0000:  GOTO   01A2
*
0008:  MOVWF  04
000A:  MOVFF  FD8,05
000E:  MOVFF  FE0,06
0012:  MOVLB  0
0014:  MOVFF  FE9,0C
0018:  MOVFF  FEA,07
001C:  MOVFF  FE1,08
0020:  MOVFF  FE2,09
0024:  MOVFF  FD9,0A
0028:  MOVFF  FDA,0B
002C:  MOVFF  FF3,12
0030:  MOVFF  FF4,13
0034:  MOVFF  FFA,14
0038:  MOVFF  00,0E
003C:  MOVFF  01,0F
0040:  MOVFF  02,10
0044:  MOVFF  03,11
0048:  BTFSS  FF0.4
004A:  GOTO   0054
004E:  BTFSC  FF0.1
0050:  GOTO   00CE
0054:  BTFSS  FF2.3
0056:  GOTO   0060
005A:  BTFSC  FF2.0
005C:  GOTO   0100
0060:  MOVFF  0E,00
0064:  MOVFF  0F,01
0068:  MOVFF  10,02
006C:  MOVFF  11,03
0070:  MOVFF  0C,FE9
0074:  MOVFF  07,FEA
0078:  BSF    07.7
007A:  MOVFF  08,FE1
007E:  MOVFF  09,FE2
0082:  MOVFF  0A,FD9
0086:  MOVFF  0B,FDA
008A:  MOVFF  12,FF3
008E:  MOVFF  13,FF4
0092:  MOVFF  14,FFA
0096:  MOVF   04,W
0098:  MOVFF  06,FE0
009C:  MOVFF  05,FD8
00A0:  RETFIE 0
.................... // DIPAE - Enosmatomena Systimata - 6o Eksamino 
.................... // Alevropoulos Panagiotis 
.................... // AM: 2022005 
.................... // Askisi 3.2 
.................... #include <main_.h> 
.................... #include <18F4550.h> 
.................... //////// Standard Header file for the PIC18F4550 device //////////////// 
.................... #device PIC18F4550 
....................  
.................... #list 
....................  
.................... #device adc=10 
....................  
.................... #FUSES NOWDT                     //No Watch Dog Timer 
.................... #FUSES WDT32768                    //Watch Dog Timer uses 1:128 Postscale 
.................... #FUSES HSPLL                     //High Speed Crystal/Resonator with PLL enabled 
.................... #FUSES NOPROTECT                 //Code not protected from reading 
.................... #FUSES BROWNOUT                //No brownout reset 
.................... //#FUSES BORV20                    //Brownout reset at 2.0V 
.................... #FUSES NOPUT                     //No Power Up Timer 
.................... #FUSES NOCPD                     //No EE protection 
.................... #FUSES STVREN                    //Stack full/underflow will cause reset 
.................... #FUSES NODEBUG                   //No Debug mode for ICD 
.................... #FUSES NOLVP                     //No low voltage prgming, B3(PIC16) or B5(PIC18) used for I/O 
.................... #FUSES NOWRT                     //Program memory not write protected 
.................... #FUSES NOWRTD                    //Data EEPROM not write protected 
.................... #FUSES NOIESO                      //Internal External Switch Over mode enabled 
.................... #FUSES NOFCMEN                     //Fail-safe clock monitor enabled 
.................... #FUSES NOPBADEN                 ///PORTB pins are configured as analog input channels on RESET 
.................... #FUSES NOWRTC                    //configuration not registers write protected 
.................... #FUSES NOWRTB                    //Boot block not write protected 
.................... #FUSES NOEBTR                    //Memory not protected from table reads 
.................... #FUSES NOEBTRB                   //Boot block not protected from table reads 
.................... #FUSES NOCPB                     //No Boot Block code protection 
.................... #FUSES MCLR                      //Master Clear pin enabled 
.................... #FUSES NOLPT1OSC                   //Timer1 configured for low-power operation 
.................... #FUSES NOXINST                   //Extended set extension and Indexed Addressing mode disabled (Legacy mode) 
.................... #FUSES PLL5                      //Divide By 12(48MHz oscillator input) 
.................... #FUSES CPUDIV1                   //System Clock by 2 
.................... #FUSES USBDIV                    //USB clock source comes from PLL divide by 2 
.................... #FUSES VREGEN                    //USB voltage regulator enabled 
.................... //#FUSES ICPRT                     //ICPRT enabled 
.................... #FUSES WRTB 
.................... #FUSES NOICPRT  
.................... #FUSES NOLPT1OSC 
.................... #FUSES CCP2B3  
.................... #FUSES NOCPB 
.................... #FUSES NOCPD 
.................... #FUSES NOWRTC 
.................... #FUSES NOWRTD 
.................... #FUSES NOEBTR 
.................... #FUSES NOEBTRB               
....................  
.................... /* systm clock is 48 MHz */ 
.................... #use delay(clock=48000000,RESTART_WDT) 
00A2:  CLRF   FEA
00A4:  MOVLW  1B
00A6:  MOVWF  FE9
00A8:  MOVF   FEF,W
00AA:  BZ    00CC
00AC:  MOVLW  0F
00AE:  MOVWF  01
00B0:  MOVLW  BF
00B2:  MOVWF  00
00B4:  CLRWDT
00B6:  DECFSZ 00,F
00B8:  BRA    00B4
00BA:  DECFSZ 01,F
00BC:  BRA    00B0
00BE:  MOVLW  8F
00C0:  MOVWF  00
00C2:  DECFSZ 00,F
00C4:  BRA    00C2
00C6:  CLRWDT
00C8:  DECFSZ FEF,F
00CA:  BRA    00AC
00CC:  RETURN 0
.................... /* --- BEGIN: changes required for bootloader ------------------------------ */ 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* map reset vector and interrupt vector                                     */ 
.................... /* 0x000-0x7FF is used by the bootloader. The bootloader maps the original   */ 
.................... /* reset vecotr (0x000) to 0x800 and the reset vector (0x008) to 0x800.      */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#build (reset=0x800, interrupt=0x808) 
....................  
.................... /* ------------------------------------------------------------------------- */ 
.................... /* reserve boot block area                                                   */ 
.................... /* This memory range is used by the bootloader, so the application must not  */ 
.................... /* use this area.                                                            */ 
.................... /* ------------------------------------------------------------------------- */ 
.................... //#org 0, 0x7FF {} 
....................  
.................... /* --- END: changes required for bootloader -------------------------------- */ 
....................  
....................  
....................  
....................  
....................  
....................  
.................... #use standard_io (A) // Standard Eisodoi & Eksodoi 
.................... #use standard_io (B) // Standard Eisodoi & Eksodoi 
.................... #use standard_io (C) // Standard Eisodoi & Eksodoi 
.................... #byte PORTA =0xF80 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTB =0xF81 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTC =0xF82 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTD =0xF83 // Orismos ton thiron me ti thesi tous sti mnimi 
.................... #byte PORTE =0xF84 // Orismos ton thiron me ti thesi tous sti mnimi 
....................  
.................... const int16 delay_before_alarm = 4000; // Stathera xronou prin xtypisei o synagermos 
.................... const int16 sound_alarm = 5000; // Stathera xronou pou xtypaei o synagermos  
.................... const int8 alarm_led = 0x2; // Led pou anavei oso xtypaei o synagermos 
....................  
.................... // Dilosi global metavliton 
.................... byte last = 0; 
.................... byte old = 0; 
.................... byte changed_bit = 0; 
.................... int1 armed = 0; 
....................  
.................... // Dilosi sinartiseon 
.................... void ext_int2(void); 
.................... void rb(void); 
.................... void init(void); 
....................  
.................... void main() 
*
01A2:  CLRF   FF8
01A4:  BCF    FD0.7
01A6:  BSF    07.7
01A8:  CLRF   16
01AA:  CLRF   17
01AC:  CLRF   18
01AE:  BCF    19.0
01B0:  MOVF   FC1,W
01B2:  ANDLW  C0
01B4:  IORLW  0F
01B6:  MOVWF  FC1
01B8:  MOVLW  07
01BA:  MOVWF  FB4
.................... { 
....................    init(); 
01BC:  BRA    0180
....................    while (TRUE) { 
01BE:  BRA    01BE
....................    } 
.................... }    
....................  
.................... // Ylopoiisi synartiseon 
.................... #INT_EXT2 // Diakopi me megali proteraiotita 
.................... void ext_int2(void) { 
01C0:  SLEEP 
....................    delay_ms(delay_before_alarm); // Kathisterisi 4 sec nexri na xtipisei o synagermos // LOGO TOU DELAY DEN PAIZEI SOSTA H ALLAGI TOU RB2 ANAMESA STA 4sec 
*
00CE:  MOVLW  10
00D0:  MOVWF  1A
00D2:  MOVLW  FA
00D4:  MOVWF  1B
00D6:  RCALL  00A2
00D8:  DECFSZ 1A,F
00DA:  BRA    00D2
....................    if (armed && !bit_test(PORTB, 2)) { // An o synagermos einai oplismenos kai to RB2 einai 0... 
00DC:  BTFSS  19.0
00DE:  BRA    00FA
00E0:  BTFSC  F81.2
00E2:  BRA    00FA
....................       PORTD = PORTD ^ alarm_led;  //... tote xtypaei gia... 
00E4:  MOVLW  02
00E6:  XORWF  F83,F
....................       delay_ms(sound_alarm); //... 5 sec... 
00E8:  MOVLW  14
00EA:  MOVWF  1A
00EC:  MOVLW  FA
00EE:  MOVWF  1B
00F0:  RCALL  00A2
00F2:  DECFSZ 1A,F
00F4:  BRA    00EC
....................       PORTD = PORTD ^ alarm_led; //... kai stamataei. 
00F6:  MOVLW  02
00F8:  XORWF  F83,F
....................    } 
.................... } 
....................  
....................  
00FA:  BCF    FF0.1
00FC:  GOTO   0060
.................... #INT_RB //HIGH // Diakopi me megali proteraiotita 
.................... void rb(void) { 
....................    last = PORTB ^ old; 
0100:  MOVF   F81,W
0102:  XORWF  17,W
0104:  MOVWF  16
....................    old = PORTB; 
0106:  MOVFF  F81,17
....................    if (bit_test(last, 4) && !bit_test(old, 4)) { // Egine allagi ston aisthitira RB4 
010A:  BTFSS  16.4
010C:  BRA    0116
010E:  BTFSC  17.4
0110:  BRA    0116
....................       changed_bit = 0x10; 
0112:  MOVLW  10
0114:  MOVWF  18
....................    } 
....................    if (bit_test(last, 4) && bit_test(old, 4)) { 
0116:  BTFSS  16.4
0118:  BRA    0122
011A:  BTFSS  17.4
011C:  BRA    0122
....................       changed_bit = 0x10; 
011E:  MOVLW  10
0120:  MOVWF  18
....................    } 
....................  
....................    if (bit_test(last, 5) && !bit_test(old, 5)) { // Egine allagi ston aisthitira RB5 
0122:  BTFSS  16.5
0124:  BRA    012E
0126:  BTFSC  17.5
0128:  BRA    012E
....................       changed_bit = 0x20; 
012A:  MOVLW  20
012C:  MOVWF  18
....................    } 
....................    if (bit_test(last, 5) && bit_test(old, 5)) { 
012E:  BTFSS  16.5
0130:  BRA    013A
0132:  BTFSS  17.5
0134:  BRA    013A
....................       changed_bit = 0x20; 
0136:  MOVLW  20
0138:  MOVWF  18
....................    } 
....................  
....................    if (bit_test(last, 6) && !bit_test(old, 6)) { // Egine allagi ston aisthitira RB6 
013A:  BTFSS  16.6
013C:  BRA    0146
013E:  BTFSC  17.6
0140:  BRA    0146
....................       changed_bit = 0x40; 
0142:  MOVLW  40
0144:  MOVWF  18
....................    } 
....................    if (bit_test(last, 6) && bit_test(old, 6)) { 
0146:  BTFSS  16.6
0148:  BRA    0152
014A:  BTFSS  17.6
014C:  BRA    0152
....................       changed_bit = 0x40; 
014E:  MOVLW  40
0150:  MOVWF  18
....................    } 
....................  
....................    if (bit_test(last, 7) && !bit_test(old, 7)) { // Egine allagi ston aisthitira RB7 
0152:  BTFSS  16.7
0154:  BRA    015E
0156:  BTFSC  17.7
0158:  BRA    015E
....................       changed_bit = 0x80; 
015A:  MOVLW  80
015C:  MOVWF  18
....................    } 
....................    if (bit_test(last, 7) && bit_test(old, 7)) { 
015E:  BTFSS  16.7
0160:  BRA    016A
0162:  BTFSS  17.7
0164:  BRA    016A
....................       changed_bit = 0x80; 
0166:  MOVLW  80
0168:  MOVWF  18
....................    } 
....................     
....................    PORTD = PORTD ^ changed_bit; // Anavoun ta led ton aisthitiron ydragryrou analoga me tous diakoptes RB4 eos RB7 
016A:  MOVF   18,W
016C:  XORWF  F83,F
....................    if (PORTD == 0xF0) // An einai ernergopoiimenoi kai oi 4 aisthitires tote o synagermos mporei na energopoiithei 
016E:  MOVF   F83,W
0170:  SUBLW  F0
0172:  BNZ   0178
....................       armed = 1; 
0174:  BSF    19.0
0176:  BRA    017A
....................    else 
....................       armed = 0; 
0178:  BCF    19.0
017A:  BCF    FF2.0
017C:  GOTO   0060
.................... } 
....................  
.................... void init(void) { 
....................    set_tris_b(0xff); // Orismos tou PORTB san eisodo (1) 
0180:  MOVLW  FF
0182:  MOVWF  F93
....................    set_tris_d(0x00); // Orismos tou PORTD san eksodo (0) 
0184:  MOVLW  00
0186:  MOVWF  F95
....................    PORTD = 0; 
0188:  CLRF   F83
....................    port_b_pullups(TRUE); 
018A:  BCF    FF1.7
....................    ext_int_edge(2, H_TO_L); 
018C:  BCF    FF1.4
....................  
....................    ext_int_edge(4, L_TO_H); 
018E:  BSF    FF1.2
....................    ext_int_edge(5, L_TO_H); 
0190:  BSF    FF1.1
....................    ext_int_edge(6, L_TO_H); 
0192:  BSF    FF1.0
....................    ext_int_edge(7, L_TO_H); 
0194:  BSF    FF0.7
....................     
....................    enable_interrupts(INT_EXT2); // Energopoiisi eksoterikis diakopis RB2 
0196:  BSF    FF0.4
....................    enable_interrupts(INT_RB); // Energopoiisi eksoterikis diakopon RB4 eos RB7 
0198:  BSF    FF2.3
....................    enable_interrupts(GLOBAL); // Energopoiisi genikou diakopti diakopon 
019A:  MOVLW  C0
019C:  IORWF  FF2,F
019E:  GOTO   01BE (RETURN)
.................... } 

Configuration Fuses:
   Word  1: 0E24   PLL5 CPUDIV1 USBDIV HSPLL NOFCMEN NOIESO
   Word  2: 1E3F   NOPUT BROWNOUT BORV21 VREGEN NOWDT WDT32768
   Word  3: 8000   CCP2B3 NOPBADEN NOLPT1OSC MCLR
   Word  4: 0081   STVREN NOLVP ICSP1 NOXINST NODEBUG
   Word  5: C00F   NOPROTECT NOCPB NOCPD
   Word  6: A00F   NOWRT NOWRTC WRTB NOWRTD
   Word  7: 400F   NOEBTR NOEBTRB
