<html>
<body>
<a href="https://irecruitment.oracle.com/OA_HTML/OA.jsp?page=/oracle/apps/irc/candidateSelfService/webui/VisVacDispPG&akRegionApplicationId=821&transactionid=1474262080&retainAM=Y&addBreadCrumb=S&p_svid=1549987&p_spid=1602309&oapc=2874&oas=IOx0fvn60gKBQLl6-m4PAg..">IRC1549987...</a>
<table id="Description" cellpadding="0" cellspacing="0" border="0" width="100%">
<tr><td height="10"></td></tr>
<tr><td><table cellpadding="0" cellspacing="0" border="0" width="100%" class="x74" style="background-image:url(/OA_HTML/cabo/images/swan/headingBarBg.gif);"><tr><td width="100%"><h2 class="x75">Description</h2></td></tr></table></td></tr>
<tr><td height="8" class="x72"></td></tr>
<tr><td><table cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td><div class="x72"><div class="x73"><table border="0" cellspacing="0" cellpadding="0"><tr>
<td width="5%"></td>
<td valign="top"><table border="0" cellspacing="0" cellpadding="0">
<tr id="JobTitle__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Job Title</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="JobTitle" class="x2">Hardware Developer 4</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="Location__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Location</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="Location" title="Location" class="x2">US-Santa Clara-4110 Network Circle</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="IrcPostingOrgName__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Organization Name</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="IrcPostingOrgName" class="x2">SPARC Processor Design</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="DepartmentDescription__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Department Description</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="DepartmentDescription"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">The SPARC processor design group is looking for an engineer to help advance the state of the art in high speed IO circuit development.  The mixed-signal design team builds IO clusters for multi-core, multi-thread processors that use sophisticated analog and digital design techniques to maximize bandwidth and minimize power requirements.  The team is responsible for all aspects of the design: architectural definition;  performance predictions through modeling;  circuit and logic design;  implementation;  verification;  silicon debug; and yield enhancement.<pre wrap=""><br><br></pre>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="IrcBriefDescription__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Brief Description</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="IrcBriefDescription"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">Evaluates reliability of materials, properties and techniques used in production; plans, designs and develops electronic parts, components, integrated circuitry, mechanical systems, equipment and packaging, optical systems and/or DSP systems.</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="DetailedDescription__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Detailed Description</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="DetailedDescription"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">Responsible for designing, developing, modifying and evaluating electronic, electro-mechanical or mechanical components, assemblies or integrated circuitry for hardware systems for the external market. Includes new design, as well as modification activities that results in significant product enhancement. Activities encompass design, analysis, testing and process development using engineering principles and methods. Technical disciplines may include electrical and logical design of printed circuit boards or integrated circuits; mechanical design of electronics enclosures or integrated circuit packaging; and embedded software/firmware design.</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="JobRequirements__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Job Requirements</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="JobRequirements"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">Work is non-routine and very complex, involving the application of advanced technical/business skills in area of specialization. Leading contributor individually and as a team member, providing direction and mentoring to others. BS or MS degree or equivalent experience relevant to functional area. 7 years of engineering or related experience.</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="AdditionalDetails__xc_">
<td align="right" valign="TOP" nowrap><span class="x8">Additional Details</span></td>
<td width="12"></td>
<td valign="TOP">
<span id="AdditionalDetails"></span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left">We are seeking an engineer with broad skills in both PDV (Physical Design Composition) and program management.  The right engineer for this job will work on integrating mixed-signal designs into a large-scale digital processor.  The scope of the work may include:<ul>
<li>Partitioning architectural concepts into logical and analog design blocks</li>
<li>Assessing area and floorplan options of different design concepts</li>
<li>
<span class="moz-txt-citetags"></span>Working with CAD partners to improve integration of mixed-signal design into existing PDV tools and flows</li>
<li>
<span class="moz-txt-citetags"></span>Using synthesis and P&amp;R tools to create digital logic blocks</li>
<li>
<span class="moz-txt-citetags"></span>Creating timing files to verify min &amp; max timing for both initial concepts and final layout-extracted designs</li>
<li>
<span class="moz-txt-citetags"></span>Identifying and running other appropriate verification tools for clock slew/skew analysis, noise/signal-coupling analysis, IR/EM analysis, etc.</li>
<li>
<span class="moz-txt-citetags"></span>Working with 3rd party partners to define and receive IP that meet functional and electrical needs, and that can be integrated smoothly into the design environment</li>
</ul>The candidate we're looking for will have:<br><ul>
<li>A BSEE or higher and 7 years of experience in VLSI processor and/or mixed-signal design</li>
<li>An understanding of VLSI design and PDV tools;  e.g. PrimeTime SI, Cadence Virtuoso, Analog Artist (ADE-XL), etc.</li>
</ul>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td align="left"></td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<input id="IrcFlexField1Flex_Read_Only_Flag" type="hidden" value="truelFxwgDZf" name="IrcFlexField1Flex_Read_Only_Flag"><tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<input id="IrcFlexField2Flex_Read_Only_Flag" type="hidden" value="true2iHt2BOx" name="IrcFlexField2Flex_Read_Only_Flag"><tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<input id="FndFlexFieldFlex_Read_Only_Flag" type="hidden" value="trueSbuMiADu" name="FndFlexFieldFlex_Read_Only_Flag"><tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="DerivedLocale__xc_">
<td align="right" valign="top" nowrap><span class="x8">Location</span></td>
<td width="12"></td>
<td valign="top">
<span id="DerivedLocale" class="x2">Santa Clara, CA, US</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
<tr id="SalCurrency__xc_">
<td align="right" valign="top" nowrap><span class="x8">Currency</span></td>
<td width="12"></td>
<td valign="top">
<span id="SalCurrency" class="x2">USD</span>
</td>
</tr>
<tr>
<td height="3"></td>
<td></td>
<td></td>
</tr>
</table></td>
</tr></table></div></div></td></tr></table></td></tr>
</table>

</body>
</html>