

================================================================
== Vitis HLS Report for 'VMixHlsDataFlowFunction'
================================================================
* Date:           Thu Jul 18 12:04:23 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+---------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline |
    |   min   |   max   |    min    |    max    |  min |   max   |   Type   |
    +---------+---------+-----------+-----------+------+---------+----------+
    |     4430|  8316006|  44.300 us|  83.160 ms|  4419|  8316007|  dataflow|
    +---------+---------+-----------+-----------+------+---------+----------+

    + Detail: 
        * Instance: 
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |                                    |                                 |  Latency (cycles) |   Latency (absolute)  |    Interval    | Pipeline|
        |              Instance              |              Module             |   min   |   max   |    min    |    max    |  min |   max   |   Type  |
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+---------+---------+
        |entry_proc_U0                       |entry_proc                       |        0|        0|       0 ns|       0 ns|     0|        0|       no|
        |AXIvideo2MultiPixStream_1_U0        |AXIvideo2MultiPixStream_1        |        2|  8316006|  20.000 ns|  83.160 ms|     2|  8316006|       no|
        |AXIvideo2MultiPixStream_5_U0        |AXIvideo2MultiPixStream_5        |        2|  8316006|  20.000 ns|  83.160 ms|     2|  8316006|       no|
        |AXIvideo2MultiPixStream_U0          |AXIvideo2MultiPixStream          |        2|  8316006|  20.000 ns|  83.160 ms|     2|  8316006|       no|
        |v_mix_420_to_422_false_2_U0         |v_mix_420_to_422_false_2         |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_420_to_422_false_6_U0         |v_mix_420_to_422_false_6         |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_420_to_422_false_U0           |v_mix_420_to_422_false_s         |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_422_to_444_false_3_U0         |v_mix_422_to_444_false_3         |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_422_to_444_false_7_U0         |v_mix_422_to_444_false_7         |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_422_to_444_false_U0           |v_mix_422_to_444_false_s         |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_yuv2rgb_false_4_U0            |v_mix_yuv2rgb_false_4            |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_yuv2rgb_false_8_U0            |v_mix_yuv2rgb_false_8            |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_yuv2rgb_false_U0              |v_mix_yuv2rgb_false_s            |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_upsample_false_9_U0           |v_mix_upsample_false_9           |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_upsample_false_U0             |v_mix_upsample_false_s           |        1|  8303041|  10.000 ns|  83.030 ms|     1|  8303041|       no|
        |v_mix_core_alpha_false_false_U0     |v_mix_core_alpha_false_false_s   |     4418|  8305202|  44.180 us|  83.052 ms|  4418|  8305202|       no|
        |v_mix_core_alpha_false_false_10_U0  |v_mix_core_alpha_false_false_10  |     4418|  8305202|  44.180 us|  83.052 ms|  4418|  8305202|       no|
        |v_mix_rgb2yuv_false_U0              |v_mix_rgb2yuv_false_s            |     4353|  8303041|  43.530 us|  83.030 ms|  4353|  8303041|       no|
        |v_mix_444_to_422_false_U0           |v_mix_444_to_422_false_s         |     4353|  8303041|  43.530 us|  83.030 ms|  4353|  8303041|       no|
        |v_mix_422_to_420_false_U0           |v_mix_422_to_420_false_s         |     4353|  8303041|  43.530 us|  83.030 ms|  4353|  8303041|       no|
        |MultiPixStream2AXIvideo_U0          |MultiPixStream2AXIvideo          |        2|  8305202|  20.000 ns|  83.052 ms|     2|  8305202|       no|
        +------------------------------------+---------------------------------+---------+---------+-----------+-----------+------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     11|    -|
|FIFO             |        -|    -|    5742|   3937|    -|
|Instance         |        -|    -|    1674|   5321|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    7420|   9305|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       6|     17|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |AXIvideo2MultiPixStream_U0          |AXIvideo2MultiPixStream          |        0|   0|  160|  422|    0|
    |AXIvideo2MultiPixStream_1_U0        |AXIvideo2MultiPixStream_1        |        0|   0|  160|  404|    0|
    |AXIvideo2MultiPixStream_5_U0        |AXIvideo2MultiPixStream_5        |        0|   0|  160|  422|    0|
    |MultiPixStream2AXIvideo_U0          |MultiPixStream2AXIvideo          |        0|   0|  105|  220|    0|
    |entry_proc_U0                       |entry_proc                       |        0|   0|    3|   82|    0|
    |v_mix_420_to_422_false_2_U0         |v_mix_420_to_422_false_2         |        0|   0|   34|  187|    0|
    |v_mix_420_to_422_false_6_U0         |v_mix_420_to_422_false_6         |        0|   0|   58|  223|    0|
    |v_mix_420_to_422_false_U0           |v_mix_420_to_422_false_s         |        0|   0|   58|  223|    0|
    |v_mix_422_to_420_false_U0           |v_mix_422_to_420_false_s         |        0|   0|   33|  169|    0|
    |v_mix_422_to_444_false_3_U0         |v_mix_422_to_444_false_3         |        0|   0|   34|  187|    0|
    |v_mix_422_to_444_false_7_U0         |v_mix_422_to_444_false_7         |        0|   0|   58|  223|    0|
    |v_mix_422_to_444_false_U0           |v_mix_422_to_444_false_s         |        0|   0|   58|  223|    0|
    |v_mix_444_to_422_false_U0           |v_mix_444_to_422_false_s         |        0|   0|   33|  169|    0|
    |v_mix_core_alpha_false_false_10_U0  |v_mix_core_alpha_false_false_10  |        0|   0|  187|  438|    0|
    |v_mix_core_alpha_false_false_U0     |v_mix_core_alpha_false_false_s   |        0|   0|  237|  535|    0|
    |v_mix_rgb2yuv_false_U0              |v_mix_rgb2yuv_false_s            |        0|   0|   33|  169|    0|
    |v_mix_upsample_false_9_U0           |v_mix_upsample_false_9           |        0|   0|   57|  205|    0|
    |v_mix_upsample_false_U0             |v_mix_upsample_false_s           |        0|   0|   57|  205|    0|
    |v_mix_yuv2rgb_false_4_U0            |v_mix_yuv2rgb_false_4            |        0|   0|   33|  169|    0|
    |v_mix_yuv2rgb_false_8_U0            |v_mix_yuv2rgb_false_8            |        0|   0|   58|  223|    0|
    |v_mix_yuv2rgb_false_U0              |v_mix_yuv2rgb_false_s            |        0|   0|   58|  223|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   0| 1674| 5321|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------------------+---------+----+----+-----+------+-----+---------+
    |                Name                | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------------------+---------+----+----+-----+------+-----+---------+
    |HwReg_layerEnableFlag_0_val_c13_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_0_val_c14_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_0_val_c_U     |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_1_val_c15_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_1_val_c16_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_1_val_c17_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_1_val_c_U     |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_2_val_c18_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_2_val_c19_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_2_val_c20_U   |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnableFlag_2_val_c_U     |        0|  99|   0|    -|     2|    1|        2|
    |HwReg_layerEnable_val16_c12_U       |        0|  99|   0|    -|     7|    3|       21|
    |HwReg_layerEnable_val16_c_U         |        0|  99|   0|    -|     2|    3|        6|
    |HwReg_layerHeight_1_val_c29_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_1_val_c30_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_1_val_c31_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_1_val_c32_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_1_val_c_U         |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_2_val_c33_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_2_val_c34_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_2_val_c35_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_2_val_c36_U       |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerHeight_2_val_c_U         |        0|  99|   0|    -|     3|   16|       48|
    |HwReg_layerScaleFactor_1_val25_c_U  |        0|  99|   0|    -|     7|    8|       56|
    |HwReg_layerScaleFactor_2_val26_c_U  |        0|  99|   0|    -|     8|    8|       64|
    |HwReg_layerStartX_1_val17_c_U       |        0|  99|   0|    -|     7|   16|      112|
    |HwReg_layerStartX_2_val18_c_U       |        0|  99|   0|    -|     8|   16|      128|
    |HwReg_layerStartY_1_val19_c_U       |        0|  99|   0|    -|     7|   16|      112|
    |HwReg_layerStartY_2_val20_c_U       |        0|  99|   0|    -|     8|   16|      128|
    |HwReg_layerWidth_1_val_c21_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_1_val_c22_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_1_val_c23_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_1_val_c24_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_1_val_c_U          |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_2_val_c25_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_2_val_c26_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_2_val_c27_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_2_val_c28_U        |        0|  99|   0|    -|     2|   16|       32|
    |HwReg_layerWidth_2_val_c_U          |        0|  99|   0|    -|     3|   16|       48|
    |out420_U                            |        0|  99|   0|    -|     2|   24|       48|
    |out422_U                            |        0|  99|   0|    -|     2|   24|       48|
    |outLayer0_U                         |        0|  99|   0|    -|     2|   24|       48|
    |outLayer1_U                         |        0|  99|   0|    -|     2|   24|       48|
    |outLayer2_U                         |        0|  99|   0|    -|     2|   24|       48|
    |outYuv_U                            |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer0Yuv422_U                   |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer0Yuv_U                      |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer0_U                         |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1Rgb_U                      |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1Yuv422_U                   |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1Yuv_U                      |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1_U                         |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer1x_U                        |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer2Rgb_U                      |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer2Yuv422_U                   |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer2Yuv_U                      |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer2_U                         |        0|  99|   0|    -|     2|   24|       48|
    |srcLayer2x_U                        |        0|  99|   0|    -|     2|   24|       48|
    +------------------------------------+---------+----+----+-----+------+-----+---------+
    |Total                               |        0|5742|   0|    0|   156|  873|     2233|
    +------------------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |AXIvideo2MultiPixStream_1_U0_ap_start          |       and|   0|  0|   1|           1|           1|
    |AXIvideo2MultiPixStream_5_U0_ap_start          |       and|   0|  0|   1|           1|           1|
    |AXIvideo2MultiPixStream_U0_ap_start            |       and|   0|  0|   1|           1|           1|
    |ap_idle                                        |       and|   0|  0|   1|           1|           1|
    |ap_sync_ready                                  |       and|   0|  0|   1|           1|           1|
    |entry_proc_U0_ap_start                         |       and|   0|  0|   1|           1|           1|
    |entry_proc_U0_start_full_n                     |       and|   0|  0|   1|           1|           1|
    |ap_sync_AXIvideo2MultiPixStream_1_U0_ap_ready  |        or|   0|  0|   1|           1|           1|
    |ap_sync_AXIvideo2MultiPixStream_5_U0_ap_ready  |        or|   0|  0|   1|           1|           1|
    |ap_sync_AXIvideo2MultiPixStream_U0_ap_ready    |        or|   0|  0|   1|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready                 |        or|   0|  0|   1|           1|           1|
    +-----------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                          |          |   0|  0|  11|          11|          11|
    +-----------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                       | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready    |   9|          2|    1|          2|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |   9|          2|    1|          2|
    +---------------------------------------------------+----+-----------+-----+-----------+
    |Total                                              |  36|          8|    4|          8|
    +---------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+---+----+-----+-----------+
    |                        Name                       | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_AXIvideo2MultiPixStream_1_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_AXIvideo2MultiPixStream_5_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_AXIvideo2MultiPixStream_U0_ap_ready    |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready                 |  1|   0|    1|          0|
    +---------------------------------------------------+---+----+-----+-----------+
    |Total                                              |  4|   0|    4|          0|
    +---------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+
|HwReg_width_val                        |   in|   12|     ap_none|                 HwReg_width_val|        scalar|
|HwReg_width_val_ap_vld                 |   in|    1|     ap_none|                 HwReg_width_val|        scalar|
|HwReg_height_val                       |   in|   12|     ap_none|                HwReg_height_val|        scalar|
|HwReg_height_val_ap_vld                |   in|    1|     ap_none|                HwReg_height_val|        scalar|
|HwReg_background_Y_R_val12             |   in|    8|     ap_none|      HwReg_background_Y_R_val12|        scalar|
|HwReg_background_Y_R_val12_ap_vld      |   in|    1|     ap_none|      HwReg_background_Y_R_val12|        scalar|
|HwReg_background_U_G_val13             |   in|    8|     ap_none|      HwReg_background_U_G_val13|        scalar|
|HwReg_background_U_G_val13_ap_vld      |   in|    1|     ap_none|      HwReg_background_U_G_val13|        scalar|
|HwReg_background_V_B_val14             |   in|    8|     ap_none|      HwReg_background_V_B_val14|        scalar|
|HwReg_background_V_B_val14_ap_vld      |   in|    1|     ap_none|      HwReg_background_V_B_val14|        scalar|
|HwReg_layerEnable_val16                |   in|    3|     ap_none|         HwReg_layerEnable_val16|        scalar|
|HwReg_layerEnable_val16_ap_vld         |   in|    1|     ap_none|         HwReg_layerEnable_val16|        scalar|
|HwReg_layerEnableFlag_0_val            |   in|    1|     ap_none|     HwReg_layerEnableFlag_0_val|        scalar|
|HwReg_layerEnableFlag_0_val_ap_vld     |   in|    1|     ap_none|     HwReg_layerEnableFlag_0_val|        scalar|
|HwReg_layerEnableFlag_1_val            |   in|    1|     ap_none|     HwReg_layerEnableFlag_1_val|        scalar|
|HwReg_layerEnableFlag_1_val_ap_vld     |   in|    1|     ap_none|     HwReg_layerEnableFlag_1_val|        scalar|
|HwReg_layerEnableFlag_2_val            |   in|    1|     ap_none|     HwReg_layerEnableFlag_2_val|        scalar|
|HwReg_layerEnableFlag_2_val_ap_vld     |   in|    1|     ap_none|     HwReg_layerEnableFlag_2_val|        scalar|
|HwReg_layerStartX_1_val17              |   in|   16|     ap_none|       HwReg_layerStartX_1_val17|        scalar|
|HwReg_layerStartX_1_val17_ap_vld       |   in|    1|     ap_none|       HwReg_layerStartX_1_val17|        scalar|
|HwReg_layerStartX_2_val18              |   in|   16|     ap_none|       HwReg_layerStartX_2_val18|        scalar|
|HwReg_layerStartX_2_val18_ap_vld       |   in|    1|     ap_none|       HwReg_layerStartX_2_val18|        scalar|
|HwReg_layerStartY_1_val19              |   in|   16|     ap_none|       HwReg_layerStartY_1_val19|        scalar|
|HwReg_layerStartY_1_val19_ap_vld       |   in|    1|     ap_none|       HwReg_layerStartY_1_val19|        scalar|
|HwReg_layerStartY_2_val20              |   in|   16|     ap_none|       HwReg_layerStartY_2_val20|        scalar|
|HwReg_layerStartY_2_val20_ap_vld       |   in|    1|     ap_none|       HwReg_layerStartY_2_val20|        scalar|
|HwReg_layerWidth_1_val                 |   in|   16|     ap_none|          HwReg_layerWidth_1_val|        scalar|
|HwReg_layerWidth_1_val_ap_vld          |   in|    1|     ap_none|          HwReg_layerWidth_1_val|        scalar|
|HwReg_layerWidth_2_val                 |   in|   16|     ap_none|          HwReg_layerWidth_2_val|        scalar|
|HwReg_layerWidth_2_val_ap_vld          |   in|    1|     ap_none|          HwReg_layerWidth_2_val|        scalar|
|HwReg_layerHeight_1_val                |   in|   16|     ap_none|         HwReg_layerHeight_1_val|        scalar|
|HwReg_layerHeight_1_val_ap_vld         |   in|    1|     ap_none|         HwReg_layerHeight_1_val|        scalar|
|HwReg_layerHeight_2_val                |   in|   16|     ap_none|         HwReg_layerHeight_2_val|        scalar|
|HwReg_layerHeight_2_val_ap_vld         |   in|    1|     ap_none|         HwReg_layerHeight_2_val|        scalar|
|HwReg_layerScaleFactor_1_val25         |   in|    8|     ap_none|  HwReg_layerScaleFactor_1_val25|        scalar|
|HwReg_layerScaleFactor_1_val25_ap_vld  |   in|    1|     ap_none|  HwReg_layerScaleFactor_1_val25|        scalar|
|HwReg_layerScaleFactor_2_val26         |   in|    8|     ap_none|  HwReg_layerScaleFactor_2_val26|        scalar|
|HwReg_layerScaleFactor_2_val26_ap_vld  |   in|    1|     ap_none|  HwReg_layerScaleFactor_2_val26|        scalar|
|s_axis_video_TDATA                     |   in|   24|        axis|           s_axis_video_V_data_V|       pointer|
|s_axis_video_TKEEP                     |   in|    3|        axis|           s_axis_video_V_keep_V|       pointer|
|s_axis_video_TSTRB                     |   in|    3|        axis|           s_axis_video_V_strb_V|       pointer|
|s_axis_video_TUSER                     |   in|    1|        axis|           s_axis_video_V_user_V|       pointer|
|s_axis_video_TLAST                     |   in|    1|        axis|           s_axis_video_V_last_V|       pointer|
|s_axis_video_TID                       |   in|    1|        axis|             s_axis_video_V_id_V|       pointer|
|s_axis_video_TDEST                     |   in|    1|        axis|           s_axis_video_V_dest_V|       pointer|
|s_axis_video_TVALID                    |   in|    1|        axis|           s_axis_video_V_dest_V|       pointer|
|s_axis_video_TREADY                    |  out|    1|        axis|           s_axis_video_V_dest_V|       pointer|
|s_axis_video1_TDATA                    |   in|   24|        axis|          s_axis_video1_V_data_V|       pointer|
|s_axis_video1_TKEEP                    |   in|    3|        axis|          s_axis_video1_V_keep_V|       pointer|
|s_axis_video1_TSTRB                    |   in|    3|        axis|          s_axis_video1_V_strb_V|       pointer|
|s_axis_video1_TUSER                    |   in|    1|        axis|          s_axis_video1_V_user_V|       pointer|
|s_axis_video1_TLAST                    |   in|    1|        axis|          s_axis_video1_V_last_V|       pointer|
|s_axis_video1_TID                      |   in|    1|        axis|            s_axis_video1_V_id_V|       pointer|
|s_axis_video1_TDEST                    |   in|    1|        axis|          s_axis_video1_V_dest_V|       pointer|
|s_axis_video1_TVALID                   |   in|    1|        axis|          s_axis_video1_V_dest_V|       pointer|
|s_axis_video1_TREADY                   |  out|    1|        axis|          s_axis_video1_V_dest_V|       pointer|
|s_axis_video2_TDATA                    |   in|   24|        axis|          s_axis_video2_V_data_V|       pointer|
|s_axis_video2_TKEEP                    |   in|    3|        axis|          s_axis_video2_V_keep_V|       pointer|
|s_axis_video2_TSTRB                    |   in|    3|        axis|          s_axis_video2_V_strb_V|       pointer|
|s_axis_video2_TUSER                    |   in|    1|        axis|          s_axis_video2_V_user_V|       pointer|
|s_axis_video2_TLAST                    |   in|    1|        axis|          s_axis_video2_V_last_V|       pointer|
|s_axis_video2_TID                      |   in|    1|        axis|            s_axis_video2_V_id_V|       pointer|
|s_axis_video2_TDEST                    |   in|    1|        axis|          s_axis_video2_V_dest_V|       pointer|
|s_axis_video2_TVALID                   |   in|    1|        axis|          s_axis_video2_V_dest_V|       pointer|
|s_axis_video2_TREADY                   |  out|    1|        axis|          s_axis_video2_V_dest_V|       pointer|
|m_axis_video_TDATA                     |  out|   24|        axis|           m_axis_video_V_data_V|       pointer|
|m_axis_video_TKEEP                     |  out|    3|        axis|           m_axis_video_V_keep_V|       pointer|
|m_axis_video_TSTRB                     |  out|    3|        axis|           m_axis_video_V_strb_V|       pointer|
|m_axis_video_TUSER                     |  out|    1|        axis|           m_axis_video_V_user_V|       pointer|
|m_axis_video_TLAST                     |  out|    1|        axis|           m_axis_video_V_last_V|       pointer|
|m_axis_video_TID                       |  out|    1|        axis|             m_axis_video_V_id_V|       pointer|
|m_axis_video_TDEST                     |  out|    1|        axis|           m_axis_video_V_dest_V|       pointer|
|m_axis_video_TVALID                    |  out|    1|        axis|           m_axis_video_V_dest_V|       pointer|
|m_axis_video_TREADY                    |   in|    1|        axis|           m_axis_video_V_dest_V|       pointer|
|ap_clk                                 |   in|    1|  ap_ctrl_hs|         VMixHlsDataFlowFunction|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|         VMixHlsDataFlowFunction|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|         VMixHlsDataFlowFunction|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|         VMixHlsDataFlowFunction|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|         VMixHlsDataFlowFunction|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|         VMixHlsDataFlowFunction|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|         VMixHlsDataFlowFunction|  return value|
+---------------------------------------+-----+-----+------------+--------------------------------+--------------+

