{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726857729505 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726857729515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 20 23:42:09 2024 " "Processing started: Fri Sep 20 23:42:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726857729515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726857729515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MainDecoder -c MainDecoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off MainDecoder -c MainDecoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726857729515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726857729955 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726857729955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726857740291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "op MainDecoder.v(3) " "Verilog HDL Module Declaration error at MainDecoder.v(3): top module port \"op\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 3 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ResultSrc MainDecoder.v(4) " "Verilog HDL Module Declaration error at MainDecoder.v(4): top module port \"ResultSrc\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 4 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "MemWrite MainDecoder.v(5) " "Verilog HDL Module Declaration error at MainDecoder.v(5): top module port \"MemWrite\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 5 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Branch MainDecoder.v(6) " "Verilog HDL Module Declaration error at MainDecoder.v(6): top module port \"Branch\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ALUSrc MainDecoder.v(6) " "Verilog HDL Module Declaration error at MainDecoder.v(6): top module port \"ALUSrc\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 6 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "RegWrite MainDecoder.v(7) " "Verilog HDL Module Declaration error at MainDecoder.v(7): top module port \"RegWrite\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "Jump MainDecoder.v(7) " "Verilog HDL Module Declaration error at MainDecoder.v(7): top module port \"Jump\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 7 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ImmSrc MainDecoder.v(8) " "Verilog HDL Module Declaration error at MainDecoder.v(8): top module port \"ImmSrc\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 8 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "ALUOp MainDecoder.v(9) " "Verilog HDL Module Declaration error at MainDecoder.v(9): top module port \"ALUOp\" is not found in the port list" {  } { { "MainDecoder.v" "" { Text "C:/Users/PC/Desktop/fyd/Single Cycle Processor/MainDecoder/MainDecoder.v" 9 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1726857740291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726857740341 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 20 23:42:20 2024 " "Processing ended: Fri Sep 20 23:42:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726857740341 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726857740341 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726857740341 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726857740341 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726857741011 ""}
