<!DOCTYPE HTML >
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>svt_axi_system_monitor_def_cov_callback Class Reference</title>
<link href="svdoc.css" rel="stylesheet" type="text/css">
<link href="svdoctabs.css" rel="stylesheet" type="text/css">
<link href="dashboard.css" rel="stylesheet" type="text/css">
<script src="advancedsearch.js"></script>
<script src="GeneralUtility.js"></script>
<script src="PCFiltering.js"></script>
</head><body>
<!-- Generated by svdoc O-2018.09 -->
<div class="tabs"><ul>
  <li><a href="index.html" TITLE = "About this product"><span>Main&nbsp;Page</span></a></li>
  <li id="current"><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Classes</span></a></li>
  <li><a href="macros.html" TITLE = "Alphabetical listing of macros"><span>Macros</span></a></li>
  <li><a href="level1_covergroups.html" TITLE = "Coverage"><span>Coverage</span></a></li>
  <li><a href="protocolChecks.html" TITLE = "List of Protocol Checks defined in VIP"><span>Protocol&nbsp;Checks</span></a></li>
  <li><a href="sequencepages.html" TITLE = "List of Sequences"><span>Sequences</span></a></li>
  <li><a href="interfaces.html" TITLE = "List of Interfaces"><span>Interfaces</span></a></li>
  <li><a href="globals.html" TITLE = "Global members"><span>Globals</span></a></li>
  <li><a href="indexall.html" TITLE = "Complete Index of all Source Code Elements"><span>Index</span></a></li>
  <li><a href="help.html" TITLE = "Help"><span>?</span></a></li>
  <li><form action="javascript:SearchFunction(form.searchtext.value, '', form.searchmode.value)"><table border="0"><tr>
    <td><input NAME="searchbtn" TYPE=button VALUE=" Search " onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><input NAME="searchtext" TYPE=text VALUE="" onChange="SearchFunction(form.searchtext.value, '', form.searchmode.value)"></td>
    <td><select NAME="searchmode" TYPE=text >
          <option value=simple>simple</option>
          <option value=regexpr>reg expr</option>
    </select></td>
  </tr></table></form></li>
</ul></div>
<div class="tabs"><ul>
  <li><a href="classhierarchy.html" TITLE = "List of all classes showing the parent/child relationship"><span>Hierarchy</span></a></li>
  <li><a href="classlist.html" TITLE = "List of all classes"><span>Class&nbsp;List</span></a></li>
  <li><a href="classalphalist.html" TITLE = "Alphabetical listing of classes"><span>Alphabetical&nbsp;List</span></a></li>
  <li><a href="suite_classhierarchy.html" TITLE = "Suite specific list of all classes showing the parent/child relationship"><span>Transactor&nbsp;Class&nbsp;Hierarchy</span></a></li>
</ul></div>
<h1>svt_axi_system_monitor_def_cov_callback Class Reference</h1>
<p>Inheritance diagram for class svt_axi_system_monitor_def_cov_callback:</p>
 <input id="toggle_svt_axi_system_monitor_def_cov_callback" value="+" onclick=toggleDiv("hdiv_svt_axi_system_monitor_def_cov_callback","toggle_svt_axi_system_monitor_def_cov_callback") title="svt_axi_system_monitor_def_cov_callback class inheritence diagram" type="button"/><div id="hdiv_svt_axi_system_monitor_def_cov_callback" style="display:none;"><p><center><img src="svt_axi_system_monitor_def_cov_callback.png" USEMAP="#svt_axi_system_monitor_def_cov_callback" border="0" alt=""> </center>
</div><map id="svt_axi_system_monitor_def_cov_callback" name="svt_axi_system_monitor_def_cov_callback">
<area shape="rect" id="node1" href="class_uvm_void.html" title="uvm_void" alt="" coords="119,5,196,35"/>
<area shape="rect" id="node2" href="class_uvm_object.html" title="uvm_object" alt="" coords="113,83,201,112"/>
<area shape="rect" id="node4" href="class_uvm_callback.html" title="uvm_callback" alt="" coords="107,160,208,189"/>
<area shape="rect" id="node6" href="class_svt_callback.html" title="svt_callback" alt="" coords="111,237,204,267"/>
<area shape="rect" id="node8" href="class_svt_axi_system_monitor_callback.html" title="svt_axi_system_monitor_callback" alt="" coords="48,315,267,344"/>
<area shape="rect" id="node10" href="class_svt_axi_system_monitor_def_cov_data_callback.html" title="svt_axi_system_monitor_def_cov_data_callback" alt="" coords="5,392,309,421"/>
<area shape="rect" id="node12" href="class_svt_axi_system_monitor_def_cov_callback.html" title="svt_axi_system_monitor_def_cov_callback" alt="" coords="16,470,299,501"/>
</map>
<p><a href="class_svt_axi_system_monitor_def_cov_callback-members.html">List of all members.</a>
<hr>
<a name="_details"></a><h2>Detailed Description</h2>
<p>
The coverage data callback class defines default data and event information
 that are used to implement the coverage groups. The coverage data callback
 class is extended from callback class <a class="ClassLink" href="class_svt_axi_system_monitor_callback.html">svt_axi_system_monitor_callback</a>
. This
 class itself does not contain any cover groups. The constructor of this
 class gets <a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a>
 handle as an argument, which is used
 for shaping the coverage.
</p>
<hr>

<table border="0" cellpadding="0" cellspacing="0">

<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_cov_sample_system_ace_concurrent_overlapping_coherent_xacts">cov_sample_system_ace_concurrent_overlapping_coherent_xacts</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_cov_sample_system_ace_snoop_and_memory_returns_data">cov_sample_system_ace_snoop_and_memory_returns_data</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_cov_sample_system_axi_master_to_slave_access">cov_sample_system_axi_master_to_slave_access</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_cov_sample_system_interleaved_ace_concurrent_outstanding_same_id">cov_sample_system_interleaved_ace_concurrent_outstanding_same_id</a>&nbsp;(
  )</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">function&nbsp;void&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_new">new</a>&nbsp;(
<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> cfg , string name  = "svt_axi_system_monitor_def_cov_callback"  )</td>
</tr>

<tr><td colspan="2"><br><h2>Public Attributes</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_count_ace">count_ace</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_count_ace_lite">count_ace_lite</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_count_interleave_port_ace">count_interleave_port_ace</a> = 0;&nbsp;</td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">int&nbsp;</td>
  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_ix">ix</a>&nbsp;</td>
</tr>
<tr><td colspan="2"><br><h2>Covergroups</h2></td></tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_barrier_response_with_outstanding_xacts">system_ace_barrier_response_with_outstanding_xacts &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_coherent_and_snoop_association_recommended">system_ace_coherent_and_snoop_association_recommended &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_coherent_and_snoop_association_recommended_and_optional">system_ace_coherent_and_snoop_association_recommended_and_optional &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_concurrent_overlapping_coherent_xacts">system_ace_concurrent_overlapping_coherent_xacts &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_concurrent_readunique_cleanunique">system_ace_concurrent_readunique_cleanunique &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_cross_cache_line_dirty_data_write">system_ace_cross_cache_line_dirty_data_write &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_dirty_data_write">system_ace_dirty_data_write &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_no_cached_copy_overlapping_coherent_xact">system_ace_no_cached_copy_overlapping_coherent_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_snoop_and_memory_returns_data">system_ace_snoop_and_memory_returns_data &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_store_overlapping_coherent_xact">system_ace_store_overlapping_coherent_xact &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_write_during_speculative_fetch">system_ace_write_during_speculative_fetch &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_ace_xacts_with_high_priority_from_other_master_during_barrier">system_ace_xacts_with_high_priority_from_other_master_during_barrier &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_axi_master_to_slave_access">system_axi_master_to_slave_access &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_axi_master_to_slave_access_range">system_axi_master_to_slave_access_range &nbsp;(&nbsp;)</a></td>
</tr>
<tr>
  <td class="MemberListLeft" nowrap align="right" valign="top">covergroup&nbsp;</td>  <td class="MemberListRight" valign="bottom"><a class="ClassLink" href="#item_system_interleaved_ace_concurrent_outstanding_same_id">system_interleaved_ace_concurrent_outstanding_same_id &nbsp;(&nbsp;)</a></td>
</tr>
</table>
<p>
<hr>
<h2 class="pre20">Member Function Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_cov_sample_system_ace_concurrent_overlapping_coherent_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>cov_sample_system_ace_concurrent_overlapping_coherent_xacts</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html">svt_axi_system_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html#item_cov_sample_system_ace_concurrent_overlapping_coherent_xacts">cov_sample_system_ace_concurrent_overlapping_coherent_xacts</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_system_ace_snoop_and_memory_returns_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>cov_sample_system_ace_snoop_and_memory_returns_data</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html">svt_axi_system_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html#item_cov_sample_system_ace_snoop_and_memory_returns_data">cov_sample_system_ace_snoop_and_memory_returns_data</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_system_axi_master_to_slave_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>cov_sample_system_axi_master_to_slave_access</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Coverage sample event function.
</div></td></tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html">svt_axi_system_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html#item_cov_sample_system_axi_master_to_slave_access">cov_sample_system_axi_master_to_slave_access</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_cov_sample_system_interleaved_ace_concurrent_outstanding_same_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>cov_sample_system_interleaved_ace_concurrent_outstanding_same_id</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td>
<hr><table cellpadding="2" cellspacing="0">
<tr><td>&nbsp;Superseded functions</td><td>&nbsp;</td></tr>
<tr><td>&nbsp;</td><td><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html">svt_axi_system_monitor_def_cov_data_callback</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_data_callback.html#item_cov_sample_system_interleaved_ace_concurrent_outstanding_same_id">cov_sample_system_interleaved_ace_concurrent_outstanding_same_id</a>&nbsp;</td></tr>
</td></tr></table><p>
</table>
<a class="anchor" name="item_new"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp; function void<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>new</b></td>
      <td class="clmd" valign="top"><br>&nbsp;(&nbsp;
<a class="ClassLink" href="class_svt_axi_system_configuration.html">svt_axi_system_configuration</a> cfg , string name  = "svt_axi_system_monitor_def_cov_callback"      &nbsp;)&nbsp;</td>
    </tr>
    </table>
    <p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
CONSTUCTOR: Create a new svt_axi_system_monitor_def_cov_callback instance 

<p>
 <p><b><a class="ClassLink" href="class_svt_axi_system_monitor_def_cov_callback.html#item_new">cfg</a></b> -  A refernce to the AXI System Configuration instance.
</div></td></tr>
</table>
</div>
<hr>
<h2 class="pre20">Member Attribute Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_count_ace"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>count_ace</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_count_ace_lite"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>count_ace_lite</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_count_interleave_port_ace"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>count_interleave_port_ace</b> = 0</td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
<a class="anchor" name="item_ix"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;int&nbsp;&nbsp;attribute<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>ix</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
</table>
</div>
<hr>
<h2 class="pre20">Member CoverGroup Documentation</h2>
<div style="margin-left: 0px; margin->right: 0px">
<a class="anchor" name="item_system_ace_barrier_response_with_outstanding_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_barrier_response_with_outstanding_xacts</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_barrier_response_with_outstanding_xacts

<p>
 Coverpoints:

<ul><li>
 ace_completed_barrier_type: This is covered when there are outstanding
 transactions in the queue of a master when the response to a barrier is
 received. There are multiple ways in which an interconnect can handle
 barriers. Some interconnects may send response to a barrier only after
 all outstanding transactions are complete. Others may forward
 the barrier downstream and wait for the response of the downstream
 barrier before responding to the original barrier. In such a case there
 could be outstanding transactions in the queue of the master when a
 barrier response is received. This coverpoint covers the latter behaviour.

<p>
 One or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.3 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_barrier_response_with_outstanding_xacts @ (  cov_barrier_response_with_outstanding_xacts_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_completed_barrier_type : <br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint completed_barrier_xact.barrier_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_xacts_during_memory_barrier = {svt_axi_transaction::MEMORY_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins outstanding_xacts_during_sync_barrier = {svt_axi_transaction::SYNC_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ignore_bins ignore_barrier_type = {svt_axi_transaction::NORMAL_ACCESS_RESPECT_BARRIER,svt_axi_transaction::NORMAL_ACCESS_IGNORE_BARRIER};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_coherent_and_snoop_association_recommended"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_coherent_and_snoop_association_recommended</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_coherent_and_snoop_association_recommended 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_coherent_and_snoop_association_recommended @ (  cov_sys_coh_and_snp_association_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_coh_and_snp_association: coverpoint coh_and_snp_association { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readonce_snoop = {16'h01_00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readclean_snoop = {16'h03_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readnotshareddirty_snoop = {16'h04_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readshared_snoop = {16'h02_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_coherent_to_readunique_snoop = {16'h05_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_coherent_to_cleaninvalid_snoop = {16'h06_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_makeinvalid_snoop = {16'h07_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleanshared_snoop = {16'h08_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_cleaninvalid_snoop = {16'h09_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_makeinvalid_snoop = {16'h0a_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_cleaninvalid_snoop = {16'h0f_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_makeinvalid_snoop = {16'h10_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_coherent_and_snoop_association_recommended_and_optional"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_coherent_and_snoop_association_recommended_and_optional</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_coherent_and_snoop_association_recommended_and_optional 

<p>
 Coverpoints: 

<p>

<ul><li>
 ace_coh_and_snp_association: This is covered when the interconnect issues recommended 
 and optional snoop transaction to the snooped masters, in response to the coherent 
 transaction received from the initiating master. 

</li></ul>
 
 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Table C6-1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_coherent_and_snoop_association_recommended_and_optional @ (  cov_sys_coh_and_snp_association_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_coh_and_snp_association: coverpoint coh_and_snp_association { <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readonce_snoop = {16'h01_00}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readclean_snoop = {16'h01_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readnotshareddirty_snoop = {16'h01_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readshared_snoop = {16'h01_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_readunique_snoop = {16'h01_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_cleaninvalid_snoop = {16'h01_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_coherent_to_cleanshared_snoop = {16'h01_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readclean_snoop = {16'h03_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readnotshareddirty_snoop = {16'h03_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readshared_snoop = {16'h03_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_readunique_snoop = {16'h03_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_coherent_to_cleaninvalid_snoop = {16'h03_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readclean_snoop = {16'h04_02}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readnotshareddirty_snoop = {16'h04_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readshared_snoop = {16'h04_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_readunique_snoop = {16'h04_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshareddirty_coherent_to_cleaninvalid_snoop = {16'h04_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readclean_snoop = {16'h02_02};  <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readnotshareddirty_snoop = {16'h02_03}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readshared_snoop = {16'h02_01}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_readunique_snoop = {16'h02_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_coherent_to_cleaninvalid_snoop = {16'h02_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_coherent_to_readunique_snoop = {16'h05_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_coherent_to_cleaninvalid_snoop = {16'h05_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_coherent_to_readunique_snoop = {16'h06_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_coherent_to_cleaninvalid_snoop = {16'h06_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_readunique_snoop = {16'h07_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_cleaninvalid_snoop = {16'h07_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeunique_coherent_to_makeinvalid_snoop = {16'h07_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_readunique_snoop = {16'h08_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleaninvalid_snoop = {16'h08_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_coherent_to_cleanshared_snoop = {16'h08_08}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_readunique_snoop = {16'h09_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_coherent_to_cleaninvalid_snoop = {16'h09_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_readunique_snoop = {16'h0a_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_cleaninvalid_snoop = {16'h0a_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins makeinvalid_coherent_to_makeinvalid_snoop = {16'h0a_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_readunique_snoop = {16'h0f_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_coherent_to_cleaninvalid_snoop = {16'h0f_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_readunique_snoop = {16'h10_07}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_cleaninvalid_snoop = {16'h10_09}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writelineunique_coherent_to_makeinvalid_snoop = {16'h10_0d}; <br>
&nbsp;&nbsp;&nbsp;&nbsp;} <br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1; <br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_concurrent_overlapping_coherent_xacts"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_concurrent_overlapping_coherent_xacts</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_concurrent_overlapping_coherent_xacts
 The covergroup system_ace_concurrent_overlapping_coherent_xacts covers coherent transactions initiated from different ACE masters concurrently on the same address.
 The covergroup needs atlease two ACE masters to be present in the system.
 Coverpoints:

<p>

<ul><li>
 coherent_xact_on_ace_master_port: This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transaction . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li><li>
 coherent_xact_on_other_ace_master_port_in_system : This coverpoint covers <a class="ClassLink" href="class_svt_axi_transaction.html">svt_axi_transaction</a> <b>::</b> <a class="ClassLink" href="class_svt_axi_transaction.html#item_coherent_xact_type">coherent_xact_type</a> transactions . All coherent transactions capable of generating snoop are bins of this coverpoint .

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_concurrent_overlapping_coherent_xacts;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_on_ace_master_port: coverpoint coherent_xact_on_port1{<br>
&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact            = {svt_axi_transaction::READONCE} ;<br>
&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact          = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact           = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact  = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact          = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact         = {svt_axi_transaction::CLEANUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact          = {svt_axi_transaction::MAKEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact         = {svt_axi_transaction::CLEANSHARED};<br>
&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact        = {svt_axi_transaction::CLEANINVALID};<br>
&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact         = {svt_axi_transaction::MAKEINVALID};<br>
&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact         = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact     = {svt_axi_transaction::WRITELINEUNIQUE};<br>
&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;coherent_xact_on_other_ace_master_port_in_system : coverpoint coherent_xact_on_port2{<br>
&nbsp;&nbsp;&nbsp;bins coherent_readonce_xact            = {svt_axi_transaction::READONCE} ;<br>
&nbsp;&nbsp;&nbsp;bins coherent_readshared_xact          = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;bins coherent_readclean_xact           = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;bins coherent_readnotshareddirty_xact  = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;bins coherent_readunique_xact          = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_cleanunique_xact         = {svt_axi_transaction::CLEANUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_makeunique_xact          = {svt_axi_transaction::MAKEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_cleanshared_xact         = {svt_axi_transaction::CLEANSHARED};<br>
&nbsp;&nbsp;&nbsp;bins coherent_cleaninvalid_xact        = {svt_axi_transaction::CLEANINVALID};<br>
&nbsp;&nbsp;&nbsp;bins coherent_makeinvalid_xact         = {svt_axi_transaction::MAKEINVALID};<br>
&nbsp;&nbsp;&nbsp;bins coherent_writeunique_xact         = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;bins coherent_writelineunique_xact     = {svt_axi_transaction::WRITELINEUNIQUE};<br>
&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_overlapping: cross coherent_xact_on_ace_master_port ,coherent_xact_on_other_ace_master_port_in_system  {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.weight = 1;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_concurrent_readunique_cleanunique"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_concurrent_readunique_cleanunique</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_concurrent_readunique_cleanunique

<p>
 Coverpoints:

<p>

<ul><li>
 ace_concurrent_readunique_cleanunique: This is covered when multiple ACE masters
 concurrently(that are simultaneously active) initiate ReadUnique or CleanUnique transactions.

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_concurrent_readunique_cleanunique @ (  cov_sys_concurrent_readunique_cleanunique_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_concurrent_readunique_cleanunique: coverpoint concurrent_readunique_cleanunique {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_readunique = {16'h05_05};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_cleanunique = {16'h05_09,16'h09_05};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_cleannique = {16'h09_09};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_cross_cache_line_dirty_data_write"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_cross_cache_line_dirty_data_write</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_cross_cache_line_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_returns_data : This is covered only when one snoop returns a dirty data.

</li><li>
 wstrb_of_dirty_data : This will indicate whether the wstrb value of
 the dirty data is full cacheline or partial cacheline.

</li><li>
 ace_cross_cache_line_dirty_data_write: This is covered under the following
 conditions:

<ul><li>
 The interconnect may need to snoop multiple cachelines for a
 WRITEUNIQUE or READONCE transaction because it spans multiple cache
 lines.

</li><li>
 Atleast one or more snoop transactions return dirty data.

</li><li>
 The interconnect writes the dirty data of the snoop transactions to slave.
 One or more ACE masters needed for this covergroup

</li></ul>


</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_cross_cache_line_dirty_data_write @ (  cov_sys_ic_cross_cache_line_data_write_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_cross_cache_line_dirty_data_write: <br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint master_xact_of_ic_dirty_data_write.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_cross_cache_line_dirty_data_write = {svt_axi_transaction::READONCE};        <br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_cross_cache_line_dirty_data_write = {svt_axi_transaction::WRITEUNIQUE};        <br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_snoop_returns_data: coverpoint only_one_snoop_returns_data {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins only_one_snoop_returns_data = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;wstrb_of_dirty_data : coverpoint cov_wstrb {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins partial_cacheline_wstrb = {0};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins full_cacheline_wstrb = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_dirty_data_write"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_dirty_data_write</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_dirty_data_write

<p>
 Coverpoints:

<p>

<ul><li>
 master_xact_of_ic_dirty_data_write: This is covered when the interconnect issues a write
 to the slave because dirty data was returned by one of the snoop responses and that
 dirty data could not be returned to the master that initiated the original transaction 

<p>

</li><li>
 ace_snoop_returns_data : This is covered only when one snoop returns a dirty data.
 One or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 13.4 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_dirty_data_write @ (  cov_sys_ic_dirty_data_write_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_dirty_data_write: <br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint master_xact_of_ic_dirty_data_write.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_dirty_data_write = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_dirty_data_write = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshreaddirty_dirty_data_write = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleaninvalid_dirty_data_write = {svt_axi_transaction::CLEANINVALID};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanshared_dirty_data_write = {svt_axi_transaction::CLEANSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins cleanunique_dirty_data_write = {svt_axi_transaction::CLEANUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins writeunique_dirty_data_write = {svt_axi_transaction::WRITEUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_snoop_returns_data: coverpoint only_one_snoop_returns_data {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins only_one_snoop_returns_data = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_no_cached_copy_overlapping_coherent_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_no_cached_copy_overlapping_coherent_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_no_cached_copy_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 no_cached_copy_overlap_coh_xact: This coverpoint has following bins<br>
 overlap_readonce_readonce: This bin gets hit when two or more masters issue readonce coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writeunique_writeunique: This bin gets hit when two or more masters issue writeunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_writelineunique_writelineunique: This bin gets hit when two or more masters issue writelineunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE / ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C1.3.4
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_no_cached_copy_overlapping_coherent_xact @ (  cov_sys_no_cached_copy_overlap_coh_xact_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_no_cached_copy_overlap_coh_xact: coverpoint no_cached_copy_overlap_coh_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_readonce_readonce = {16'h01_01};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_writeunique_writeunique = {16'h15_15};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_writelineunique_writelineunique = {16'h16_16};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_snoop_and_memory_returns_data"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_snoop_and_memory_returns_data</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_snoop_and_memory_returns_data

<p>
 Coverpoints:

<p>

<ul><li>
 ace_snoop_and_memory_read_timing: This cover point covers possible
 relative timings of snoop generation by the interconnect with respect to
 receiving speculative read data by the interconnect and bin snoop_returns_data_and_memory_not_returns_data 
 covers if a transaction is found with snoop data transfer and without associated slave transaction. The 
 various timings covered are:

<ul><li>
 snoop issued before the first read data beat is received through speculative read transaction

</li><li>
 snoop issued after the last beat of read data is received through speculative read transaction

</li><li>
 snoop issued while the read data is being received through speculative read transaction

</li></ul>


</li><li>
 ace_snoop_and_memory_returns_data_xact_type: Covers the various coherent
 transaction types for which speculative read was issued. The transaction
 types covered are READONCE, READCLEAN READNOSHAREDDIRTY, READUNIQUE and
 READSHARED transactions

<p>
 At least two ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_snoop_and_memory_returns_data;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_snoop_and_memory_data_timing:<br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint snoop_and_memory_read_timing {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_data_before_memory_data = {SNOOP_BEFORE_MEMORY_READ};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_data_along_with_memory_data = {SNOOP_ALONG_WITH_MEMORY_READ};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_data_after_memory_data = {SNOOP_AFTER_MEMORY_READ};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins snoop_returns_data_and_memory_not_returns_data = {SNOOP_RETURNS_DATA_AND_MEMORY_NOT_RETURNS_DATA};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_snoop_and_memory_returns_data_xact_type:<br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint fully_correlated_master_xact.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readonce_snoop_and_memory_returns_data = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readclean_snoop_and_memory_returns_data = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readnotshreaddirty_snoop_and_memory_returns_data = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readunique_snoop_and_memory_returns_data  = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins readshared_snoop_and_memory_returns_data  = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;snoop_memory_timing_and_xact_cross : cross ace_snoop_and_memory_data_timing, ace_snoop_and_memory_returns_data_xact_type;<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_store_overlapping_coherent_xact"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_store_overlapping_coherent_xact</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_store_overlapping_coherent_xact

<p>
 Coverpoints:

<p>

<ul><li>
 store_overlap_coh_xact: This cover point has follwoing bins<br>
 overlap_readunique_readunique: This bin gets hit when two or more masters issue readunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_cleanunique_cleanunique: This bin gets hit when two or more masters issue cleanunique coherent transactions to overlapping cacheline simultaneously.<br>
 overlap_makeunique_makeunique: This bin gets hit when two or more masters issue makeunique coherent transactions to overlapping cacheline simultaneously.<br>

<p>
 Two or more ACE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; Section C4.10
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_store_overlapping_coherent_xact @ (  cov_sys_overlap_coh_xact_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_store_overlap_coh_xact: coverpoint store_overlap_coh_xact {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_readunique_readunique = {16'h05_05};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_cleanunique_cleanunique = {16'h06_06};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlap_makeunique_makeunique = {16'h07_07};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_write_during_speculative_fetch"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_write_during_speculative_fetch</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_write_during_speculative_fetch

<p>
 Coverpoints:

<p>

<ul><li>
 ace_write_during_speculative_fetch: This cover point covers the following condition: 
 A master issues a read transaction. This results in interconnect
 generating snoop transactions towards other masters within the domain.
 The interconnect also generates speculative read transaction for this
 location. Speculative transaction returns data while the snoop
 transactions do not return data. The snoop transactions may not return
 data, either because there is no entry in the snooped masters' caches or
 a WRITEBACK/WRITECLEAN of dirty data is in progress. The interconnect now
 detects that a write transaction (the WRITEBACK/WRITECLEAN which is in
 progress) is received for the same address for which it did a speculative
 fetch. In such situation, interconnect performs another read from main
 memory, as originally received data from speculative read is now stale

<p>
 At least two ACE master needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 6.5.1
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_write_during_speculative_fetch @ (  cov_sys_overlapped_write_xacts_during_speculative_fetch_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_write_during_speculative_fetch:<br>
&nbsp;&nbsp;&nbsp;&nbsp;coverpoint fully_correlated_master_xact.coherent_xact_type {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readonce = {svt_axi_transaction::READONCE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readclean = {svt_axi_transaction::READCLEAN};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readnotshareddirty = {svt_axi_transaction::READNOTSHAREDDIRTY};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readunique = {svt_axi_transaction::READUNIQUE};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins overlapping_write_during_readshared = {svt_axi_transaction::READSHARED};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_ace_xacts_with_high_priority_from_other_master_during_barrier"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_ace_xacts_with_high_priority_from_other_master_during_barrier</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_ace_xacts_with_high_priority_from_other_master_during_barrier

<p>
 Coverpoints:

<ul><li>
 ace_xacts_with_high_priority_from_other_master_during_barrier: 
 This cover point covers the following condition: When the interconnect
 receives barrier from a master, then all other transactions launched by
 other masters in that domain may be stalled. This cover point covers
 condition where master issues transactions with non-zero QOS value. Then
 another master issues a barrier transaction within the same domain.

<p>
 Two or more ACE/ACE_LITE masters needed for this covergroup

</li></ul>

 Reference: AMBA AXI and ACE Protocol Specification: ARM IHI 0022E ID022613; C 8.1 
</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_ace_xacts_with_high_priority_from_other_master_during_barrier @ (  cov_sys_barrier_during_active_xacts_on_other_port_sample_event  ) ;<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;ace_xacts_with_high_priority_from_other_master_during_barrier: coverpoint is_xacts_from_other_master_during_barrier_covered {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins xacts_from_other_master_during_barrier = {1};<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_axi_master_to_slave_access"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_axi_master_to_slave_access</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_axi_master_to_slave_access

<p>
 Coverpoints:

<p>

<ul><li>
 provides coverage for master to slave accessibility. It tries to measure
 whether each axi master read from or write into every connected axi slaves
 in the system or not. This is captured as a unique master-slave access pair-id
 i.e. each master and slave pair is given an unique id represented as an 
 individual coverage bin. Following example describes how this pair-id can be
 decoded to which {master, slave} pair it belongs to, is given below.

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br> 
 Total possible unique values of master_slave_pair_id {0..5} <br>
 <b> master_id = INT(master_slave_pair_id / num_slaves) [integer quotient] </b> <br>
 <b> slave_id = (master_slave_pair_id % num_slaves) </b> <br>
 If coverage report shows id as 3 then master_id = INT(3/2) = 1, slave_id = (3%2) = 1 <br>
 So, the master-slave access pair, this particular bin has covered, is {master-1, slave-1} <br>

<p>

</li><li>
 master_to_slave_pair_id: Captures each master to slave access pair id value
 Ignore Bins : depending on the nature of system, user may not be interested in some
 master-slave pair accesses. User can do this in following two ways:

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br>
 Total possible unique values of master_slave_pair_id {0..5} <br>
 Master-Slave pairs to be ignored are {1,3,4} <br>

<p>

</li><li>
 User can do this in following two ways:

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 User can just define following callback hook to include the master-slave pair id values which should be ignored. <br>
 `define IGNORE_BINS_CG_system_axi_master_to_slave_access_CP_master_to_slave_pair_id ignore_bins <bin_name> = {1,[3:4]}; <br>
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction for this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_axi_master_to_slave_access(int num_master , int num_slave );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_master_to_slave_access : coverpoint master_to_slave_pair_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id[] = {[0 : ((num_master*num_slave))-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_axi_master_to_slave_access_range"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_axi_master_to_slave_access_range</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
Covergroup: system_axi_master_to_slave_access_range

<p>
 Coverpoints:

<p>

<ul><li>
 provides coverage for master to slave accessibility. It tries to measure
 whether each axi master read from or write into every connected axi slaves
 in the system or not. This is captured as a unique master-slave access pair-id
 i.e. each master and slave pair is given an unique id represented as an 
 individual coverage bin. Following example describes how this pair-id can be
 decoded to which {master, slave} pair it belongs to, is given below.

<p>
 (num_master*num_slave)/6 should not be equal to zero are needed for this covergroup 

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br> 
 Total possible unique values of master_slave_pair_id {0..5} <br>
 <b> master_id = INT(master_slave_pair_id / num_slaves) [integer quotient] </b> <br>
 <b> slave_id = (master_slave_pair_id % num_slaves) </b> <br>
 If coverage report shows id as 3 then master_id = INT(3/2) = 1, slave_id = (3%2) = 1 <br>
 So, the master-slave access pair, this particular bin has covered, is {master-1, slave-1} <br>

<p>

</li><li>
 master_to_slave_pair_id: Captures each master to slave access pair id value
 Ignore Bins : depending on the nature of system, user may not be interested in some
 master-slave pair accesses. User can do this in following two ways:

<p>

</li><li>
 Example: system configuration:: num_masters = 3, num_slaves = 2 <br>
 Total possible unique values of master_slave_pair_id {0..5} <br>
 Master-Slave pairs to be ignored are {1,3,4} <br>

<p>

</li><li>
 User can do this in following two ways:

<ul><li>
 VIP Built-in IGNORE_BIN define: VIP provides following "define" macro
 <b> </b> <br>
 User can just define following callback hook to include the master-slave pair id values which should be ignored. <br>
 `define IGNORE_BINS_CG_system_axi_master_to_slave_access_CP_master_to_slave_pair_id ignore_bins <bin_name> = {1,[3:4]}; <br>
 NOTE: ignore bin name is completely user defined, VIP doesn't have any restriction for this.

</li><li>
 user can override the covergroup by extending the callback class and re-defining this covergroup

</li><li>
 user can disable this covergroup and define their own covergroup extending this coverage callback class

</li></ul>


</li></ul>

</div></td></tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_axi_master_to_slave_access_range(int num_master , int num_slave );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;axi_master_to_slave_access : coverpoint master_to_slave_pair_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id_0[] = {[0 : ((num_master*num_slave)/6)-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id_1[] = {[((num_master*num_slave)/6):(2*((num_master*num_slave)/6))-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id_2[] = {[(2*((num_master*num_slave)/6)):(3*((num_master*num_slave)/6))-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id_3[] = {[(3*((num_master*num_slave)/6)):(4*((num_master*num_slave)/6))-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id_4[] = {[(4*((num_master*num_slave)/6)):(5*((num_master*num_slave)/6))-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id_5[] = {[(5*((num_master*num_slave)/6)):(6*((num_master*num_slave)/6))-2]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins master_to_slave_pair_id_6[] = {[(6*((num_master*num_slave)/6))-1:(num_master*num_slave)-1]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;option.at_least =  3;<br>
&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
<a class="anchor" name="item_system_interleaved_ace_concurrent_outstanding_same_id"></a>
<p>
<table class="clmdTable" cellpadding="2" cellspacing="0" width="100%">
<tr>
  <td class="clmdRow">
    <table cellpadding="0" cellspacing="0" border="0">
    <tr>
      <td class="clmd" nowrap valign="top">&nbsp;&nbsp;covergroup<br>&nbsp;svt_axi_system_monitor_def_cov_callback::<b>system_interleaved_ace_concurrent_outstanding_same_id</b></td>
    </tr>
    </table>
<p>
  </td>
</tr>
<tr><td><hr><div style="margin-left: 10px; margin-right: 10px;">
<div class="code" style="margin-left=10ps;">
covergroup system_interleaved_ace_concurrent_outstanding_same_id(int interleave_group_id );<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;interleaved_ace_concurrent_outstanding_same_id: coverpoint concurrent_outstanding_group_id {<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bins concurrent_outstanding_same_id_group_id[] = {[0 :(interleave_group_id - 1)]};<br>
&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;}<br>
&nbsp;&nbsp;&nbsp;&nbsp;option.per_instance = 1;<br>
&nbsp;&nbsp;endgroup<br>
</div>
</div></td></tr>
</table>
</div>
<hr size="1">
<address class="copyright"> 15 August 2018, Copyright &copy; 2018 Synopsys, Inc.</address>


<script src='dashboard.js'></script>
</body></html>
