## Intialising OpenLane and Running Synthesis

<img width="632" alt="Screenshot 2023-05-13 033243" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/cd4b8083-0c6a-449a-8c96-4cb5260836df">
<img width="671" alt="Screenshot 2023-05-13 035649" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/e62541d0-82b1-447b-bffc-31752bb1b873">
<img width="482" alt="Screenshot 2023-05-13 040424" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/cd96db39-513c-4b61-ac57-9b1f74396f57">
<img width="414" alt="Screenshot 2023-05-13 040621" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/cc0142f3-a525-45ac-8a8b-cf7108230608">
<img width="784" alt="after synthesis" src="https://github.com/Pa1mantri/vsd_hardware_design/assets/114488271/bd09e6ee-4383-4b62-9630-932fe22aeb92">


## Floor plan


