{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79929,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000712637,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000781228,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 2.80141e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000781228,
	"finish__design__instance__count__class:macro": 2,
	"finish__design__instance__count__class:antenna_cell": 71,
	"finish__design__instance__count__class:clock_buffer": 201,
	"finish__design__instance__count__class:timing_repair_buffer": 1844,
	"finish__design__instance__count__class:inverter": 110,
	"finish__design__instance__count__class:clock_inverter": 42,
	"finish__design__instance__count__class:sequential_cell": 1274,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5031,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.00681,
	"finish__clock__skew__setup": 0.52189,
	"finish__clock__skew__hold": 0.8071,
	"finish__timing__drv__max_slew_limit": 0.0879578,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.115622,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0108292,
	"finish__power__switching__total": 0.00721011,
	"finish__power__leakage__total": 3.45897e-08,
	"finish__power__total": 0.0180393,
	"finish__design__io": 7,
	"finish__design__die__area": 2.56e+06,
	"finish__design__core__area": 2.459e+06,
	"finish__design__instance__count": 32460,
	"finish__design__instance__area": 775101,
	"finish__design__instance__count__stdcell": 32458,
	"finish__design__instance__area__stdcell": 112997,
	"finish__design__instance__count__macros": 2,
	"finish__design__instance__area__macros": 662104,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.31521,
	"finish__design__instance__utilization__stdcell": 0.0628847,
	"finish__design__rows": 793,
	"finish__design__rows:unithd": 793,
	"finish__design__sites": 1427888,
	"finish__design__sites:unithd": 1427888,
	"finish__flow__warnings__count": 1,
	"finish__flow__errors__count": 0
}