

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 17 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 5021 clock pin(s) of sequential element(s)
0 instances converted, 5021 sequential instances remain driven by gated/generated clocks

=========================================================================================== Non-Gated/Non-Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element                                                                            Drive Element Type     Fanout     Sample Instance                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0003       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk1\.genblk1\.genblk1\.UJTAG_inst.UJTAG_inst     UJTAG                  17         COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.UTDODRV
======================================================================================================================================================================================================================
======================================================================================================================================================== Gated/Generated Clocks =========================================================================================================================================================
Clock Tree ID     Driving Element                                                                   Drive Element Type     Fanout     Sample Instance                                                                      Explanation                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       FCCC_C0_0.FCCC_C0_0.CCC_INST                                                      CCC                    4724       CoreGPIO_OUT_inst_0.CoreGPIO_OUT_0.GPOUT_reg[0]                                      Illegal instance on clock path. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       COREJTAGDEBUG_C0_0.COREJTAGDEBUG_C0_0.genblk3\.genblk1\.UJ_JTAG.un1_DUT_TCK_0     CFG4                   297        MIV_RV32IMA_L1_AHB_C0_0.MIV_RV32IMA_L1_AHB_C0_0.ChiselTop0.dtm.dmiReqReg_addr[0]     Clock conversion disabled                                                                                     
=========================================================================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

