<html><head><title>Icestorm: STR (post-index, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STR (post-index, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  str d0, [x6], #0x10</pre><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 2.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>1633</td><td>2059</td><td>1041</td><td>1018</td><td>1040</td><td>1000</td><td>4645</td><td>18313</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1119</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>19081</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1154</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4805</td><td>18781</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1212</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>19411</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1118</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>19189</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1143</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>19405</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1180</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>19963</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1190</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>18811</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1148</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>19945</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr><tr><td>1004</td><td>1133</td><td>2001</td><td>1001</td><td>1000</td><td>1000</td><td>1000</td><td>4801</td><td>18559</td><td>2000</td><td>1000</td><td>2000</td><td>1001</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 3->3</h2><div style="margin-left: 40px"><p>Code:</p><pre>  str d0, [x6], #0x10</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1344</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>10214</td><td>14665</td><td>20695</td><td>10515</td><td>10180</td><td>10516</td><td>10003</td><td>44314</td><td>192507</td><td>20109</td><td>200</td><td>10010</td><td>200</td><td>20020</td><td>0</td><td>10007</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11225</td><td>20105</td><td>10105</td><td>10000</td><td>10106</td><td>10004</td><td>43638</td><td>191672</td><td>20112</td><td>200</td><td>10012</td><td>200</td><td>20016</td><td>0</td><td>10004</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11276</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43620</td><td>191717</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>0</td><td>10004</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11245</td><td>20105</td><td>10105</td><td>10000</td><td>10108</td><td>10002</td><td>43629</td><td>192067</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>0</td><td>10004</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11220</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43621</td><td>192319</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20024</td><td>0</td><td>10005</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11313</td><td>20104</td><td>10104</td><td>10000</td><td>10104</td><td>10002</td><td>43622</td><td>192465</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20016</td><td>0</td><td>10004</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11351</td><td>20101</td><td>10101</td><td>10000</td><td>10104</td><td>10002</td><td>43627</td><td>193171</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20024</td><td>0</td><td>10005</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11263</td><td>20105</td><td>10105</td><td>10000</td><td>10108</td><td>10036</td><td>45124</td><td>195903</td><td>20179</td><td>200</td><td>10051</td><td>200</td><td>20024</td><td>0</td><td>10005</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11192</td><td>20103</td><td>10103</td><td>10000</td><td>10104</td><td>10002</td><td>43617</td><td>203125</td><td>20106</td><td>200</td><td>10008</td><td>200</td><td>20012</td><td>0</td><td>10003</td><td>10000</td><td>0</td><td>100</td></tr><tr><td>10204</td><td>11610</td><td>20101</td><td>10101</td><td>10000</td><td>10104</td><td>10003</td><td>44338</td><td>194208</td><td>20109</td><td>200</td><td>10010</td><td>200</td><td>20016</td><td>0</td><td>10001</td><td>10000</td><td>0</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 1.1324</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>10034</td><td>14259</td><td>20611</td><td>10431</td><td>10180</td><td>10432</td><td>10003</td><td>43805</td><td>194434</td><td>20019</td><td>20</td><td>10010</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11377</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43118</td><td>193951</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11365</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43114</td><td>193681</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11360</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43119</td><td>193861</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20088</td><td>10033</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11391</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43113</td><td>193915</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11384</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43118</td><td>193771</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11397</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43116</td><td>193753</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11369</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43117</td><td>193897</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11385</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43121</td><td>193735</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr><tr><td>10024</td><td>11359</td><td>20011</td><td>10011</td><td>10000</td><td>10010</td><td>10000</td><td>43119</td><td>194185</td><td>20010</td><td>20</td><td>10000</td><td>20</td><td>20000</td><td>10001</td><td>10000</td><td>10</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  str d0, [x6], #0x10
  str d0, [x7], #0x10
  str d0, [x8], #0x10
  str d0, [x9], #0x10
  str d0, [x10], #0x10
  str d0, [x11], #0x10
  str d0, [x12], #0x10
  str d0, [x13], #0x10</pre><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0006</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>80214</td><td>82111</td><td>160692</td><td>80512</td><td>80180</td><td>80511</td><td>80038</td><td>240432</td><td>1361260</td><td>0</td><td>160182</td><td>200</td><td>80048</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80056</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80056</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80035</td><td>240423</td><td>1360737</td><td>0</td><td>160178</td><td>202</td><td>80046</td><td>0</td><td>27658</td><td>174947</td><td>375</td><td>91054</td><td>86442</td><td>149</td><td>14706</td></tr><tr><td>80204</td><td>80078</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360607</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr><tr><td>80204</td><td>80048</td><td>160105</td><td>80105</td><td>80000</td><td>80104</td><td>80002</td><td>240312</td><td>1360051</td><td>0</td><td>160106</td><td>200</td><td>80008</td><td>0</td><td>200</td><td>160016</td><td>0</td><td>80005</td><td>80000</td><td>0</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0012</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80034</td><td>82241</td><td>160612</td><td>80432</td><td>80180</td><td>80432</td><td>80036</td><td>240155</td><td>1360994</td><td>160088</td><td>20</td><td>80050</td><td>20</td><td>160016</td><td>80005</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>80001</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>80056</td><td>160011</td><td>80011</td><td>80000</td><td>80010</td><td>80000</td><td>240030</td><td>1360205</td><td>160010</td><td>20</td><td>80000</td><td>20</td><td>160096</td><td>80037</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>