{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651944838782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651944838782 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:03:58 2022 " "Processing started: Sat May 07 23:03:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651944838782 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944838782 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944838783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651944839267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651944839267 ""}
{ "Warning" "WSGN_SEARCH_FILE" "iitb_risc.vhd 2 1 " "Using design file iitb_risc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IITB_RISC-risc_architecture " "Found design unit 1: IITB_RISC-risc_architecture" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849899 ""} { "Info" "ISGN_ENTITY_NAME" "1 IITB_RISC " "Found entity 1: IITB_RISC" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944849899 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IITB_RISC " "Elaborating entity \"IITB_RISC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651944849904 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dout_mem iitb_risc.vhd(107) " "VHDL Process Statement warning at iitb_risc.vhd(107): signal \"dout_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_data iitb_risc.vhd(145) " "VHDL Process Statement warning at iitb_risc.vhd(145): signal \"r1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2_data iitb_risc.vhd(146) " "VHDL Process Statement warning at iitb_risc.vhd(146): signal \"r2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(166) " "VHDL Process Statement warning at iitb_risc.vhd(166): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag iitb_risc.vhd(167) " "VHDL Process Statement warning at iitb_risc.vhd(167): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(181) " "VHDL Process Statement warning at iitb_risc.vhd(181): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag iitb_risc.vhd(182) " "VHDL Process Statement warning at iitb_risc.vhd(182): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_flag iitb_risc.vhd(183) " "VHDL Process Statement warning at iitb_risc.vhd(183): signal \"c_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sg_ex6 iitb_risc.vhd(198) " "VHDL Process Statement warning at iitb_risc.vhd(198): signal \"sg_ex6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(223) " "VHDL Process Statement warning at iitb_risc.vhd(223): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_data iitb_risc.vhd(236) " "VHDL Process Statement warning at iitb_risc.vhd(236): signal \"r1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(239) " "VHDL Process Statement warning at iitb_risc.vhd(239): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_flag iitb_risc.vhd(240) " "VHDL Process Statement warning at iitb_risc.vhd(240): signal \"z_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 240 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_flag iitb_risc.vhd(241) " "VHDL Process Statement warning at iitb_risc.vhd(241): signal \"c_flag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 241 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849935 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_data iitb_risc.vhd(257) " "VHDL Process Statement warning at iitb_risc.vhd(257): signal \"r1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 257 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(260) " "VHDL Process Statement warning at iitb_risc.vhd(260): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 260 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dout_mem iitb_risc.vhd(271) " "VHDL Process Statement warning at iitb_risc.vhd(271): signal \"dout_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2_data iitb_risc.vhd(286) " "VHDL Process Statement warning at iitb_risc.vhd(286): signal \"r2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 286 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sg_ex9 iitb_risc.vhd(308) " "VHDL Process Statement warning at iitb_risc.vhd(308): signal \"sg_ex9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 308 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_data iitb_risc.vhd(319) " "VHDL Process Statement warning at iitb_risc.vhd(319): signal \"r1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(322) " "VHDL Process Statement warning at iitb_risc.vhd(322): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 322 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sg_ex9 iitb_risc.vhd(336) " "VHDL Process Statement warning at iitb_risc.vhd(336): signal \"sg_ex9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_data iitb_risc.vhd(344) " "VHDL Process Statement warning at iitb_risc.vhd(344): signal \"r1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 344 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dout_mem iitb_risc.vhd(357) " "VHDL Process Statement warning at iitb_risc.vhd(357): signal \"dout_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 357 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1_data iitb_risc.vhd(366) " "VHDL Process Statement warning at iitb_risc.vhd(366): signal \"r1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 366 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(378) " "VHDL Process Statement warning at iitb_risc.vhd(378): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(388) " "VHDL Process Statement warning at iitb_risc.vhd(388): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c iitb_risc.vhd(406) " "VHDL Process Statement warning at iitb_risc.vhd(406): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 406 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_reg iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"w_reg\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "w_mem iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"w_mem\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849936 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr1 iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"addr1\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra1 iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"ra1\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra2 iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"ra2\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_alu iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"op_alu\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "shif_alu iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"shif_alu\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"alu_a\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"alu_b\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ra3 iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"ra3\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "din_reg iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"din_reg\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "im_6 iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"im_6\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr2 iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"addr2\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "din_mem iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"din_mem\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "im_9 iitb_risc.vhd(81) " "VHDL Process Statement warning at iitb_risc.vhd(81): inferring latch(es) for signal or variable \"im_9\", which holds its previous value in one or more paths through the process" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[0\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[1\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[2\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[3\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[4\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[5\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[6\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[6\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[7\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[7\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_9\[8\] iitb_risc.vhd(81) " "Inferred latch for \"im_9\[8\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[0\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[1\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[2\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[3\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[4\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[5\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[6\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[6\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[7\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[7\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[8\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[8\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[9\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[9\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[10\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[10\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[11\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[11\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849937 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[12\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[12\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[13\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[13\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[14\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[14\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_mem\[15\] iitb_risc.vhd(81) " "Inferred latch for \"din_mem\[15\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[0\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[1\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[2\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[3\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[4\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[5\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[6\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[6\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[7\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[7\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[8\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[8\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[9\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[9\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[10\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[10\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[11\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[11\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[12\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[12\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[13\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[13\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[14\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[14\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr2\[15\] iitb_risc.vhd(81) " "Inferred latch for \"addr2\[15\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_6\[0\] iitb_risc.vhd(81) " "Inferred latch for \"im_6\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_6\[1\] iitb_risc.vhd(81) " "Inferred latch for \"im_6\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_6\[2\] iitb_risc.vhd(81) " "Inferred latch for \"im_6\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_6\[3\] iitb_risc.vhd(81) " "Inferred latch for \"im_6\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_6\[4\] iitb_risc.vhd(81) " "Inferred latch for \"im_6\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "im_6\[5\] iitb_risc.vhd(81) " "Inferred latch for \"im_6\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[0\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[1\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[2\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[3\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[4\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[5\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[6\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[6\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[7\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[7\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[8\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[8\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[9\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[9\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[10\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[10\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[11\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[11\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[12\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[12\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849938 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[13\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[13\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[14\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[14\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din_reg\[15\] iitb_risc.vhd(81) " "Inferred latch for \"din_reg\[15\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra3\[0\] iitb_risc.vhd(81) " "Inferred latch for \"ra3\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra3\[1\] iitb_risc.vhd(81) " "Inferred latch for \"ra3\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra3\[2\] iitb_risc.vhd(81) " "Inferred latch for \"ra3\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[6\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[7\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[8\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[9\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[10\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[11\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[12\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[13\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[14\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] iitb_risc.vhd(81) " "Inferred latch for \"alu_b\[15\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849939 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[6\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[7\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[8\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[9\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[10\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[11\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[12\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[13\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[14\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] iitb_risc.vhd(81) " "Inferred latch for \"alu_a\[15\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shif_alu iitb_risc.vhd(81) " "Inferred latch for \"shif_alu\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_alu iitb_risc.vhd(81) " "Inferred latch for \"op_alu\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra2\[0\] iitb_risc.vhd(81) " "Inferred latch for \"ra2\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra2\[1\] iitb_risc.vhd(81) " "Inferred latch for \"ra2\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra2\[2\] iitb_risc.vhd(81) " "Inferred latch for \"ra2\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1\[0\] iitb_risc.vhd(81) " "Inferred latch for \"ra1\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1\[1\] iitb_risc.vhd(81) " "Inferred latch for \"ra1\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ra1\[2\] iitb_risc.vhd(81) " "Inferred latch for \"ra1\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[0\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[0\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[1\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[1\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[2\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[2\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[3\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[3\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[4\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[4\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[5\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[5\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[6\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[6\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[7\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[7\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[8\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[8\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[9\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[9\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[10\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[10\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[11\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[11\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[12\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[12\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[13\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[13\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849940 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[14\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[14\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849941 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr1\[15\] iitb_risc.vhd(81) " "Inferred latch for \"addr1\[15\]\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849941 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_mem iitb_risc.vhd(81) " "Inferred latch for \"w_mem\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849941 "|IITB_RISC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "w_reg iitb_risc.vhd(81) " "Inferred latch for \"w_reg\" at iitb_risc.vhd(81)" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944849941 "|IITB_RISC"}
{ "Warning" "WSGN_SEARCH_FILE" "register_file.vhd 2 1 " "Using design file register_file.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-str " "Found design unit 1: register_file-str" {  } { { "register_file.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/register_file.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849953 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/register_file.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849953 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944849953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:reg_main " "Elaborating entity \"register_file\" for hierarchy \"register_file:reg_main\"" {  } { { "iitb_risc.vhd" "reg_main" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944849953 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu.vhd 2 1 " "Using design file alu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-alu_architecture " "Found design unit 1: ALU-alu_architecture" {  } { { "alu.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/alu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849966 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/alu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849966 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944849966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_main " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_main\"" {  } { { "iitb_risc.vhd" "alu_main" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944849967 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i6 alu.vhd(47) " "Verilog HDL or VHDL warning at alu.vhd(47): object \"i6\" assigned a value but never read" {  } { { "alu.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/alu.vhd" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651944849967 "|IITB_RISC|ALU:alu_main"}
{ "Warning" "WSGN_SEARCH_FILE" "adder_16.vhd 2 1 " "Using design file adder_16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_16-add_arc " "Found design unit 1: adder_16-add_arc" {  } { { "adder_16.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/adder_16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849979 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16 " "Found entity 1: adder_16" {  } { { "adder_16.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/adder_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849979 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944849979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16 ALU:alu_main\|adder_16:g0 " "Elaborating entity \"adder_16\" for hierarchy \"ALU:alu_main\|adder_16:g0\"" {  } { { "alu.vhd" "g0" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944849980 ""}
{ "Warning" "WSGN_SEARCH_FILE" "full_adder.vhd 2 1 " "Using design file full_adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_arc " "Found design unit 1: full_adder-full_arc" {  } { { "full_adder.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849992 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944849992 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944849992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder ALU:alu_main\|adder_16:g0\|full_adder:add0 " "Elaborating entity \"full_adder\" for hierarchy \"ALU:alu_main\|adder_16:g0\|full_adder:add0\"" {  } { { "adder_16.vhd" "add0" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/adder_16.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944849993 ""}
{ "Warning" "WSGN_SEARCH_FILE" "nand_16.vhd 2 1 " "Using design file nand_16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nand_16-nand_arc " "Found design unit 1: nand_16-nand_arc" {  } { { "nand_16.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/nand_16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850007 ""} { "Info" "ISGN_ENTITY_NAME" "1 nand_16 " "Found entity 1: nand_16" {  } { { "nand_16.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/nand_16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850007 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944850007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nand_16 ALU:alu_main\|nand_16:g1 " "Elaborating entity \"nand_16\" for hierarchy \"ALU:alu_main\|nand_16:g1\"" {  } { { "alu.vhd" "g1" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/alu.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944850007 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder_16_shift.vhd 2 1 " "Using design file adder_16_shift.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_16_shift-shift_adder " "Found design unit 1: adder_16_shift-shift_adder" {  } { { "adder_16_shift.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/adder_16_shift.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850021 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16_shift " "Found entity 1: adder_16_shift" {  } { { "adder_16_shift.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/adder_16_shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850021 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944850021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16_shift ALU:alu_main\|adder_16_shift:g2 " "Elaborating entity \"adder_16_shift\" for hierarchy \"ALU:alu_main\|adder_16_shift:g2\"" {  } { { "alu.vhd" "g2" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/alu.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944850021 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_16_3x1.vhd 2 1 " "Using design file mux_16_3x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_16_3x1-behavioral " "Found design unit 1: mux_16_3x1-behavioral" {  } { { "mux_16_3x1.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/mux_16_3x1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850036 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_16_3x1 " "Found entity 1: mux_16_3x1" {  } { { "mux_16_3x1.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/mux_16_3x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944850036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_16_3x1 ALU:alu_main\|mux_16_3x1:g3 " "Elaborating entity \"mux_16_3x1\" for hierarchy \"ALU:alu_main\|mux_16_3x1:g3\"" {  } { { "alu.vhd" "g3" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/alu.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944850036 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 mux_16_3x1.vhd(21) " "VHDL Process Statement warning at mux_16_3x1.vhd(21): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_16_3x1.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/mux_16_3x1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944850037 "|IITB_RISC|ALU:alu_main|mux_16_3x1:g3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 mux_16_3x1.vhd(22) " "VHDL Process Statement warning at mux_16_3x1.vhd(22): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux_16_3x1.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/mux_16_3x1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1651944850037 "|IITB_RISC|ALU:alu_main|mux_16_3x1:g3"}
{ "Warning" "WSGN_SEARCH_FILE" "memory.vhd 2 1 " "Using design file memory.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-behave " "Found design unit 1: memory-behave" {  } { { "memory.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850049 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/memory.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850049 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944850049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:mem_main " "Elaborating entity \"memory\" for hierarchy \"memory:mem_main\"" {  } { { "iitb_risc.vhd" "mem_main" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944850049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sign_ex_6.vhd 2 1 " "Using design file sign_ex_6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_6-sign6_arc " "Found design unit 1: sign_ex_6-sign6_arc" {  } { { "sign_ex_6.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/sign_ex_6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850062 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_6 " "Found entity 1: sign_ex_6" {  } { { "sign_ex_6.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/sign_ex_6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850062 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944850062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_6 sign_ex_6:sign6_ex " "Elaborating entity \"sign_ex_6\" for hierarchy \"sign_ex_6:sign6_ex\"" {  } { { "iitb_risc.vhd" "sign6_ex" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944850062 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sign_ex_9.vhd 2 1 " "Using design file sign_ex_9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_ex_9-sign9_arc " "Found design unit 1: sign_ex_9-sign9_arc" {  } { { "sign_ex_9.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/sign_ex_9.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850075 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_ex_9 " "Found entity 1: sign_ex_9" {  } { { "sign_ex_9.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/sign_ex_9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651944850075 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1651944850075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_ex_9 sign_ex_9:sign9_ex " "Elaborating entity \"sign_ex_9\" for hierarchy \"sign_ex_9:sign9_ex\"" {  } { { "iitb_risc.vhd" "sign9_ex" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651944850075 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "124 " "124 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651944850509 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944850513 "|IITB_RISC|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "iitb_risc.vhd" "" { Text "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/iitb_risc.vhd" 11 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1651944850513 "|IITB_RISC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1651944850513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1651944850514 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1651944850514 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1651944850514 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 61 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 61 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651944850600 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 23:04:10 2022 " "Processing ended: Sat May 07 23:04:10 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651944850600 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651944850600 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651944850600 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651944850600 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1651944851884 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651944851885 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:04:11 2022 " "Processing started: Sat May 07 23:04:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651944851885 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1651944851885 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1651944851885 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1651944852016 ""}
{ "Info" "0" "" "Project  = IITB_RISC" {  } {  } 0 0 "Project  = IITB_RISC" 0 0 "Fitter" 0 0 1651944852017 ""}
{ "Info" "0" "" "Revision = IITB_RISC" {  } {  } 0 0 "Revision = IITB_RISC" 0 0 "Fitter" 0 0 1651944852017 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1651944852053 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1651944852053 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "IITB_RISC 5M40ZM64C4 " "Automatically selected device 5M40ZM64C4 for design IITB_RISC" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1651944852129 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1651944852214 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1651944852218 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64C4 " "Device 5M80ZM64C4 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1651944852356 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1651944852356 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 2 " "No exact pin location assignment(s) for 2 pins of 2 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1651944852361 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Fitter" 0 -1 1651944852381 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1651944852381 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1651944852382 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1651944852382 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651944852382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1651944852382 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651944852384 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1651944852384 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1651944852384 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1651944852390 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1651944852396 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1651944852396 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1651944852396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1651944852396 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1651944852397 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1651944852397 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1651944852397 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651944852397 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 13 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1651944852397 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1651944852397 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1651944852397 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651944852400 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1651944852402 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1651944852480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651944852490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1651944852491 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1651944852520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651944852520 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1651944852525 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1651944852553 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1651944852553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1651944852558 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1651944852558 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1651944852558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651944852559 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1651944852564 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1651944852570 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1651944852575 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/output_files/IITB_RISC.fit.smsg " "Generated suppressed messages file D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/output_files/IITB_RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1651944852596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5680 " "Peak virtual memory: 5680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651944852621 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 23:04:12 2022 " "Processing ended: Sat May 07 23:04:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651944852621 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651944852621 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651944852621 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1651944852621 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1651944853622 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651944853623 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:04:13 2022 " "Processing started: Sat May 07 23:04:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651944853623 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1651944853623 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1651944853623 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1651944853955 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1651944853967 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1651944853969 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651944854169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 23:04:14 2022 " "Processing ended: Sat May 07 23:04:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651944854169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651944854169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651944854169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1651944854169 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1651944854766 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1651944855377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651944855377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:04:15 2022 " "Processing started: Sat May 07 23:04:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651944855377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1651944855377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta IITB_RISC -c IITB_RISC " "Command: quartus_sta IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1651944855377 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1651944855512 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1651944855674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1651944855674 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1651944855765 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1651944855783 ""}
{ "Warning" "WSTA_NETLIST_IS_EMPTY" "" "Timing netlist is empty. No timing reports will be generated." {  } {  } 0 332046 "Timing netlist is empty. No timing reports will be generated." 0 0 "Timing Analyzer" 0 -1 1651944855797 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "IITB_RISC.sdc " "Synopsys Design Constraints File file not found: 'IITB_RISC.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1651944855810 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1651944855810 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1651944855815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651944855911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 23:04:15 2022 " "Processing ended: Sat May 07 23:04:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651944855911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651944855911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651944855911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1651944855911 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1651944856855 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651944856855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:04:16 2022 " "Processing started: Sat May 07 23:04:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651944856855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651944856855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off IITB_RISC -c IITB_RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1651944856855 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1651944857310 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "IITB_RISC.vho D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/simulation/modelsim/ simulation " "Generated file IITB_RISC.vho in folder \"D:/ME/Me/Academics/sem4/CS 232 - Architecture Lab/Project1/IITB_RISC/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1651944857317 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651944857340 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 07 23:04:17 2022 " "Processing ended: Sat May 07 23:04:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651944857340 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651944857340 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651944857340 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651944857340 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Quartus Prime Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1651944857922 ""}
