{
  "module_name": "perf_regs_riscv.c",
  "hash_id": "77b2f7b546a589813ea4a49094a07142b71327a50ea18901d112926ecb1d4778",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/util/perf-regs-arch/perf_regs_riscv.c",
  "human_readable_source": "\n\n#ifdef HAVE_PERF_REGS_SUPPORT\n\n#include \"../perf_regs.h\"\n#include \"../../../arch/riscv/include/uapi/asm/perf_regs.h\"\n\nconst char *__perf_reg_name_riscv(int id)\n{\n\tswitch (id) {\n\tcase PERF_REG_RISCV_PC:\n\t\treturn \"pc\";\n\tcase PERF_REG_RISCV_RA:\n\t\treturn \"ra\";\n\tcase PERF_REG_RISCV_SP:\n\t\treturn \"sp\";\n\tcase PERF_REG_RISCV_GP:\n\t\treturn \"gp\";\n\tcase PERF_REG_RISCV_TP:\n\t\treturn \"tp\";\n\tcase PERF_REG_RISCV_T0:\n\t\treturn \"t0\";\n\tcase PERF_REG_RISCV_T1:\n\t\treturn \"t1\";\n\tcase PERF_REG_RISCV_T2:\n\t\treturn \"t2\";\n\tcase PERF_REG_RISCV_S0:\n\t\treturn \"s0\";\n\tcase PERF_REG_RISCV_S1:\n\t\treturn \"s1\";\n\tcase PERF_REG_RISCV_A0:\n\t\treturn \"a0\";\n\tcase PERF_REG_RISCV_A1:\n\t\treturn \"a1\";\n\tcase PERF_REG_RISCV_A2:\n\t\treturn \"a2\";\n\tcase PERF_REG_RISCV_A3:\n\t\treturn \"a3\";\n\tcase PERF_REG_RISCV_A4:\n\t\treturn \"a4\";\n\tcase PERF_REG_RISCV_A5:\n\t\treturn \"a5\";\n\tcase PERF_REG_RISCV_A6:\n\t\treturn \"a6\";\n\tcase PERF_REG_RISCV_A7:\n\t\treturn \"a7\";\n\tcase PERF_REG_RISCV_S2:\n\t\treturn \"s2\";\n\tcase PERF_REG_RISCV_S3:\n\t\treturn \"s3\";\n\tcase PERF_REG_RISCV_S4:\n\t\treturn \"s4\";\n\tcase PERF_REG_RISCV_S5:\n\t\treturn \"s5\";\n\tcase PERF_REG_RISCV_S6:\n\t\treturn \"s6\";\n\tcase PERF_REG_RISCV_S7:\n\t\treturn \"s7\";\n\tcase PERF_REG_RISCV_S8:\n\t\treturn \"s8\";\n\tcase PERF_REG_RISCV_S9:\n\t\treturn \"s9\";\n\tcase PERF_REG_RISCV_S10:\n\t\treturn \"s10\";\n\tcase PERF_REG_RISCV_S11:\n\t\treturn \"s11\";\n\tcase PERF_REG_RISCV_T3:\n\t\treturn \"t3\";\n\tcase PERF_REG_RISCV_T4:\n\t\treturn \"t4\";\n\tcase PERF_REG_RISCV_T5:\n\t\treturn \"t5\";\n\tcase PERF_REG_RISCV_T6:\n\t\treturn \"t6\";\n\tdefault:\n\t\treturn NULL;\n\t}\n\n\treturn NULL;\n}\n\nuint64_t __perf_reg_ip_riscv(void)\n{\n\treturn PERF_REG_RISCV_PC;\n}\n\nuint64_t __perf_reg_sp_riscv(void)\n{\n\treturn PERF_REG_RISCV_SP;\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}